

================================================================
== Vitis HLS Report for 'pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Tue Feb 11 00:55:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.266 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_95_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 6 'read' 'key_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%key_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_94_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 7 'read' 'key_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%key_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_93_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 8 'read' 'key_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%key_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_92_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9 'read' 'key_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%key_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_91_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10 'read' 'key_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%key_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_90_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 11 'read' 'key_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%key_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_89_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 12 'read' 'key_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%key_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_88_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 13 'read' 'key_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_87_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 14 'read' 'key_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%key_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_86_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 15 'read' 'key_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%key_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_85_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 16 'read' 'key_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%key_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_84_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 17 'read' 'key_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%key_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_83_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 18 'read' 'key_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_82_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 19 'read' 'key_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%key_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_81_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 20 'read' 'key_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%key_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_80_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 21 'read' 'key_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%key_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_79_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 22 'read' 'key_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_78_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 23 'read' 'key_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%key_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_77_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 24 'read' 'key_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%key_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_76_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 25 'read' 'key_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%key_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_75_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 26 'read' 'key_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_74_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 27 'read' 'key_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_73_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 28 'read' 'key_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%key_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_72_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 29 'read' 'key_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%key_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_71_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 30 'read' 'key_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_70_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 31 'read' 'key_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%key_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_69_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 32 'read' 'key_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%key_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_68_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 33 'read' 'key_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%key_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_67_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 34 'read' 'key_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%key_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_66_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 35 'read' 'key_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%key_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_65_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 36 'read' 'key_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%key_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_64_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 37 'read' 'key_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%key_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_63_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 38 'read' 'key_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%key_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_62_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 39 'read' 'key_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%key_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_61_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 40 'read' 'key_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%key_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_60_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 41 'read' 'key_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%key_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_59_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 42 'read' 'key_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%key_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_58_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 43 'read' 'key_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%key_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_57_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 44 'read' 'key_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%key_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_56_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 45 'read' 'key_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%key_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_55_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 46 'read' 'key_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%key_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_54_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 47 'read' 'key_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%key_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_53_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 48 'read' 'key_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%key_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_52_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 49 'read' 'key_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%key_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_51_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 50 'read' 'key_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%key_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_50_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 51 'read' 'key_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%key_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_49_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 52 'read' 'key_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%key_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_48_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 53 'read' 'key_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%key_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_47_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 54 'read' 'key_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%key_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_46_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 55 'read' 'key_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%key_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_45_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 56 'read' 'key_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%key_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_44_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 57 'read' 'key_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%key_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_43_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 58 'read' 'key_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%key_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_42_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 59 'read' 'key_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%key_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_41_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 60 'read' 'key_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%key_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_40_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 61 'read' 'key_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%key_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_39_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 62 'read' 'key_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%key_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_38_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 63 'read' 'key_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%key_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_37_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 64 'read' 'key_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%key_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_36_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 65 'read' 'key_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%key_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_35_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 66 'read' 'key_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%key_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_34_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 67 'read' 'key_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%key_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_33_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 68 'read' 'key_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%key_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_32_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 69 'read' 'key_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%key_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 70 'read' 'key_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%key_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 71 'read' 'key_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%key_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 72 'read' 'key_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%key_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 73 'read' 'key_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%key_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 74 'read' 'key_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%key_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 75 'read' 'key_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%key_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 76 'read' 'key_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%key_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 77 'read' 'key_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%key_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 78 'read' 'key_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%key_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 79 'read' 'key_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%key_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 80 'read' 'key_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%key_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 81 'read' 'key_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%key_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 82 'read' 'key_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%key_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 83 'read' 'key_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%key_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 84 'read' 'key_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%key_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 85 'read' 'key_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%key_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 86 'read' 'key_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%key_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 87 'read' 'key_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%key_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 88 'read' 'key_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%key_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 89 'read' 'key_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%key_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 90 'read' 'key_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%key_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 91 'read' 'key_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%key_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 92 'read' 'key_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%key_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 93 'read' 'key_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%key_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 94 'read' 'key_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%key_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 95 'read' 'key_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%key_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 96 'read' 'key_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%key_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 97 'read' 'key_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%key_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 98 'read' 'key_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%key_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 99 'read' 'key_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%key_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 100 'read' 'key_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%key_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 101 'read' 'key_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%query_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_95_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 102 'read' 'query_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%query_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_94_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 103 'read' 'query_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%query_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_93_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 104 'read' 'query_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%query_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_92_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 105 'read' 'query_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%query_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_91_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 106 'read' 'query_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%query_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_90_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 107 'read' 'query_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%query_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_89_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 108 'read' 'query_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%query_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_88_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 109 'read' 'query_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%query_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_87_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 110 'read' 'query_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%query_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_86_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 111 'read' 'query_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%query_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_85_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 112 'read' 'query_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%query_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_84_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 113 'read' 'query_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%query_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_83_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 114 'read' 'query_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%query_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_82_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 115 'read' 'query_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%query_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_81_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 116 'read' 'query_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%query_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_80_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 117 'read' 'query_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%query_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_79_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 118 'read' 'query_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%query_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_78_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 119 'read' 'query_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%query_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_77_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 120 'read' 'query_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%query_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_76_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 121 'read' 'query_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%query_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_75_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 122 'read' 'query_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%query_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_74_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 123 'read' 'query_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%query_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_73_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 124 'read' 'query_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%query_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_72_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 125 'read' 'query_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%query_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_71_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 126 'read' 'query_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%query_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_70_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 127 'read' 'query_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%query_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_69_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 128 'read' 'query_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%query_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_68_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 129 'read' 'query_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%query_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_67_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 130 'read' 'query_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%query_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_66_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 131 'read' 'query_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%query_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_65_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 132 'read' 'query_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%query_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_64_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 133 'read' 'query_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%query_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_63_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 134 'read' 'query_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%query_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_62_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 135 'read' 'query_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%query_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_61_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 136 'read' 'query_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%query_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_60_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 137 'read' 'query_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%query_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_59_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 138 'read' 'query_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%query_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_58_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 139 'read' 'query_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%query_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_57_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 140 'read' 'query_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%query_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_56_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 141 'read' 'query_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%query_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_55_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 142 'read' 'query_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%query_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_54_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 143 'read' 'query_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%query_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_53_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 144 'read' 'query_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%query_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_52_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 145 'read' 'query_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%query_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_51_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 146 'read' 'query_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%query_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_50_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 147 'read' 'query_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%query_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_49_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 148 'read' 'query_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%query_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_48_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 149 'read' 'query_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%query_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_47_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 150 'read' 'query_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%query_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_46_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 151 'read' 'query_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%query_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_45_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 152 'read' 'query_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%query_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_44_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 153 'read' 'query_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%query_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_43_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 154 'read' 'query_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%query_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_42_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 155 'read' 'query_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%query_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_41_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 156 'read' 'query_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%query_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_40_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 157 'read' 'query_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%query_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_39_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 158 'read' 'query_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%query_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_38_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 159 'read' 'query_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%query_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_37_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 160 'read' 'query_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%query_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_36_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 161 'read' 'query_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%query_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_35_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 162 'read' 'query_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%query_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_34_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 163 'read' 'query_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%query_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_33_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 164 'read' 'query_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%query_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_32_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 165 'read' 'query_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%query_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 166 'read' 'query_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%query_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 167 'read' 'query_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%query_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 168 'read' 'query_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%query_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 169 'read' 'query_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%query_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 170 'read' 'query_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%query_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 171 'read' 'query_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%query_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 172 'read' 'query_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%query_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 173 'read' 'query_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%query_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 174 'read' 'query_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%query_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 175 'read' 'query_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%query_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 176 'read' 'query_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%query_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 177 'read' 'query_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%query_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 178 'read' 'query_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%query_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 179 'read' 'query_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%query_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 180 'read' 'query_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%query_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 181 'read' 'query_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%query_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 182 'read' 'query_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%query_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 183 'read' 'query_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%query_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 184 'read' 'query_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%query_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 185 'read' 'query_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%query_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 186 'read' 'query_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%query_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 187 'read' 'query_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%query_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 188 'read' 'query_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%query_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 189 'read' 'query_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%query_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 190 'read' 'query_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%query_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 191 'read' 'query_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%query_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 192 'read' 'query_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%query_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 193 'read' 'query_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%query_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 194 'read' 'query_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%query_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 195 'read' 'query_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%query_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 196 'read' 'query_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%query_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 197 'read' 'query_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i13 %query_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 198 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i13 %key_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 199 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sub_ln126 = sub i14 %sext_ln126, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 200 'sub' 'sub_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sext_ln126_2 = sext i14 %sub_ln126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 201 'sext' 'sext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126 = mul i28 %sext_ln126_2, i28 %sext_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 202 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 203 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i28 %mul_ln126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 204 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_ne  i8 %trunc_ln125, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 205 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 206 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln125_1 = icmp_eq  i5 %tmp_1, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 207 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 208 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln125_2 = icmp_eq  i6 %tmp_2, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 209 'icmp' 'icmp_ln125_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.70ns)   --->   "%icmp_ln125_3 = icmp_eq  i6 %tmp_2, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 210 'icmp' 'icmp_ln125_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln126_3 = sext i13 %query_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 211 'sext' 'sext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i13 %key_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 212 'sext' 'sext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sub_ln126_1 = sub i14 %sext_ln126_3, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 213 'sub' 'sub_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sext_ln126_5 = sext i14 %sub_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 214 'sext' 'sext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_1 = mul i28 %sext_ln126_5, i28 %sext_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 215 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 216 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.70ns)   --->   "%icmp_ln125_4 = icmp_ne  i8 %trunc_ln125_1, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 217 'icmp' 'icmp_ln125_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln126_12 = sext i13 %key_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 218 'sext' 'sext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sub_ln126_4 = sub i14 %sext_ln126, i14 %sext_ln126_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 219 'sub' 'sub_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sext_ln126_13 = sext i14 %sub_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 220 'sext' 'sext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_4 = mul i28 %sext_ln126_13, i28 %sext_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 221 'mul' 'mul_ln126_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_4, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 222 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i28 %mul_ln126_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 223 'trunc' 'trunc_ln125_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.70ns)   --->   "%icmp_ln125_16 = icmp_ne  i8 %trunc_ln125_4, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 224 'icmp' 'icmp_ln125_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_4, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 225 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.70ns)   --->   "%icmp_ln125_17 = icmp_eq  i5 %tmp_13, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 226 'icmp' 'icmp_ln125_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_4, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 227 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.70ns)   --->   "%icmp_ln125_18 = icmp_eq  i6 %tmp_14, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 228 'icmp' 'icmp_ln125_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.70ns)   --->   "%icmp_ln125_19 = icmp_eq  i6 %tmp_14, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 229 'icmp' 'icmp_ln125_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln126_14 = sext i13 %key_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 230 'sext' 'sext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sub_ln126_5 = sub i14 %sext_ln126_3, i14 %sext_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 231 'sub' 'sub_ln126_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sext_ln126_15 = sext i14 %sub_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 232 'sext' 'sext_ln126_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_5 = mul i28 %sext_ln126_15, i28 %sext_ln126_15" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 233 'mul' 'mul_ln126_5' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 234 'trunc' 'trunc_ln125_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.70ns)   --->   "%icmp_ln125_20 = icmp_ne  i8 %trunc_ln125_5, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 235 'icmp' 'icmp_ln125_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln126_20 = sext i13 %query_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 236 'sext' 'sext_ln126_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sub_ln126_8 = sub i14 %sext_ln126_20, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 237 'sub' 'sub_ln126_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sext_ln126_21 = sext i14 %sub_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 238 'sext' 'sext_ln126_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_8 = mul i28 %sext_ln126_21, i28 %sext_ln126_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 239 'mul' 'mul_ln126_8' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 240 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i28 %mul_ln126_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 241 'trunc' 'trunc_ln125_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln125_32 = icmp_ne  i8 %trunc_ln125_8, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 242 'icmp' 'icmp_ln125_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_8, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 243 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln125_33 = icmp_eq  i5 %tmp_29, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 244 'icmp' 'icmp_ln125_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_8, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 245 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln125_34 = icmp_eq  i6 %tmp_30, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 246 'icmp' 'icmp_ln125_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln125_35 = icmp_eq  i6 %tmp_30, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 247 'icmp' 'icmp_ln125_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln126_22 = sext i13 %query_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 248 'sext' 'sext_ln126_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sub_ln126_9 = sub i14 %sext_ln126_22, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 249 'sub' 'sub_ln126_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sext_ln126_23 = sext i14 %sub_ln126_9" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 250 'sext' 'sext_ln126_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_9 = mul i28 %sext_ln126_23, i28 %sext_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 251 'mul' 'mul_ln126_9' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln125_9 = trunc i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 252 'trunc' 'trunc_ln125_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.70ns)   --->   "%icmp_ln125_36 = icmp_ne  i8 %trunc_ln125_9, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 253 'icmp' 'icmp_ln125_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sub_ln126_12 = sub i14 %sext_ln126_20, i14 %sext_ln126_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 254 'sub' 'sub_ln126_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sext_ln126_28 = sext i14 %sub_ln126_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 255 'sext' 'sext_ln126_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_12 = mul i28 %sext_ln126_28, i28 %sext_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 256 'mul' 'mul_ln126_12' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 257 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln125_12 = trunc i28 %mul_ln126_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 258 'trunc' 'trunc_ln125_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%icmp_ln125_48 = icmp_ne  i8 %trunc_ln125_12, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 259 'icmp' 'icmp_ln125_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_12, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 260 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.70ns)   --->   "%icmp_ln125_49 = icmp_eq  i5 %tmp_45, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 261 'icmp' 'icmp_ln125_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_12, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 262 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.70ns)   --->   "%icmp_ln125_50 = icmp_eq  i6 %tmp_46, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 263 'icmp' 'icmp_ln125_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln125_51 = icmp_eq  i6 %tmp_46, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 264 'icmp' 'icmp_ln125_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sub_ln126_13 = sub i14 %sext_ln126_22, i14 %sext_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 265 'sub' 'sub_ln126_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sext_ln126_29 = sext i14 %sub_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 266 'sext' 'sext_ln126_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_13 = mul i28 %sext_ln126_29, i28 %sext_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 267 'mul' 'mul_ln126_13' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln125_13 = trunc i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 268 'trunc' 'trunc_ln125_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.70ns)   --->   "%icmp_ln125_52 = icmp_ne  i8 %trunc_ln125_13, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 269 'icmp' 'icmp_ln125_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln126_32 = sext i13 %query_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 270 'sext' 'sext_ln126_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln126_33 = sext i13 %key_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 271 'sext' 'sext_ln126_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sub_ln126_16 = sub i14 %sext_ln126_32, i14 %sext_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 272 'sub' 'sub_ln126_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sext_ln126_34 = sext i14 %sub_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 273 'sext' 'sext_ln126_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_16 = mul i28 %sext_ln126_34, i28 %sext_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 274 'mul' 'mul_ln126_16' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 275 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln125_16 = trunc i28 %mul_ln126_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 276 'trunc' 'trunc_ln125_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln125_64 = icmp_ne  i8 %trunc_ln125_16, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 277 'icmp' 'icmp_ln125_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_16, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 278 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.70ns)   --->   "%icmp_ln125_65 = icmp_eq  i5 %tmp_61, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 279 'icmp' 'icmp_ln125_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_16, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 280 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.70ns)   --->   "%icmp_ln125_66 = icmp_eq  i6 %tmp_62, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 281 'icmp' 'icmp_ln125_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.70ns)   --->   "%icmp_ln125_67 = icmp_eq  i6 %tmp_62, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 282 'icmp' 'icmp_ln125_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln126_35 = sext i13 %query_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 283 'sext' 'sext_ln126_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln126_36 = sext i13 %key_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 284 'sext' 'sext_ln126_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sub_ln126_17 = sub i14 %sext_ln126_35, i14 %sext_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 285 'sub' 'sub_ln126_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sext_ln126_37 = sext i14 %sub_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 286 'sext' 'sext_ln126_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_17 = mul i28 %sext_ln126_37, i28 %sext_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 287 'mul' 'mul_ln126_17' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln125_17 = trunc i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 288 'trunc' 'trunc_ln125_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.70ns)   --->   "%icmp_ln125_68 = icmp_ne  i8 %trunc_ln125_17, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 289 'icmp' 'icmp_ln125_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln126_44 = sext i13 %key_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 290 'sext' 'sext_ln126_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sub_ln126_20 = sub i14 %sext_ln126_32, i14 %sext_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 291 'sub' 'sub_ln126_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sext_ln126_45 = sext i14 %sub_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 292 'sext' 'sext_ln126_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_20 = mul i28 %sext_ln126_45, i28 %sext_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 293 'mul' 'mul_ln126_20' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_20, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 294 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln125_20 = trunc i28 %mul_ln126_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 295 'trunc' 'trunc_ln125_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.70ns)   --->   "%icmp_ln125_80 = icmp_ne  i8 %trunc_ln125_20, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 296 'icmp' 'icmp_ln125_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_20, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 297 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln125_81 = icmp_eq  i5 %tmp_77, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 298 'icmp' 'icmp_ln125_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_20, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 299 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.70ns)   --->   "%icmp_ln125_82 = icmp_eq  i6 %tmp_78, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 300 'icmp' 'icmp_ln125_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.70ns)   --->   "%icmp_ln125_83 = icmp_eq  i6 %tmp_78, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 301 'icmp' 'icmp_ln125_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln126_46 = sext i13 %key_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 302 'sext' 'sext_ln126_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sub_ln126_21 = sub i14 %sext_ln126_35, i14 %sext_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 303 'sub' 'sub_ln126_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sext_ln126_47 = sext i14 %sub_ln126_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 304 'sext' 'sext_ln126_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_21 = mul i28 %sext_ln126_47, i28 %sext_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 305 'mul' 'mul_ln126_21' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln125_21 = trunc i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 306 'trunc' 'trunc_ln125_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln125_84 = icmp_ne  i8 %trunc_ln125_21, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 307 'icmp' 'icmp_ln125_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln126_52 = sext i13 %query_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 308 'sext' 'sext_ln126_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sub_ln126_24 = sub i14 %sext_ln126_52, i14 %sext_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 309 'sub' 'sub_ln126_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 310 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sext_ln126_53 = sext i14 %sub_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 310 'sext' 'sext_ln126_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_24 = mul i28 %sext_ln126_53, i28 %sext_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 311 'mul' 'mul_ln126_24' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 312 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln125_24 = trunc i28 %mul_ln126_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 313 'trunc' 'trunc_ln125_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.70ns)   --->   "%icmp_ln125_96 = icmp_ne  i8 %trunc_ln125_24, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 314 'icmp' 'icmp_ln125_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_24, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 315 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln125_97 = icmp_eq  i5 %tmp_93, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 316 'icmp' 'icmp_ln125_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_24, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 317 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.70ns)   --->   "%icmp_ln125_98 = icmp_eq  i6 %tmp_94, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 318 'icmp' 'icmp_ln125_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.70ns)   --->   "%icmp_ln125_99 = icmp_eq  i6 %tmp_94, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 319 'icmp' 'icmp_ln125_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln126_54 = sext i13 %query_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 320 'sext' 'sext_ln126_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sub_ln126_25 = sub i14 %sext_ln126_54, i14 %sext_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 321 'sub' 'sub_ln126_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sext_ln126_55 = sext i14 %sub_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 322 'sext' 'sext_ln126_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_25 = mul i28 %sext_ln126_55, i28 %sext_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 323 'mul' 'mul_ln126_25' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln125_25 = trunc i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 324 'trunc' 'trunc_ln125_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.70ns)   --->   "%icmp_ln125_100 = icmp_ne  i8 %trunc_ln125_25, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 325 'icmp' 'icmp_ln125_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sub_ln126_28 = sub i14 %sext_ln126_52, i14 %sext_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 326 'sub' 'sub_ln126_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sext_ln126_60 = sext i14 %sub_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 327 'sext' 'sext_ln126_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_28 = mul i28 %sext_ln126_60, i28 %sext_ln126_60" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 328 'mul' 'mul_ln126_28' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_28, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 329 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln125_28 = trunc i28 %mul_ln126_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 330 'trunc' 'trunc_ln125_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.70ns)   --->   "%icmp_ln125_112 = icmp_ne  i8 %trunc_ln125_28, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 331 'icmp' 'icmp_ln125_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_28, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 332 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.70ns)   --->   "%icmp_ln125_113 = icmp_eq  i5 %tmp_109, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 333 'icmp' 'icmp_ln125_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_28, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 334 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln125_114 = icmp_eq  i6 %tmp_110, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 335 'icmp' 'icmp_ln125_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.70ns)   --->   "%icmp_ln125_115 = icmp_eq  i6 %tmp_110, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 336 'icmp' 'icmp_ln125_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sub_ln126_29 = sub i14 %sext_ln126_54, i14 %sext_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 337 'sub' 'sub_ln126_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sext_ln126_61 = sext i14 %sub_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 338 'sext' 'sext_ln126_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_29 = mul i28 %sext_ln126_61, i28 %sext_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 339 'mul' 'mul_ln126_29' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln125_29 = trunc i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 340 'trunc' 'trunc_ln125_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln125_116 = icmp_ne  i8 %trunc_ln125_29, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 341 'icmp' 'icmp_ln125_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln126_64 = sext i13 %query_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 342 'sext' 'sext_ln126_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln126_65 = sext i13 %key_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 343 'sext' 'sext_ln126_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sub_ln126_32 = sub i14 %sext_ln126_64, i14 %sext_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 344 'sub' 'sub_ln126_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sext_ln126_66 = sext i14 %sub_ln126_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 345 'sext' 'sext_ln126_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_32 = mul i28 %sext_ln126_66, i28 %sext_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 346 'mul' 'mul_ln126_32' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 347 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln125_32 = trunc i28 %mul_ln126_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 348 'trunc' 'trunc_ln125_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln125_128 = icmp_ne  i8 %trunc_ln125_32, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 349 'icmp' 'icmp_ln125_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_32, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 350 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln125_129 = icmp_eq  i5 %tmp_125, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 351 'icmp' 'icmp_ln125_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_32, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 352 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.70ns)   --->   "%icmp_ln125_130 = icmp_eq  i6 %tmp_126, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 353 'icmp' 'icmp_ln125_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.70ns)   --->   "%icmp_ln125_131 = icmp_eq  i6 %tmp_126, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 354 'icmp' 'icmp_ln125_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln126_67 = sext i13 %query_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 355 'sext' 'sext_ln126_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln126_68 = sext i13 %key_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 356 'sext' 'sext_ln126_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sub_ln126_33 = sub i14 %sext_ln126_67, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 357 'sub' 'sub_ln126_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sext_ln126_69 = sext i14 %sub_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 358 'sext' 'sext_ln126_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_33 = mul i28 %sext_ln126_69, i28 %sext_ln126_69" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 359 'mul' 'mul_ln126_33' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln125_33 = trunc i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 360 'trunc' 'trunc_ln125_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.70ns)   --->   "%icmp_ln125_132 = icmp_ne  i8 %trunc_ln125_33, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 361 'icmp' 'icmp_ln125_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln126_76 = sext i13 %key_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 362 'sext' 'sext_ln126_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sub_ln126_36 = sub i14 %sext_ln126_64, i14 %sext_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 363 'sub' 'sub_ln126_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sext_ln126_77 = sext i14 %sub_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 364 'sext' 'sext_ln126_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_36 = mul i28 %sext_ln126_77, i28 %sext_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 365 'mul' 'mul_ln126_36' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 366 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln125_36 = trunc i28 %mul_ln126_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 367 'trunc' 'trunc_ln125_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln125_144 = icmp_ne  i8 %trunc_ln125_36, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 368 'icmp' 'icmp_ln125_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_36, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 369 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.70ns)   --->   "%icmp_ln125_145 = icmp_eq  i5 %tmp_141, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 370 'icmp' 'icmp_ln125_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_36, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 371 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln125_146 = icmp_eq  i6 %tmp_142, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 372 'icmp' 'icmp_ln125_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln125_147 = icmp_eq  i6 %tmp_142, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 373 'icmp' 'icmp_ln125_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln126_78 = sext i13 %key_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 374 'sext' 'sext_ln126_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sub_ln126_37 = sub i14 %sext_ln126_67, i14 %sext_ln126_78" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 375 'sub' 'sub_ln126_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sext_ln126_79 = sext i14 %sub_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 376 'sext' 'sext_ln126_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_37 = mul i28 %sext_ln126_79, i28 %sext_ln126_79" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 377 'mul' 'mul_ln126_37' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln125_37 = trunc i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 378 'trunc' 'trunc_ln125_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%icmp_ln125_148 = icmp_ne  i8 %trunc_ln125_37, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 379 'icmp' 'icmp_ln125_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln126_84 = sext i13 %query_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 380 'sext' 'sext_ln126_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sub_ln126_40 = sub i14 %sext_ln126_84, i14 %sext_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 381 'sub' 'sub_ln126_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sext_ln126_85 = sext i14 %sub_ln126_40" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 382 'sext' 'sext_ln126_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_40 = mul i28 %sext_ln126_85, i28 %sext_ln126_85" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 383 'mul' 'mul_ln126_40' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 384 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln125_40 = trunc i28 %mul_ln126_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 385 'trunc' 'trunc_ln125_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.70ns)   --->   "%icmp_ln125_160 = icmp_ne  i8 %trunc_ln125_40, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 386 'icmp' 'icmp_ln125_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_40, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 387 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln125_161 = icmp_eq  i5 %tmp_157, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 388 'icmp' 'icmp_ln125_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_40, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 389 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln125_162 = icmp_eq  i6 %tmp_158, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 390 'icmp' 'icmp_ln125_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln125_163 = icmp_eq  i6 %tmp_158, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 391 'icmp' 'icmp_ln125_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln126_86 = sext i13 %query_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 392 'sext' 'sext_ln126_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sub_ln126_41 = sub i14 %sext_ln126_86, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 393 'sub' 'sub_ln126_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sext_ln126_87 = sext i14 %sub_ln126_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 394 'sext' 'sext_ln126_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_41 = mul i28 %sext_ln126_87, i28 %sext_ln126_87" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 395 'mul' 'mul_ln126_41' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln125_41 = trunc i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 396 'trunc' 'trunc_ln125_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln125_164 = icmp_ne  i8 %trunc_ln125_41, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 397 'icmp' 'icmp_ln125_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sub_ln126_44 = sub i14 %sext_ln126_84, i14 %sext_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 398 'sub' 'sub_ln126_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sext_ln126_92 = sext i14 %sub_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 399 'sext' 'sext_ln126_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_44 = mul i28 %sext_ln126_92, i28 %sext_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 400 'mul' 'mul_ln126_44' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_44, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 401 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln125_44 = trunc i28 %mul_ln126_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 402 'trunc' 'trunc_ln125_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln125_176 = icmp_ne  i8 %trunc_ln125_44, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 403 'icmp' 'icmp_ln125_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_44, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 404 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.70ns)   --->   "%icmp_ln125_177 = icmp_eq  i5 %tmp_173, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 405 'icmp' 'icmp_ln125_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_44, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 406 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln125_178 = icmp_eq  i6 %tmp_174, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 407 'icmp' 'icmp_ln125_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.70ns)   --->   "%icmp_ln125_179 = icmp_eq  i6 %tmp_174, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 408 'icmp' 'icmp_ln125_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sub_ln126_45 = sub i14 %sext_ln126_86, i14 %sext_ln126_78" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 409 'sub' 'sub_ln126_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sext_ln126_93 = sext i14 %sub_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 410 'sext' 'sext_ln126_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_45 = mul i28 %sext_ln126_93, i28 %sext_ln126_93" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 411 'mul' 'mul_ln126_45' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln125_45 = trunc i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 412 'trunc' 'trunc_ln125_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln125_180 = icmp_ne  i8 %trunc_ln125_45, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 413 'icmp' 'icmp_ln125_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln126_96 = sext i13 %query_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 414 'sext' 'sext_ln126_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln126_97 = sext i13 %key_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 415 'sext' 'sext_ln126_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sub_ln126_48 = sub i14 %sext_ln126_96, i14 %sext_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 416 'sub' 'sub_ln126_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sext_ln126_98 = sext i14 %sub_ln126_48" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 417 'sext' 'sext_ln126_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_48 = mul i28 %sext_ln126_98, i28 %sext_ln126_98" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 418 'mul' 'mul_ln126_48' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 419 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln125_48 = trunc i28 %mul_ln126_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 420 'trunc' 'trunc_ln125_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.70ns)   --->   "%icmp_ln125_192 = icmp_ne  i8 %trunc_ln125_48, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 421 'icmp' 'icmp_ln125_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_48, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 422 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.70ns)   --->   "%icmp_ln125_193 = icmp_eq  i5 %tmp_189, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 423 'icmp' 'icmp_ln125_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_48, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 424 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.70ns)   --->   "%icmp_ln125_194 = icmp_eq  i6 %tmp_190, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 425 'icmp' 'icmp_ln125_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln125_195 = icmp_eq  i6 %tmp_190, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 426 'icmp' 'icmp_ln125_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln126_99 = sext i13 %query_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 427 'sext' 'sext_ln126_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln126_100 = sext i13 %key_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 428 'sext' 'sext_ln126_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sub_ln126_49 = sub i14 %sext_ln126_99, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 429 'sub' 'sub_ln126_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sext_ln126_101 = sext i14 %sub_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 430 'sext' 'sext_ln126_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_49 = mul i28 %sext_ln126_101, i28 %sext_ln126_101" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 431 'mul' 'mul_ln126_49' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln125_49 = trunc i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 432 'trunc' 'trunc_ln125_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.70ns)   --->   "%icmp_ln125_196 = icmp_ne  i8 %trunc_ln125_49, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 433 'icmp' 'icmp_ln125_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln126_108 = sext i13 %key_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 434 'sext' 'sext_ln126_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sub_ln126_52 = sub i14 %sext_ln126_96, i14 %sext_ln126_108" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 435 'sub' 'sub_ln126_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sext_ln126_109 = sext i14 %sub_ln126_52" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 436 'sext' 'sext_ln126_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_52 = mul i28 %sext_ln126_109, i28 %sext_ln126_109" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 437 'mul' 'mul_ln126_52' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_52, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 438 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln125_52 = trunc i28 %mul_ln126_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 439 'trunc' 'trunc_ln125_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.70ns)   --->   "%icmp_ln125_208 = icmp_ne  i8 %trunc_ln125_52, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 440 'icmp' 'icmp_ln125_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_52, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 441 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln125_209 = icmp_eq  i5 %tmp_205, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 442 'icmp' 'icmp_ln125_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_52, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 443 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.70ns)   --->   "%icmp_ln125_210 = icmp_eq  i6 %tmp_206, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 444 'icmp' 'icmp_ln125_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln125_211 = icmp_eq  i6 %tmp_206, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 445 'icmp' 'icmp_ln125_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln126_110 = sext i13 %key_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 446 'sext' 'sext_ln126_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sub_ln126_53 = sub i14 %sext_ln126_99, i14 %sext_ln126_110" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 447 'sub' 'sub_ln126_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sext_ln126_111 = sext i14 %sub_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 448 'sext' 'sext_ln126_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_53 = mul i28 %sext_ln126_111, i28 %sext_ln126_111" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 449 'mul' 'mul_ln126_53' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln125_53 = trunc i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 450 'trunc' 'trunc_ln125_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.70ns)   --->   "%icmp_ln125_212 = icmp_ne  i8 %trunc_ln125_53, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 451 'icmp' 'icmp_ln125_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln126_116 = sext i13 %query_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 452 'sext' 'sext_ln126_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sub_ln126_56 = sub i14 %sext_ln126_116, i14 %sext_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 453 'sub' 'sub_ln126_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sext_ln126_117 = sext i14 %sub_ln126_56" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 454 'sext' 'sext_ln126_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_56 = mul i28 %sext_ln126_117, i28 %sext_ln126_117" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 455 'mul' 'mul_ln126_56' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 456 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln125_56 = trunc i28 %mul_ln126_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 457 'trunc' 'trunc_ln125_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.70ns)   --->   "%icmp_ln125_224 = icmp_ne  i8 %trunc_ln125_56, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 458 'icmp' 'icmp_ln125_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_56, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 459 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.70ns)   --->   "%icmp_ln125_225 = icmp_eq  i5 %tmp_221, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 460 'icmp' 'icmp_ln125_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_56, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 461 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.70ns)   --->   "%icmp_ln125_226 = icmp_eq  i6 %tmp_222, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 462 'icmp' 'icmp_ln125_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.70ns)   --->   "%icmp_ln125_227 = icmp_eq  i6 %tmp_222, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 463 'icmp' 'icmp_ln125_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln126_118 = sext i13 %query_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 464 'sext' 'sext_ln126_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sub_ln126_57 = sub i14 %sext_ln126_118, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 465 'sub' 'sub_ln126_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sext_ln126_119 = sext i14 %sub_ln126_57" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 466 'sext' 'sext_ln126_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_57 = mul i28 %sext_ln126_119, i28 %sext_ln126_119" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 467 'mul' 'mul_ln126_57' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln125_57 = trunc i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 468 'trunc' 'trunc_ln125_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.70ns)   --->   "%icmp_ln125_228 = icmp_ne  i8 %trunc_ln125_57, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 469 'icmp' 'icmp_ln125_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sub_ln126_60 = sub i14 %sext_ln126_116, i14 %sext_ln126_108" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 470 'sub' 'sub_ln126_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sext_ln126_124 = sext i14 %sub_ln126_60" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 471 'sext' 'sext_ln126_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_60 = mul i28 %sext_ln126_124, i28 %sext_ln126_124" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 472 'mul' 'mul_ln126_60' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 473 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln125_60 = trunc i28 %mul_ln126_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 474 'trunc' 'trunc_ln125_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.70ns)   --->   "%icmp_ln125_240 = icmp_ne  i8 %trunc_ln125_60, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 475 'icmp' 'icmp_ln125_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_60, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 476 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.70ns)   --->   "%icmp_ln125_241 = icmp_eq  i5 %tmp_237, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 477 'icmp' 'icmp_ln125_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_60, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 478 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.70ns)   --->   "%icmp_ln125_242 = icmp_eq  i6 %tmp_238, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 479 'icmp' 'icmp_ln125_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.70ns)   --->   "%icmp_ln125_243 = icmp_eq  i6 %tmp_238, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 480 'icmp' 'icmp_ln125_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sub_ln126_61 = sub i14 %sext_ln126_118, i14 %sext_ln126_110" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 481 'sub' 'sub_ln126_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sext_ln126_125 = sext i14 %sub_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 482 'sext' 'sext_ln126_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_61 = mul i28 %sext_ln126_125, i28 %sext_ln126_125" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 483 'mul' 'mul_ln126_61' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln125_61 = trunc i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 484 'trunc' 'trunc_ln125_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.70ns)   --->   "%icmp_ln125_244 = icmp_ne  i8 %trunc_ln125_61, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 485 'icmp' 'icmp_ln125_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln126_128 = sext i13 %query_32_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 486 'sext' 'sext_ln126_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln126_129 = sext i13 %key_32_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 487 'sext' 'sext_ln126_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_64)   --->   "%sub_ln126_64 = sub i14 %sext_ln126_128, i14 %sext_ln126_129" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 488 'sub' 'sub_ln126_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_64)   --->   "%sext_ln126_130 = sext i14 %sub_ln126_64" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 489 'sext' 'sext_ln126_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_64 = mul i28 %sext_ln126_130, i28 %sext_ln126_130" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 490 'mul' 'mul_ln126_64' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_64, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 491 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln125_64 = trunc i28 %mul_ln126_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 492 'trunc' 'trunc_ln125_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.70ns)   --->   "%icmp_ln125_256 = icmp_ne  i8 %trunc_ln125_64, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 493 'icmp' 'icmp_ln125_256' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_64, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 494 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.70ns)   --->   "%icmp_ln125_257 = icmp_eq  i5 %tmp_253, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 495 'icmp' 'icmp_ln125_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_64, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 496 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.70ns)   --->   "%icmp_ln125_258 = icmp_eq  i6 %tmp_254, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 497 'icmp' 'icmp_ln125_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln125_259 = icmp_eq  i6 %tmp_254, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 498 'icmp' 'icmp_ln125_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln126_131 = sext i13 %query_33_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 499 'sext' 'sext_ln126_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln126_132 = sext i13 %key_33_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 500 'sext' 'sext_ln126_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_65)   --->   "%sub_ln126_65 = sub i14 %sext_ln126_131, i14 %sext_ln126_132" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 501 'sub' 'sub_ln126_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_65)   --->   "%sext_ln126_133 = sext i14 %sub_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 502 'sext' 'sext_ln126_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_65 = mul i28 %sext_ln126_133, i28 %sext_ln126_133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 503 'mul' 'mul_ln126_65' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln125_65 = trunc i28 %mul_ln126_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 504 'trunc' 'trunc_ln125_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.70ns)   --->   "%icmp_ln125_260 = icmp_ne  i8 %trunc_ln125_65, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 505 'icmp' 'icmp_ln125_260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln126_140 = sext i13 %key_36_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 506 'sext' 'sext_ln126_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_68)   --->   "%sub_ln126_68 = sub i14 %sext_ln126_128, i14 %sext_ln126_140" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 507 'sub' 'sub_ln126_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_68)   --->   "%sext_ln126_141 = sext i14 %sub_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 508 'sext' 'sext_ln126_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_68 = mul i28 %sext_ln126_141, i28 %sext_ln126_141" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 509 'mul' 'mul_ln126_68' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_68, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 510 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln125_68 = trunc i28 %mul_ln126_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 511 'trunc' 'trunc_ln125_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.70ns)   --->   "%icmp_ln125_272 = icmp_ne  i8 %trunc_ln125_68, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 512 'icmp' 'icmp_ln125_272' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_68, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 513 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.70ns)   --->   "%icmp_ln125_273 = icmp_eq  i5 %tmp_269, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 514 'icmp' 'icmp_ln125_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_68, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 515 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.70ns)   --->   "%icmp_ln125_274 = icmp_eq  i6 %tmp_270, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 516 'icmp' 'icmp_ln125_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln125_275 = icmp_eq  i6 %tmp_270, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 517 'icmp' 'icmp_ln125_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln126_142 = sext i13 %key_37_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 518 'sext' 'sext_ln126_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_69)   --->   "%sub_ln126_69 = sub i14 %sext_ln126_131, i14 %sext_ln126_142" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 519 'sub' 'sub_ln126_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_69)   --->   "%sext_ln126_143 = sext i14 %sub_ln126_69" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 520 'sext' 'sext_ln126_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_69 = mul i28 %sext_ln126_143, i28 %sext_ln126_143" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 521 'mul' 'mul_ln126_69' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln125_69 = trunc i28 %mul_ln126_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 522 'trunc' 'trunc_ln125_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln125_276 = icmp_ne  i8 %trunc_ln125_69, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 523 'icmp' 'icmp_ln125_276' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln126_148 = sext i13 %query_36_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 524 'sext' 'sext_ln126_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_72)   --->   "%sub_ln126_72 = sub i14 %sext_ln126_148, i14 %sext_ln126_129" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 525 'sub' 'sub_ln126_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_72)   --->   "%sext_ln126_149 = sext i14 %sub_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 526 'sext' 'sext_ln126_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_72 = mul i28 %sext_ln126_149, i28 %sext_ln126_149" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 527 'mul' 'mul_ln126_72' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 528 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln125_72 = trunc i28 %mul_ln126_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 529 'trunc' 'trunc_ln125_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln125_288 = icmp_ne  i8 %trunc_ln125_72, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 530 'icmp' 'icmp_ln125_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_72, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 531 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.70ns)   --->   "%icmp_ln125_289 = icmp_eq  i5 %tmp_285, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 532 'icmp' 'icmp_ln125_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_72, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 533 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.70ns)   --->   "%icmp_ln125_290 = icmp_eq  i6 %tmp_286, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 534 'icmp' 'icmp_ln125_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.70ns)   --->   "%icmp_ln125_291 = icmp_eq  i6 %tmp_286, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 535 'icmp' 'icmp_ln125_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln126_150 = sext i13 %query_37_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 536 'sext' 'sext_ln126_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_73)   --->   "%sub_ln126_73 = sub i14 %sext_ln126_150, i14 %sext_ln126_132" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 537 'sub' 'sub_ln126_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_73)   --->   "%sext_ln126_151 = sext i14 %sub_ln126_73" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 538 'sext' 'sext_ln126_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_73 = mul i28 %sext_ln126_151, i28 %sext_ln126_151" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 539 'mul' 'mul_ln126_73' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln125_73 = trunc i28 %mul_ln126_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 540 'trunc' 'trunc_ln125_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.70ns)   --->   "%icmp_ln125_292 = icmp_ne  i8 %trunc_ln125_73, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 541 'icmp' 'icmp_ln125_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_76)   --->   "%sub_ln126_76 = sub i14 %sext_ln126_148, i14 %sext_ln126_140" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 542 'sub' 'sub_ln126_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_76)   --->   "%sext_ln126_156 = sext i14 %sub_ln126_76" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 543 'sext' 'sext_ln126_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_76 = mul i28 %sext_ln126_156, i28 %sext_ln126_156" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 544 'mul' 'mul_ln126_76' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_76, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 545 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln125_76 = trunc i28 %mul_ln126_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 546 'trunc' 'trunc_ln125_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.70ns)   --->   "%icmp_ln125_304 = icmp_ne  i8 %trunc_ln125_76, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 547 'icmp' 'icmp_ln125_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_76, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 548 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.70ns)   --->   "%icmp_ln125_305 = icmp_eq  i5 %tmp_301, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 549 'icmp' 'icmp_ln125_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_76, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 550 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.70ns)   --->   "%icmp_ln125_306 = icmp_eq  i6 %tmp_302, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 551 'icmp' 'icmp_ln125_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.70ns)   --->   "%icmp_ln125_307 = icmp_eq  i6 %tmp_302, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 552 'icmp' 'icmp_ln125_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_77)   --->   "%sub_ln126_77 = sub i14 %sext_ln126_150, i14 %sext_ln126_142" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 553 'sub' 'sub_ln126_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_77)   --->   "%sext_ln126_157 = sext i14 %sub_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 554 'sext' 'sext_ln126_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_77 = mul i28 %sext_ln126_157, i28 %sext_ln126_157" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 555 'mul' 'mul_ln126_77' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln125_77 = trunc i28 %mul_ln126_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 556 'trunc' 'trunc_ln125_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.70ns)   --->   "%icmp_ln125_308 = icmp_ne  i8 %trunc_ln125_77, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 557 'icmp' 'icmp_ln125_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln126_160 = sext i13 %query_40_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 558 'sext' 'sext_ln126_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln126_161 = sext i13 %key_40_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 559 'sext' 'sext_ln126_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_80)   --->   "%sub_ln126_80 = sub i14 %sext_ln126_160, i14 %sext_ln126_161" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 560 'sub' 'sub_ln126_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_80)   --->   "%sext_ln126_162 = sext i14 %sub_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 561 'sext' 'sext_ln126_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_80 = mul i28 %sext_ln126_162, i28 %sext_ln126_162" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 562 'mul' 'mul_ln126_80' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_80, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 563 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln125_80 = trunc i28 %mul_ln126_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 564 'trunc' 'trunc_ln125_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.70ns)   --->   "%icmp_ln125_320 = icmp_ne  i8 %trunc_ln125_80, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 565 'icmp' 'icmp_ln125_320' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_80, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 566 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln125_321 = icmp_eq  i5 %tmp_317, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 567 'icmp' 'icmp_ln125_321' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_80, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 568 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.70ns)   --->   "%icmp_ln125_322 = icmp_eq  i6 %tmp_318, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 569 'icmp' 'icmp_ln125_322' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.70ns)   --->   "%icmp_ln125_323 = icmp_eq  i6 %tmp_318, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 570 'icmp' 'icmp_ln125_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln126_163 = sext i13 %query_41_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 571 'sext' 'sext_ln126_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln126_164 = sext i13 %key_41_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 572 'sext' 'sext_ln126_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_81)   --->   "%sub_ln126_81 = sub i14 %sext_ln126_163, i14 %sext_ln126_164" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 573 'sub' 'sub_ln126_81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_81)   --->   "%sext_ln126_165 = sext i14 %sub_ln126_81" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 574 'sext' 'sext_ln126_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_81 = mul i28 %sext_ln126_165, i28 %sext_ln126_165" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 575 'mul' 'mul_ln126_81' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln125_81 = trunc i28 %mul_ln126_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 576 'trunc' 'trunc_ln125_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.70ns)   --->   "%icmp_ln125_324 = icmp_ne  i8 %trunc_ln125_81, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 577 'icmp' 'icmp_ln125_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln126_172 = sext i13 %key_44_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 578 'sext' 'sext_ln126_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_84)   --->   "%sub_ln126_84 = sub i14 %sext_ln126_160, i14 %sext_ln126_172" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 579 'sub' 'sub_ln126_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_84)   --->   "%sext_ln126_173 = sext i14 %sub_ln126_84" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 580 'sext' 'sext_ln126_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_84 = mul i28 %sext_ln126_173, i28 %sext_ln126_173" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 581 'mul' 'mul_ln126_84' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 582 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln125_84 = trunc i28 %mul_ln126_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 583 'trunc' 'trunc_ln125_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.70ns)   --->   "%icmp_ln125_336 = icmp_ne  i8 %trunc_ln125_84, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 584 'icmp' 'icmp_ln125_336' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_84, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 585 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.70ns)   --->   "%icmp_ln125_337 = icmp_eq  i5 %tmp_333, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 586 'icmp' 'icmp_ln125_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_84, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 587 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.70ns)   --->   "%icmp_ln125_338 = icmp_eq  i6 %tmp_334, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 588 'icmp' 'icmp_ln125_338' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.70ns)   --->   "%icmp_ln125_339 = icmp_eq  i6 %tmp_334, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 589 'icmp' 'icmp_ln125_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln126_174 = sext i13 %key_45_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 590 'sext' 'sext_ln126_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_85)   --->   "%sub_ln126_85 = sub i14 %sext_ln126_163, i14 %sext_ln126_174" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 591 'sub' 'sub_ln126_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_85)   --->   "%sext_ln126_175 = sext i14 %sub_ln126_85" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 592 'sext' 'sext_ln126_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_85 = mul i28 %sext_ln126_175, i28 %sext_ln126_175" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 593 'mul' 'mul_ln126_85' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln125_85 = trunc i28 %mul_ln126_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 594 'trunc' 'trunc_ln125_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.70ns)   --->   "%icmp_ln125_340 = icmp_ne  i8 %trunc_ln125_85, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 595 'icmp' 'icmp_ln125_340' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln126_180 = sext i13 %query_44_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 596 'sext' 'sext_ln126_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_88)   --->   "%sub_ln126_88 = sub i14 %sext_ln126_180, i14 %sext_ln126_161" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 597 'sub' 'sub_ln126_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_88)   --->   "%sext_ln126_181 = sext i14 %sub_ln126_88" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 598 'sext' 'sext_ln126_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_88 = mul i28 %sext_ln126_181, i28 %sext_ln126_181" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 599 'mul' 'mul_ln126_88' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_1092 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_88, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 600 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln125_88 = trunc i28 %mul_ln126_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 601 'trunc' 'trunc_ln125_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.70ns)   --->   "%icmp_ln125_352 = icmp_ne  i8 %trunc_ln125_88, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 602 'icmp' 'icmp_ln125_352' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_88, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 603 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.70ns)   --->   "%icmp_ln125_353 = icmp_eq  i5 %tmp_349, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 604 'icmp' 'icmp_ln125_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_88, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 605 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.70ns)   --->   "%icmp_ln125_354 = icmp_eq  i6 %tmp_350, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 606 'icmp' 'icmp_ln125_354' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.70ns)   --->   "%icmp_ln125_355 = icmp_eq  i6 %tmp_350, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 607 'icmp' 'icmp_ln125_355' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln126_182 = sext i13 %query_45_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 608 'sext' 'sext_ln126_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_89)   --->   "%sub_ln126_89 = sub i14 %sext_ln126_182, i14 %sext_ln126_164" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 609 'sub' 'sub_ln126_89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 610 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_89)   --->   "%sext_ln126_183 = sext i14 %sub_ln126_89" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 610 'sext' 'sext_ln126_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_89 = mul i28 %sext_ln126_183, i28 %sext_ln126_183" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 611 'mul' 'mul_ln126_89' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln125_89 = trunc i28 %mul_ln126_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 612 'trunc' 'trunc_ln125_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.70ns)   --->   "%icmp_ln125_356 = icmp_ne  i8 %trunc_ln125_89, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 613 'icmp' 'icmp_ln125_356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_92)   --->   "%sub_ln126_92 = sub i14 %sext_ln126_180, i14 %sext_ln126_172" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 614 'sub' 'sub_ln126_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_92)   --->   "%sext_ln126_188 = sext i14 %sub_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 615 'sext' 'sext_ln126_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_92 = mul i28 %sext_ln126_188, i28 %sext_ln126_188" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 616 'mul' 'mul_ln126_92' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_92, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 617 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln125_92 = trunc i28 %mul_ln126_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 618 'trunc' 'trunc_ln125_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.70ns)   --->   "%icmp_ln125_368 = icmp_ne  i8 %trunc_ln125_92, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 619 'icmp' 'icmp_ln125_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_92, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 620 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.70ns)   --->   "%icmp_ln125_369 = icmp_eq  i5 %tmp_365, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 621 'icmp' 'icmp_ln125_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_92, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 622 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.70ns)   --->   "%icmp_ln125_370 = icmp_eq  i6 %tmp_366, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 623 'icmp' 'icmp_ln125_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.70ns)   --->   "%icmp_ln125_371 = icmp_eq  i6 %tmp_366, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 624 'icmp' 'icmp_ln125_371' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_93)   --->   "%sub_ln126_93 = sub i14 %sext_ln126_182, i14 %sext_ln126_174" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 625 'sub' 'sub_ln126_93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_93)   --->   "%sext_ln126_189 = sext i14 %sub_ln126_93" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 626 'sext' 'sext_ln126_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_93 = mul i28 %sext_ln126_189, i28 %sext_ln126_189" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 627 'mul' 'mul_ln126_93' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln125_93 = trunc i28 %mul_ln126_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 628 'trunc' 'trunc_ln125_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.70ns)   --->   "%icmp_ln125_372 = icmp_ne  i8 %trunc_ln125_93, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 629 'icmp' 'icmp_ln125_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln126_192 = sext i13 %query_48_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 630 'sext' 'sext_ln126_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln126_193 = sext i13 %key_48_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 631 'sext' 'sext_ln126_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_96)   --->   "%sub_ln126_96 = sub i14 %sext_ln126_192, i14 %sext_ln126_193" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 632 'sub' 'sub_ln126_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_96)   --->   "%sext_ln126_194 = sext i14 %sub_ln126_96" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 633 'sext' 'sext_ln126_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_96 = mul i28 %sext_ln126_194, i28 %sext_ln126_194" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 634 'mul' 'mul_ln126_96' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_96, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 635 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln125_96 = trunc i28 %mul_ln126_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 636 'trunc' 'trunc_ln125_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.70ns)   --->   "%icmp_ln125_384 = icmp_ne  i8 %trunc_ln125_96, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 637 'icmp' 'icmp_ln125_384' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_96, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 638 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.70ns)   --->   "%icmp_ln125_385 = icmp_eq  i5 %tmp_381, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 639 'icmp' 'icmp_ln125_385' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_96, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 640 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.70ns)   --->   "%icmp_ln125_386 = icmp_eq  i6 %tmp_382, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 641 'icmp' 'icmp_ln125_386' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.70ns)   --->   "%icmp_ln125_387 = icmp_eq  i6 %tmp_382, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 642 'icmp' 'icmp_ln125_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln126_195 = sext i13 %query_49_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 643 'sext' 'sext_ln126_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln126_196 = sext i13 %key_49_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 644 'sext' 'sext_ln126_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_97)   --->   "%sub_ln126_97 = sub i14 %sext_ln126_195, i14 %sext_ln126_196" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 645 'sub' 'sub_ln126_97' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_97)   --->   "%sext_ln126_197 = sext i14 %sub_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 646 'sext' 'sext_ln126_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_97 = mul i28 %sext_ln126_197, i28 %sext_ln126_197" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 647 'mul' 'mul_ln126_97' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln125_97 = trunc i28 %mul_ln126_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 648 'trunc' 'trunc_ln125_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln125_388 = icmp_ne  i8 %trunc_ln125_97, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 649 'icmp' 'icmp_ln125_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln126_204 = sext i13 %key_52_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 650 'sext' 'sext_ln126_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_100)   --->   "%sub_ln126_100 = sub i14 %sext_ln126_192, i14 %sext_ln126_204" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 651 'sub' 'sub_ln126_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_100)   --->   "%sext_ln126_205 = sext i14 %sub_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 652 'sext' 'sext_ln126_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_100 = mul i28 %sext_ln126_205, i28 %sext_ln126_205" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 653 'mul' 'mul_ln126_100' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_100, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 654 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln125_100 = trunc i28 %mul_ln126_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 655 'trunc' 'trunc_ln125_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.70ns)   --->   "%icmp_ln125_400 = icmp_ne  i8 %trunc_ln125_100, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 656 'icmp' 'icmp_ln125_400' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_100, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 657 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.70ns)   --->   "%icmp_ln125_401 = icmp_eq  i5 %tmp_397, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 658 'icmp' 'icmp_ln125_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_100, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 659 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.70ns)   --->   "%icmp_ln125_402 = icmp_eq  i6 %tmp_398, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 660 'icmp' 'icmp_ln125_402' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln125_403 = icmp_eq  i6 %tmp_398, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 661 'icmp' 'icmp_ln125_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln126_206 = sext i13 %key_53_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 662 'sext' 'sext_ln126_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_101)   --->   "%sub_ln126_101 = sub i14 %sext_ln126_195, i14 %sext_ln126_206" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 663 'sub' 'sub_ln126_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_101)   --->   "%sext_ln126_207 = sext i14 %sub_ln126_101" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 664 'sext' 'sext_ln126_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_101 = mul i28 %sext_ln126_207, i28 %sext_ln126_207" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 665 'mul' 'mul_ln126_101' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln125_101 = trunc i28 %mul_ln126_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 666 'trunc' 'trunc_ln125_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln125_404 = icmp_ne  i8 %trunc_ln125_101, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 667 'icmp' 'icmp_ln125_404' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln126_212 = sext i13 %query_52_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 668 'sext' 'sext_ln126_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_104)   --->   "%sub_ln126_104 = sub i14 %sext_ln126_212, i14 %sext_ln126_193" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 669 'sub' 'sub_ln126_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_104)   --->   "%sext_ln126_213 = sext i14 %sub_ln126_104" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 670 'sext' 'sext_ln126_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_104 = mul i28 %sext_ln126_213, i28 %sext_ln126_213" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 671 'mul' 'mul_ln126_104' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_104, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 672 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln125_104 = trunc i28 %mul_ln126_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 673 'trunc' 'trunc_ln125_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.70ns)   --->   "%icmp_ln125_416 = icmp_ne  i8 %trunc_ln125_104, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 674 'icmp' 'icmp_ln125_416' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_104, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 675 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.70ns)   --->   "%icmp_ln125_417 = icmp_eq  i5 %tmp_413, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 676 'icmp' 'icmp_ln125_417' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_104, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 677 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.70ns)   --->   "%icmp_ln125_418 = icmp_eq  i6 %tmp_414, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 678 'icmp' 'icmp_ln125_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.70ns)   --->   "%icmp_ln125_419 = icmp_eq  i6 %tmp_414, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 679 'icmp' 'icmp_ln125_419' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln126_214 = sext i13 %query_53_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 680 'sext' 'sext_ln126_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_105)   --->   "%sub_ln126_105 = sub i14 %sext_ln126_214, i14 %sext_ln126_196" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 681 'sub' 'sub_ln126_105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_105)   --->   "%sext_ln126_215 = sext i14 %sub_ln126_105" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 682 'sext' 'sext_ln126_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_105 = mul i28 %sext_ln126_215, i28 %sext_ln126_215" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 683 'mul' 'mul_ln126_105' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln125_105 = trunc i28 %mul_ln126_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 684 'trunc' 'trunc_ln125_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.70ns)   --->   "%icmp_ln125_420 = icmp_ne  i8 %trunc_ln125_105, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 685 'icmp' 'icmp_ln125_420' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_108)   --->   "%sub_ln126_108 = sub i14 %sext_ln126_212, i14 %sext_ln126_204" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 686 'sub' 'sub_ln126_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_108)   --->   "%sext_ln126_220 = sext i14 %sub_ln126_108" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 687 'sext' 'sext_ln126_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_108 = mul i28 %sext_ln126_220, i28 %sext_ln126_220" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 688 'mul' 'mul_ln126_108' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_108, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 689 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln125_108 = trunc i28 %mul_ln126_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 690 'trunc' 'trunc_ln125_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.70ns)   --->   "%icmp_ln125_432 = icmp_ne  i8 %trunc_ln125_108, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 691 'icmp' 'icmp_ln125_432' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_108, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 692 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.70ns)   --->   "%icmp_ln125_433 = icmp_eq  i5 %tmp_429, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 693 'icmp' 'icmp_ln125_433' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_108, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 694 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.70ns)   --->   "%icmp_ln125_434 = icmp_eq  i6 %tmp_430, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 695 'icmp' 'icmp_ln125_434' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.70ns)   --->   "%icmp_ln125_435 = icmp_eq  i6 %tmp_430, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 696 'icmp' 'icmp_ln125_435' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_109)   --->   "%sub_ln126_109 = sub i14 %sext_ln126_214, i14 %sext_ln126_206" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 697 'sub' 'sub_ln126_109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_109)   --->   "%sext_ln126_221 = sext i14 %sub_ln126_109" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 698 'sext' 'sext_ln126_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_109 = mul i28 %sext_ln126_221, i28 %sext_ln126_221" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 699 'mul' 'mul_ln126_109' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln125_109 = trunc i28 %mul_ln126_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 700 'trunc' 'trunc_ln125_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.70ns)   --->   "%icmp_ln125_436 = icmp_ne  i8 %trunc_ln125_109, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 701 'icmp' 'icmp_ln125_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln126_224 = sext i13 %query_56_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 702 'sext' 'sext_ln126_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln126_225 = sext i13 %key_56_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 703 'sext' 'sext_ln126_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_112)   --->   "%sub_ln126_112 = sub i14 %sext_ln126_224, i14 %sext_ln126_225" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 704 'sub' 'sub_ln126_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_112)   --->   "%sext_ln126_226 = sext i14 %sub_ln126_112" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 705 'sext' 'sext_ln126_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_112 = mul i28 %sext_ln126_226, i28 %sext_ln126_226" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 706 'mul' 'mul_ln126_112' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_112, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 707 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln125_112 = trunc i28 %mul_ln126_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 708 'trunc' 'trunc_ln125_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.70ns)   --->   "%icmp_ln125_448 = icmp_ne  i8 %trunc_ln125_112, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 709 'icmp' 'icmp_ln125_448' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_112, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 710 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.70ns)   --->   "%icmp_ln125_449 = icmp_eq  i5 %tmp_445, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 711 'icmp' 'icmp_ln125_449' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_112, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 712 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.70ns)   --->   "%icmp_ln125_450 = icmp_eq  i6 %tmp_446, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 713 'icmp' 'icmp_ln125_450' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.70ns)   --->   "%icmp_ln125_451 = icmp_eq  i6 %tmp_446, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 714 'icmp' 'icmp_ln125_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln126_227 = sext i13 %query_57_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 715 'sext' 'sext_ln126_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln126_228 = sext i13 %key_57_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 716 'sext' 'sext_ln126_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_113)   --->   "%sub_ln126_113 = sub i14 %sext_ln126_227, i14 %sext_ln126_228" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 717 'sub' 'sub_ln126_113' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_113)   --->   "%sext_ln126_229 = sext i14 %sub_ln126_113" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 718 'sext' 'sext_ln126_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_113 = mul i28 %sext_ln126_229, i28 %sext_ln126_229" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 719 'mul' 'mul_ln126_113' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln125_113 = trunc i28 %mul_ln126_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 720 'trunc' 'trunc_ln125_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.70ns)   --->   "%icmp_ln125_452 = icmp_ne  i8 %trunc_ln125_113, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 721 'icmp' 'icmp_ln125_452' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln126_236 = sext i13 %key_60_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 722 'sext' 'sext_ln126_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_116)   --->   "%sub_ln126_116 = sub i14 %sext_ln126_224, i14 %sext_ln126_236" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 723 'sub' 'sub_ln126_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 724 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_116)   --->   "%sext_ln126_237 = sext i14 %sub_ln126_116" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 724 'sext' 'sext_ln126_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_116 = mul i28 %sext_ln126_237, i28 %sext_ln126_237" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 725 'mul' 'mul_ln126_116' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_1302 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_116, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 726 'bitselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln125_116 = trunc i28 %mul_ln126_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 727 'trunc' 'trunc_ln125_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.70ns)   --->   "%icmp_ln125_464 = icmp_ne  i8 %trunc_ln125_116, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 728 'icmp' 'icmp_ln125_464' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_116, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 729 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.70ns)   --->   "%icmp_ln125_465 = icmp_eq  i5 %tmp_461, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 730 'icmp' 'icmp_ln125_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_116, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 731 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.70ns)   --->   "%icmp_ln125_466 = icmp_eq  i6 %tmp_462, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 732 'icmp' 'icmp_ln125_466' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.70ns)   --->   "%icmp_ln125_467 = icmp_eq  i6 %tmp_462, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 733 'icmp' 'icmp_ln125_467' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln126_238 = sext i13 %key_61_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 734 'sext' 'sext_ln126_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_117)   --->   "%sub_ln126_117 = sub i14 %sext_ln126_227, i14 %sext_ln126_238" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 735 'sub' 'sub_ln126_117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 736 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_117)   --->   "%sext_ln126_239 = sext i14 %sub_ln126_117" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 736 'sext' 'sext_ln126_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_117 = mul i28 %sext_ln126_239, i28 %sext_ln126_239" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 737 'mul' 'mul_ln126_117' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln125_117 = trunc i28 %mul_ln126_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 738 'trunc' 'trunc_ln125_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.70ns)   --->   "%icmp_ln125_468 = icmp_ne  i8 %trunc_ln125_117, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 739 'icmp' 'icmp_ln125_468' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln126_244 = sext i13 %query_60_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 740 'sext' 'sext_ln126_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_120)   --->   "%sub_ln126_120 = sub i14 %sext_ln126_244, i14 %sext_ln126_225" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 741 'sub' 'sub_ln126_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 742 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_120)   --->   "%sext_ln126_245 = sext i14 %sub_ln126_120" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 742 'sext' 'sext_ln126_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_120 = mul i28 %sext_ln126_245, i28 %sext_ln126_245" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 743 'mul' 'mul_ln126_120' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_120, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 744 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln125_120 = trunc i28 %mul_ln126_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 745 'trunc' 'trunc_ln125_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.70ns)   --->   "%icmp_ln125_480 = icmp_ne  i8 %trunc_ln125_120, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 746 'icmp' 'icmp_ln125_480' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_120, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 747 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.70ns)   --->   "%icmp_ln125_481 = icmp_eq  i5 %tmp_477, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 748 'icmp' 'icmp_ln125_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_120, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 749 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.70ns)   --->   "%icmp_ln125_482 = icmp_eq  i6 %tmp_478, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 750 'icmp' 'icmp_ln125_482' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.70ns)   --->   "%icmp_ln125_483 = icmp_eq  i6 %tmp_478, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 751 'icmp' 'icmp_ln125_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln126_246 = sext i13 %query_61_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 752 'sext' 'sext_ln126_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_121)   --->   "%sub_ln126_121 = sub i14 %sext_ln126_246, i14 %sext_ln126_228" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 753 'sub' 'sub_ln126_121' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_121)   --->   "%sext_ln126_247 = sext i14 %sub_ln126_121" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 754 'sext' 'sext_ln126_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_121 = mul i28 %sext_ln126_247, i28 %sext_ln126_247" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 755 'mul' 'mul_ln126_121' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln125_121 = trunc i28 %mul_ln126_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 756 'trunc' 'trunc_ln125_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.70ns)   --->   "%icmp_ln125_484 = icmp_ne  i8 %trunc_ln125_121, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 757 'icmp' 'icmp_ln125_484' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_124)   --->   "%sub_ln126_124 = sub i14 %sext_ln126_244, i14 %sext_ln126_236" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 758 'sub' 'sub_ln126_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_124)   --->   "%sext_ln126_252 = sext i14 %sub_ln126_124" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 759 'sext' 'sext_ln126_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_124 = mul i28 %sext_ln126_252, i28 %sext_ln126_252" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 760 'mul' 'mul_ln126_124' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_1362 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_124, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 761 'bitselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln125_124 = trunc i28 %mul_ln126_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 762 'trunc' 'trunc_ln125_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.70ns)   --->   "%icmp_ln125_496 = icmp_ne  i8 %trunc_ln125_124, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 763 'icmp' 'icmp_ln125_496' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_124, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 764 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.70ns)   --->   "%icmp_ln125_497 = icmp_eq  i5 %tmp_493, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 765 'icmp' 'icmp_ln125_497' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_124, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 766 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.70ns)   --->   "%icmp_ln125_498 = icmp_eq  i6 %tmp_494, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 767 'icmp' 'icmp_ln125_498' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.70ns)   --->   "%icmp_ln125_499 = icmp_eq  i6 %tmp_494, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 768 'icmp' 'icmp_ln125_499' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_125)   --->   "%sub_ln126_125 = sub i14 %sext_ln126_246, i14 %sext_ln126_238" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 769 'sub' 'sub_ln126_125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_125)   --->   "%sext_ln126_253 = sext i14 %sub_ln126_125" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 770 'sext' 'sext_ln126_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_125 = mul i28 %sext_ln126_253, i28 %sext_ln126_253" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 771 'mul' 'mul_ln126_125' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln125_125 = trunc i28 %mul_ln126_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 772 'trunc' 'trunc_ln125_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln125_500 = icmp_ne  i8 %trunc_ln125_125, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 773 'icmp' 'icmp_ln125_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln126_256 = sext i13 %query_64_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 774 'sext' 'sext_ln126_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln126_257 = sext i13 %key_64_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 775 'sext' 'sext_ln126_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_128)   --->   "%sub_ln126_128 = sub i14 %sext_ln126_256, i14 %sext_ln126_257" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 776 'sub' 'sub_ln126_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_128)   --->   "%sext_ln126_258 = sext i14 %sub_ln126_128" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 777 'sext' 'sext_ln126_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_128 = mul i28 %sext_ln126_258, i28 %sext_ln126_258" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 778 'mul' 'mul_ln126_128' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_1392 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_128, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 779 'bitselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln125_128 = trunc i28 %mul_ln126_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 780 'trunc' 'trunc_ln125_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.70ns)   --->   "%icmp_ln125_512 = icmp_ne  i8 %trunc_ln125_128, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 781 'icmp' 'icmp_ln125_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_128, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 782 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.70ns)   --->   "%icmp_ln125_513 = icmp_eq  i5 %tmp_509, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 783 'icmp' 'icmp_ln125_513' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_128, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 784 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.70ns)   --->   "%icmp_ln125_514 = icmp_eq  i6 %tmp_510, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 785 'icmp' 'icmp_ln125_514' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.70ns)   --->   "%icmp_ln125_515 = icmp_eq  i6 %tmp_510, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 786 'icmp' 'icmp_ln125_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln126_259 = sext i13 %query_65_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 787 'sext' 'sext_ln126_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln126_260 = sext i13 %key_65_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 788 'sext' 'sext_ln126_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_129)   --->   "%sub_ln126_129 = sub i14 %sext_ln126_259, i14 %sext_ln126_260" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 789 'sub' 'sub_ln126_129' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_129)   --->   "%sext_ln126_261 = sext i14 %sub_ln126_129" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 790 'sext' 'sext_ln126_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_129 = mul i28 %sext_ln126_261, i28 %sext_ln126_261" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 791 'mul' 'mul_ln126_129' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln125_129 = trunc i28 %mul_ln126_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 792 'trunc' 'trunc_ln125_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.70ns)   --->   "%icmp_ln125_516 = icmp_ne  i8 %trunc_ln125_129, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 793 'icmp' 'icmp_ln125_516' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln126_268 = sext i13 %key_68_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 794 'sext' 'sext_ln126_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_132)   --->   "%sub_ln126_132 = sub i14 %sext_ln126_256, i14 %sext_ln126_268" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 795 'sub' 'sub_ln126_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 796 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_132)   --->   "%sext_ln126_269 = sext i14 %sub_ln126_132" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 796 'sext' 'sext_ln126_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_132 = mul i28 %sext_ln126_269, i28 %sext_ln126_269" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 797 'mul' 'mul_ln126_132' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_132, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 798 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln125_132 = trunc i28 %mul_ln126_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 799 'trunc' 'trunc_ln125_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.70ns)   --->   "%icmp_ln125_528 = icmp_ne  i8 %trunc_ln125_132, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 800 'icmp' 'icmp_ln125_528' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_132, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 801 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.70ns)   --->   "%icmp_ln125_529 = icmp_eq  i5 %tmp_525, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 802 'icmp' 'icmp_ln125_529' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_132, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 803 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.70ns)   --->   "%icmp_ln125_530 = icmp_eq  i6 %tmp_526, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 804 'icmp' 'icmp_ln125_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.70ns)   --->   "%icmp_ln125_531 = icmp_eq  i6 %tmp_526, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 805 'icmp' 'icmp_ln125_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln126_270 = sext i13 %key_69_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 806 'sext' 'sext_ln126_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_133)   --->   "%sub_ln126_133 = sub i14 %sext_ln126_259, i14 %sext_ln126_270" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 807 'sub' 'sub_ln126_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 808 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_133)   --->   "%sext_ln126_271 = sext i14 %sub_ln126_133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 808 'sext' 'sext_ln126_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_133 = mul i28 %sext_ln126_271, i28 %sext_ln126_271" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 809 'mul' 'mul_ln126_133' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln125_133 = trunc i28 %mul_ln126_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 810 'trunc' 'trunc_ln125_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln125_532 = icmp_ne  i8 %trunc_ln125_133, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 811 'icmp' 'icmp_ln125_532' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln126_276 = sext i13 %query_68_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 812 'sext' 'sext_ln126_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_136)   --->   "%sub_ln126_136 = sub i14 %sext_ln126_276, i14 %sext_ln126_257" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 813 'sub' 'sub_ln126_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 814 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_136)   --->   "%sext_ln126_277 = sext i14 %sub_ln126_136" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 814 'sext' 'sext_ln126_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_136 = mul i28 %sext_ln126_277, i28 %sext_ln126_277" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 815 'mul' 'mul_ln126_136' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_1452 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_136, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 816 'bitselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln125_136 = trunc i28 %mul_ln126_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 817 'trunc' 'trunc_ln125_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.70ns)   --->   "%icmp_ln125_544 = icmp_ne  i8 %trunc_ln125_136, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 818 'icmp' 'icmp_ln125_544' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_136, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 819 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.70ns)   --->   "%icmp_ln125_545 = icmp_eq  i5 %tmp_541, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 820 'icmp' 'icmp_ln125_545' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_136, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 821 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.70ns)   --->   "%icmp_ln125_546 = icmp_eq  i6 %tmp_542, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 822 'icmp' 'icmp_ln125_546' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.70ns)   --->   "%icmp_ln125_547 = icmp_eq  i6 %tmp_542, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 823 'icmp' 'icmp_ln125_547' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln126_278 = sext i13 %query_69_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 824 'sext' 'sext_ln126_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_137)   --->   "%sub_ln126_137 = sub i14 %sext_ln126_278, i14 %sext_ln126_260" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 825 'sub' 'sub_ln126_137' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 826 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_137)   --->   "%sext_ln126_279 = sext i14 %sub_ln126_137" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 826 'sext' 'sext_ln126_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_137 = mul i28 %sext_ln126_279, i28 %sext_ln126_279" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 827 'mul' 'mul_ln126_137' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln125_137 = trunc i28 %mul_ln126_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 828 'trunc' 'trunc_ln125_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.70ns)   --->   "%icmp_ln125_548 = icmp_ne  i8 %trunc_ln125_137, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 829 'icmp' 'icmp_ln125_548' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_140)   --->   "%sub_ln126_140 = sub i14 %sext_ln126_276, i14 %sext_ln126_268" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 830 'sub' 'sub_ln126_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 831 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_140)   --->   "%sext_ln126_284 = sext i14 %sub_ln126_140" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 831 'sext' 'sext_ln126_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_140 = mul i28 %sext_ln126_284, i28 %sext_ln126_284" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 832 'mul' 'mul_ln126_140' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_140, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 833 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln125_140 = trunc i28 %mul_ln126_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 834 'trunc' 'trunc_ln125_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.70ns)   --->   "%icmp_ln125_560 = icmp_ne  i8 %trunc_ln125_140, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 835 'icmp' 'icmp_ln125_560' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_140, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 836 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.70ns)   --->   "%icmp_ln125_561 = icmp_eq  i5 %tmp_557, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 837 'icmp' 'icmp_ln125_561' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_140, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 838 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.70ns)   --->   "%icmp_ln125_562 = icmp_eq  i6 %tmp_558, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 839 'icmp' 'icmp_ln125_562' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.70ns)   --->   "%icmp_ln125_563 = icmp_eq  i6 %tmp_558, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 840 'icmp' 'icmp_ln125_563' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_141)   --->   "%sub_ln126_141 = sub i14 %sext_ln126_278, i14 %sext_ln126_270" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 841 'sub' 'sub_ln126_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_141)   --->   "%sext_ln126_285 = sext i14 %sub_ln126_141" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 842 'sext' 'sext_ln126_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_141 = mul i28 %sext_ln126_285, i28 %sext_ln126_285" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 843 'mul' 'mul_ln126_141' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln125_141 = trunc i28 %mul_ln126_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 844 'trunc' 'trunc_ln125_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.70ns)   --->   "%icmp_ln125_564 = icmp_ne  i8 %trunc_ln125_141, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 845 'icmp' 'icmp_ln125_564' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln126_288 = sext i13 %query_72_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 846 'sext' 'sext_ln126_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln126_289 = sext i13 %key_72_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 847 'sext' 'sext_ln126_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_144)   --->   "%sub_ln126_144 = sub i14 %sext_ln126_288, i14 %sext_ln126_289" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 848 'sub' 'sub_ln126_144' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 849 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_144)   --->   "%sext_ln126_290 = sext i14 %sub_ln126_144" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 849 'sext' 'sext_ln126_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_144 = mul i28 %sext_ln126_290, i28 %sext_ln126_290" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 850 'mul' 'mul_ln126_144' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_144, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 851 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln125_144 = trunc i28 %mul_ln126_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 852 'trunc' 'trunc_ln125_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.70ns)   --->   "%icmp_ln125_576 = icmp_ne  i8 %trunc_ln125_144, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 853 'icmp' 'icmp_ln125_576' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_144, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 854 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.70ns)   --->   "%icmp_ln125_577 = icmp_eq  i5 %tmp_573, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 855 'icmp' 'icmp_ln125_577' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_144, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 856 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.70ns)   --->   "%icmp_ln125_578 = icmp_eq  i6 %tmp_574, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 857 'icmp' 'icmp_ln125_578' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.70ns)   --->   "%icmp_ln125_579 = icmp_eq  i6 %tmp_574, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 858 'icmp' 'icmp_ln125_579' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln126_291 = sext i13 %query_73_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 859 'sext' 'sext_ln126_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln126_292 = sext i13 %key_73_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 860 'sext' 'sext_ln126_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_145)   --->   "%sub_ln126_145 = sub i14 %sext_ln126_291, i14 %sext_ln126_292" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 861 'sub' 'sub_ln126_145' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 862 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_145)   --->   "%sext_ln126_293 = sext i14 %sub_ln126_145" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 862 'sext' 'sext_ln126_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_145 = mul i28 %sext_ln126_293, i28 %sext_ln126_293" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 863 'mul' 'mul_ln126_145' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln125_145 = trunc i28 %mul_ln126_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 864 'trunc' 'trunc_ln125_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.70ns)   --->   "%icmp_ln125_580 = icmp_ne  i8 %trunc_ln125_145, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 865 'icmp' 'icmp_ln125_580' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln126_300 = sext i13 %key_76_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 866 'sext' 'sext_ln126_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_148)   --->   "%sub_ln126_148 = sub i14 %sext_ln126_288, i14 %sext_ln126_300" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 867 'sub' 'sub_ln126_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 868 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_148)   --->   "%sext_ln126_301 = sext i14 %sub_ln126_148" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 868 'sext' 'sext_ln126_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_148 = mul i28 %sext_ln126_301, i28 %sext_ln126_301" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 869 'mul' 'mul_ln126_148' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_148, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 870 'bitselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln125_148 = trunc i28 %mul_ln126_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 871 'trunc' 'trunc_ln125_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.70ns)   --->   "%icmp_ln125_592 = icmp_ne  i8 %trunc_ln125_148, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 872 'icmp' 'icmp_ln125_592' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_148, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 873 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.70ns)   --->   "%icmp_ln125_593 = icmp_eq  i5 %tmp_589, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 874 'icmp' 'icmp_ln125_593' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_148, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 875 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln125_594 = icmp_eq  i6 %tmp_590, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 876 'icmp' 'icmp_ln125_594' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.70ns)   --->   "%icmp_ln125_595 = icmp_eq  i6 %tmp_590, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 877 'icmp' 'icmp_ln125_595' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln126_302 = sext i13 %key_77_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 878 'sext' 'sext_ln126_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_149)   --->   "%sub_ln126_149 = sub i14 %sext_ln126_291, i14 %sext_ln126_302" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 879 'sub' 'sub_ln126_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 880 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_149)   --->   "%sext_ln126_303 = sext i14 %sub_ln126_149" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 880 'sext' 'sext_ln126_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_149 = mul i28 %sext_ln126_303, i28 %sext_ln126_303" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 881 'mul' 'mul_ln126_149' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln125_149 = trunc i28 %mul_ln126_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 882 'trunc' 'trunc_ln125_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.70ns)   --->   "%icmp_ln125_596 = icmp_ne  i8 %trunc_ln125_149, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 883 'icmp' 'icmp_ln125_596' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln126_308 = sext i13 %query_76_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 884 'sext' 'sext_ln126_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_152)   --->   "%sub_ln126_152 = sub i14 %sext_ln126_308, i14 %sext_ln126_289" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 885 'sub' 'sub_ln126_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 886 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_152)   --->   "%sext_ln126_309 = sext i14 %sub_ln126_152" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 886 'sext' 'sext_ln126_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_152 = mul i28 %sext_ln126_309, i28 %sext_ln126_309" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 887 'mul' 'mul_ln126_152' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_152, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 888 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln125_152 = trunc i28 %mul_ln126_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 889 'trunc' 'trunc_ln125_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.70ns)   --->   "%icmp_ln125_608 = icmp_ne  i8 %trunc_ln125_152, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 890 'icmp' 'icmp_ln125_608' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_152, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 891 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.70ns)   --->   "%icmp_ln125_609 = icmp_eq  i5 %tmp_605, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 892 'icmp' 'icmp_ln125_609' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_606 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_152, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 893 'partselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.70ns)   --->   "%icmp_ln125_610 = icmp_eq  i6 %tmp_606, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 894 'icmp' 'icmp_ln125_610' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.70ns)   --->   "%icmp_ln125_611 = icmp_eq  i6 %tmp_606, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 895 'icmp' 'icmp_ln125_611' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln126_310 = sext i13 %query_77_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 896 'sext' 'sext_ln126_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_153)   --->   "%sub_ln126_153 = sub i14 %sext_ln126_310, i14 %sext_ln126_292" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 897 'sub' 'sub_ln126_153' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 898 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_153)   --->   "%sext_ln126_311 = sext i14 %sub_ln126_153" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 898 'sext' 'sext_ln126_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_153 = mul i28 %sext_ln126_311, i28 %sext_ln126_311" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 899 'mul' 'mul_ln126_153' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln125_153 = trunc i28 %mul_ln126_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 900 'trunc' 'trunc_ln125_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.70ns)   --->   "%icmp_ln125_612 = icmp_ne  i8 %trunc_ln125_153, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 901 'icmp' 'icmp_ln125_612' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_156)   --->   "%sub_ln126_156 = sub i14 %sext_ln126_308, i14 %sext_ln126_300" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 902 'sub' 'sub_ln126_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_156)   --->   "%sext_ln126_316 = sext i14 %sub_ln126_156" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 903 'sext' 'sext_ln126_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_156 = mul i28 %sext_ln126_316, i28 %sext_ln126_316" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 904 'mul' 'mul_ln126_156' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_156, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 905 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln125_156 = trunc i28 %mul_ln126_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 906 'trunc' 'trunc_ln125_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.70ns)   --->   "%icmp_ln125_624 = icmp_ne  i8 %trunc_ln125_156, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 907 'icmp' 'icmp_ln125_624' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_156, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 908 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.70ns)   --->   "%icmp_ln125_625 = icmp_eq  i5 %tmp_621, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 909 'icmp' 'icmp_ln125_625' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_622 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_156, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 910 'partselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.70ns)   --->   "%icmp_ln125_626 = icmp_eq  i6 %tmp_622, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 911 'icmp' 'icmp_ln125_626' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.70ns)   --->   "%icmp_ln125_627 = icmp_eq  i6 %tmp_622, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 912 'icmp' 'icmp_ln125_627' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_157)   --->   "%sub_ln126_157 = sub i14 %sext_ln126_310, i14 %sext_ln126_302" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 913 'sub' 'sub_ln126_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 914 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_157)   --->   "%sext_ln126_317 = sext i14 %sub_ln126_157" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 914 'sext' 'sext_ln126_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_157 = mul i28 %sext_ln126_317, i28 %sext_ln126_317" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 915 'mul' 'mul_ln126_157' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln125_157 = trunc i28 %mul_ln126_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 916 'trunc' 'trunc_ln125_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.70ns)   --->   "%icmp_ln125_628 = icmp_ne  i8 %trunc_ln125_157, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 917 'icmp' 'icmp_ln125_628' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln126_320 = sext i13 %query_80_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 918 'sext' 'sext_ln126_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln126_321 = sext i13 %key_80_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 919 'sext' 'sext_ln126_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_160)   --->   "%sub_ln126_160 = sub i14 %sext_ln126_320, i14 %sext_ln126_321" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 920 'sub' 'sub_ln126_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 921 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_160)   --->   "%sext_ln126_322 = sext i14 %sub_ln126_160" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 921 'sext' 'sext_ln126_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_160 = mul i28 %sext_ln126_322, i28 %sext_ln126_322" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 922 'mul' 'mul_ln126_160' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_160, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 923 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln125_160 = trunc i28 %mul_ln126_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 924 'trunc' 'trunc_ln125_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.70ns)   --->   "%icmp_ln125_640 = icmp_ne  i8 %trunc_ln125_160, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 925 'icmp' 'icmp_ln125_640' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_160, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 926 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.70ns)   --->   "%icmp_ln125_641 = icmp_eq  i5 %tmp_637, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 927 'icmp' 'icmp_ln125_641' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_160, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 928 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.70ns)   --->   "%icmp_ln125_642 = icmp_eq  i6 %tmp_638, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 929 'icmp' 'icmp_ln125_642' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.70ns)   --->   "%icmp_ln125_643 = icmp_eq  i6 %tmp_638, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 930 'icmp' 'icmp_ln125_643' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln126_323 = sext i13 %query_81_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 931 'sext' 'sext_ln126_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln126_324 = sext i13 %key_81_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 932 'sext' 'sext_ln126_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_161)   --->   "%sub_ln126_161 = sub i14 %sext_ln126_323, i14 %sext_ln126_324" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 933 'sub' 'sub_ln126_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 934 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_161)   --->   "%sext_ln126_325 = sext i14 %sub_ln126_161" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 934 'sext' 'sext_ln126_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_161 = mul i28 %sext_ln126_325, i28 %sext_ln126_325" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 935 'mul' 'mul_ln126_161' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln125_161 = trunc i28 %mul_ln126_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 936 'trunc' 'trunc_ln125_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.70ns)   --->   "%icmp_ln125_644 = icmp_ne  i8 %trunc_ln125_161, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 937 'icmp' 'icmp_ln125_644' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln126_332 = sext i13 %key_84_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 938 'sext' 'sext_ln126_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_164)   --->   "%sub_ln126_164 = sub i14 %sext_ln126_320, i14 %sext_ln126_332" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 939 'sub' 'sub_ln126_164' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 940 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_164)   --->   "%sext_ln126_333 = sext i14 %sub_ln126_164" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 940 'sext' 'sext_ln126_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_164 = mul i28 %sext_ln126_333, i28 %sext_ln126_333" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 941 'mul' 'mul_ln126_164' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_164, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 942 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln125_164 = trunc i28 %mul_ln126_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 943 'trunc' 'trunc_ln125_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.70ns)   --->   "%icmp_ln125_656 = icmp_ne  i8 %trunc_ln125_164, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 944 'icmp' 'icmp_ln125_656' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_164, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 945 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.70ns)   --->   "%icmp_ln125_657 = icmp_eq  i5 %tmp_653, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 946 'icmp' 'icmp_ln125_657' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_654 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_164, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 947 'partselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.70ns)   --->   "%icmp_ln125_658 = icmp_eq  i6 %tmp_654, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 948 'icmp' 'icmp_ln125_658' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.70ns)   --->   "%icmp_ln125_659 = icmp_eq  i6 %tmp_654, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 949 'icmp' 'icmp_ln125_659' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln126_334 = sext i13 %key_85_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 950 'sext' 'sext_ln126_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_165)   --->   "%sub_ln126_165 = sub i14 %sext_ln126_323, i14 %sext_ln126_334" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 951 'sub' 'sub_ln126_165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 952 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_165)   --->   "%sext_ln126_335 = sext i14 %sub_ln126_165" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 952 'sext' 'sext_ln126_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_165 = mul i28 %sext_ln126_335, i28 %sext_ln126_335" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 953 'mul' 'mul_ln126_165' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln125_165 = trunc i28 %mul_ln126_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 954 'trunc' 'trunc_ln125_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.70ns)   --->   "%icmp_ln125_660 = icmp_ne  i8 %trunc_ln125_165, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 955 'icmp' 'icmp_ln125_660' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln126_340 = sext i13 %query_84_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 956 'sext' 'sext_ln126_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_168)   --->   "%sub_ln126_168 = sub i14 %sext_ln126_340, i14 %sext_ln126_321" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 957 'sub' 'sub_ln126_168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 958 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_168)   --->   "%sext_ln126_341 = sext i14 %sub_ln126_168" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 958 'sext' 'sext_ln126_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_168 = mul i28 %sext_ln126_341, i28 %sext_ln126_341" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 959 'mul' 'mul_ln126_168' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_168, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 960 'bitselect' 'tmp_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln125_168 = trunc i28 %mul_ln126_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 961 'trunc' 'trunc_ln125_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.70ns)   --->   "%icmp_ln125_672 = icmp_ne  i8 %trunc_ln125_168, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 962 'icmp' 'icmp_ln125_672' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_168, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 963 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.70ns)   --->   "%icmp_ln125_673 = icmp_eq  i5 %tmp_669, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 964 'icmp' 'icmp_ln125_673' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_670 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_168, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 965 'partselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.70ns)   --->   "%icmp_ln125_674 = icmp_eq  i6 %tmp_670, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 966 'icmp' 'icmp_ln125_674' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.70ns)   --->   "%icmp_ln125_675 = icmp_eq  i6 %tmp_670, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 967 'icmp' 'icmp_ln125_675' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln126_342 = sext i13 %query_85_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 968 'sext' 'sext_ln126_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_169)   --->   "%sub_ln126_169 = sub i14 %sext_ln126_342, i14 %sext_ln126_324" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 969 'sub' 'sub_ln126_169' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 970 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_169)   --->   "%sext_ln126_343 = sext i14 %sub_ln126_169" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 970 'sext' 'sext_ln126_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_169 = mul i28 %sext_ln126_343, i28 %sext_ln126_343" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 971 'mul' 'mul_ln126_169' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln125_169 = trunc i28 %mul_ln126_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 972 'trunc' 'trunc_ln125_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.70ns)   --->   "%icmp_ln125_676 = icmp_ne  i8 %trunc_ln125_169, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 973 'icmp' 'icmp_ln125_676' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_172)   --->   "%sub_ln126_172 = sub i14 %sext_ln126_340, i14 %sext_ln126_332" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 974 'sub' 'sub_ln126_172' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_172)   --->   "%sext_ln126_348 = sext i14 %sub_ln126_172" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 975 'sext' 'sext_ln126_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_172 = mul i28 %sext_ln126_348, i28 %sext_ln126_348" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 976 'mul' 'mul_ln126_172' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_172, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 977 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln125_172 = trunc i28 %mul_ln126_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 978 'trunc' 'trunc_ln125_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.70ns)   --->   "%icmp_ln125_688 = icmp_ne  i8 %trunc_ln125_172, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 979 'icmp' 'icmp_ln125_688' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_172, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 980 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.70ns)   --->   "%icmp_ln125_689 = icmp_eq  i5 %tmp_685, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 981 'icmp' 'icmp_ln125_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_172, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 982 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.70ns)   --->   "%icmp_ln125_690 = icmp_eq  i6 %tmp_686, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 983 'icmp' 'icmp_ln125_690' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.70ns)   --->   "%icmp_ln125_691 = icmp_eq  i6 %tmp_686, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 984 'icmp' 'icmp_ln125_691' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_173)   --->   "%sub_ln126_173 = sub i14 %sext_ln126_342, i14 %sext_ln126_334" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 985 'sub' 'sub_ln126_173' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_173)   --->   "%sext_ln126_349 = sext i14 %sub_ln126_173" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 986 'sext' 'sext_ln126_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_173 = mul i28 %sext_ln126_349, i28 %sext_ln126_349" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 987 'mul' 'mul_ln126_173' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln125_173 = trunc i28 %mul_ln126_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 988 'trunc' 'trunc_ln125_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.70ns)   --->   "%icmp_ln125_692 = icmp_ne  i8 %trunc_ln125_173, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 989 'icmp' 'icmp_ln125_692' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln126_352 = sext i13 %query_88_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 990 'sext' 'sext_ln126_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln126_353 = sext i13 %key_88_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 991 'sext' 'sext_ln126_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_176)   --->   "%sub_ln126_176 = sub i14 %sext_ln126_352, i14 %sext_ln126_353" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 992 'sub' 'sub_ln126_176' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 993 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_176)   --->   "%sext_ln126_354 = sext i14 %sub_ln126_176" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 993 'sext' 'sext_ln126_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_176 = mul i28 %sext_ln126_354, i28 %sext_ln126_354" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 994 'mul' 'mul_ln126_176' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_1752 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_176, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 995 'bitselect' 'tmp_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln125_176 = trunc i28 %mul_ln126_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 996 'trunc' 'trunc_ln125_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.70ns)   --->   "%icmp_ln125_704 = icmp_ne  i8 %trunc_ln125_176, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 997 'icmp' 'icmp_ln125_704' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_176, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 998 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.70ns)   --->   "%icmp_ln125_705 = icmp_eq  i5 %tmp_701, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 999 'icmp' 'icmp_ln125_705' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_702 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_176, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1000 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.70ns)   --->   "%icmp_ln125_706 = icmp_eq  i6 %tmp_702, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1001 'icmp' 'icmp_ln125_706' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.70ns)   --->   "%icmp_ln125_707 = icmp_eq  i6 %tmp_702, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1002 'icmp' 'icmp_ln125_707' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln126_355 = sext i13 %query_89_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1003 'sext' 'sext_ln126_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln126_356 = sext i13 %key_89_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1004 'sext' 'sext_ln126_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_177)   --->   "%sub_ln126_177 = sub i14 %sext_ln126_355, i14 %sext_ln126_356" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1005 'sub' 'sub_ln126_177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1006 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_177)   --->   "%sext_ln126_357 = sext i14 %sub_ln126_177" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1006 'sext' 'sext_ln126_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_177 = mul i28 %sext_ln126_357, i28 %sext_ln126_357" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1007 'mul' 'mul_ln126_177' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln125_177 = trunc i28 %mul_ln126_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1008 'trunc' 'trunc_ln125_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.70ns)   --->   "%icmp_ln125_708 = icmp_ne  i8 %trunc_ln125_177, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1009 'icmp' 'icmp_ln125_708' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln126_364 = sext i13 %key_92_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1010 'sext' 'sext_ln126_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_180)   --->   "%sub_ln126_180 = sub i14 %sext_ln126_352, i14 %sext_ln126_364" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1011 'sub' 'sub_ln126_180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1012 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_180)   --->   "%sext_ln126_365 = sext i14 %sub_ln126_180" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1012 'sext' 'sext_ln126_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_180 = mul i28 %sext_ln126_365, i28 %sext_ln126_365" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1013 'mul' 'mul_ln126_180' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_180, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1014 'bitselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%trunc_ln125_180 = trunc i28 %mul_ln126_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1015 'trunc' 'trunc_ln125_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.70ns)   --->   "%icmp_ln125_720 = icmp_ne  i8 %trunc_ln125_180, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1016 'icmp' 'icmp_ln125_720' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_717 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_180, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1017 'partselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.70ns)   --->   "%icmp_ln125_721 = icmp_eq  i5 %tmp_717, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1018 'icmp' 'icmp_ln125_721' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_718 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_180, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1019 'partselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.70ns)   --->   "%icmp_ln125_722 = icmp_eq  i6 %tmp_718, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1020 'icmp' 'icmp_ln125_722' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.70ns)   --->   "%icmp_ln125_723 = icmp_eq  i6 %tmp_718, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1021 'icmp' 'icmp_ln125_723' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln126_366 = sext i13 %key_93_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1022 'sext' 'sext_ln126_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_181)   --->   "%sub_ln126_181 = sub i14 %sext_ln126_355, i14 %sext_ln126_366" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1023 'sub' 'sub_ln126_181' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1024 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_181)   --->   "%sext_ln126_367 = sext i14 %sub_ln126_181" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1024 'sext' 'sext_ln126_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_181 = mul i28 %sext_ln126_367, i28 %sext_ln126_367" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1025 'mul' 'mul_ln126_181' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln125_181 = trunc i28 %mul_ln126_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1026 'trunc' 'trunc_ln125_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.70ns)   --->   "%icmp_ln125_724 = icmp_ne  i8 %trunc_ln125_181, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1027 'icmp' 'icmp_ln125_724' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln126_372 = sext i13 %query_92_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1028 'sext' 'sext_ln126_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_184)   --->   "%sub_ln126_184 = sub i14 %sext_ln126_372, i14 %sext_ln126_353" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1029 'sub' 'sub_ln126_184' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1030 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_184)   --->   "%sext_ln126_373 = sext i14 %sub_ln126_184" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1030 'sext' 'sext_ln126_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_184 = mul i28 %sext_ln126_373, i28 %sext_ln126_373" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1031 'mul' 'mul_ln126_184' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_1812 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_184, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1032 'bitselect' 'tmp_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln125_184 = trunc i28 %mul_ln126_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1033 'trunc' 'trunc_ln125_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.70ns)   --->   "%icmp_ln125_736 = icmp_ne  i8 %trunc_ln125_184, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1034 'icmp' 'icmp_ln125_736' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_184, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1035 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.70ns)   --->   "%icmp_ln125_737 = icmp_eq  i5 %tmp_733, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1036 'icmp' 'icmp_ln125_737' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_184, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1037 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.70ns)   --->   "%icmp_ln125_738 = icmp_eq  i6 %tmp_734, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1038 'icmp' 'icmp_ln125_738' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.70ns)   --->   "%icmp_ln125_739 = icmp_eq  i6 %tmp_734, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1039 'icmp' 'icmp_ln125_739' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln126_374 = sext i13 %query_93_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1040 'sext' 'sext_ln126_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_185)   --->   "%sub_ln126_185 = sub i14 %sext_ln126_374, i14 %sext_ln126_356" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1041 'sub' 'sub_ln126_185' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1042 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_185)   --->   "%sext_ln126_375 = sext i14 %sub_ln126_185" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1042 'sext' 'sext_ln126_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_185 = mul i28 %sext_ln126_375, i28 %sext_ln126_375" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1043 'mul' 'mul_ln126_185' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln125_185 = trunc i28 %mul_ln126_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1044 'trunc' 'trunc_ln125_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.70ns)   --->   "%icmp_ln125_740 = icmp_ne  i8 %trunc_ln125_185, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1045 'icmp' 'icmp_ln125_740' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_188)   --->   "%sub_ln126_188 = sub i14 %sext_ln126_372, i14 %sext_ln126_364" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1046 'sub' 'sub_ln126_188' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1047 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_188)   --->   "%sext_ln126_380 = sext i14 %sub_ln126_188" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1047 'sext' 'sext_ln126_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_188 = mul i28 %sext_ln126_380, i28 %sext_ln126_380" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1048 'mul' 'mul_ln126_188' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_1842 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_188, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1049 'bitselect' 'tmp_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln125_188 = trunc i28 %mul_ln126_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1050 'trunc' 'trunc_ln125_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.70ns)   --->   "%icmp_ln125_752 = icmp_ne  i8 %trunc_ln125_188, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1051 'icmp' 'icmp_ln125_752' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_188, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1052 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.70ns)   --->   "%icmp_ln125_753 = icmp_eq  i5 %tmp_749, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1053 'icmp' 'icmp_ln125_753' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_188, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1054 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.70ns)   --->   "%icmp_ln125_754 = icmp_eq  i6 %tmp_750, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1055 'icmp' 'icmp_ln125_754' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.70ns)   --->   "%icmp_ln125_755 = icmp_eq  i6 %tmp_750, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1056 'icmp' 'icmp_ln125_755' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_189)   --->   "%sub_ln126_189 = sub i14 %sext_ln126_374, i14 %sext_ln126_366" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1057 'sub' 'sub_ln126_189' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_189)   --->   "%sext_ln126_381 = sext i14 %sub_ln126_189" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1058 'sext' 'sext_ln126_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_189 = mul i28 %sext_ln126_381, i28 %sext_ln126_381" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1059 'mul' 'mul_ln126_189' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln125_189 = trunc i28 %mul_ln126_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1060 'trunc' 'trunc_ln125_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.70ns)   --->   "%icmp_ln125_756 = icmp_ne  i8 %trunc_ln125_189, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1061 'icmp' 'icmp_ln125_756' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sum = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1062 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1063 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1064 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1065 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln125 = or i1 %tmp_5, i1 %icmp_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1066 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln125 = and i1 %or_ln125, i1 %tmp_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1067 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln125 = zext i1 %and_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1068 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_1 = add i13 %sum, i13 %zext_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1069 'add' 'sum_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1070 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%xor_ln125 = xor i1 %tmp_12, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1071 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1 = and i1 %tmp_11, i1 %xor_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1072 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%select_ln125 = select i1 %and_ln125_1, i1 %icmp_ln125_2, i1 %icmp_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1073 'select' 'select_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1074 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%xor_ln125_768 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1075 'xor' 'xor_ln125_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%and_ln125_2 = and i1 %icmp_ln125_1, i1 %xor_ln125_768" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1076 'and' 'and_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%select_ln125_1 = select i1 %and_ln125_1, i1 %and_ln125_2, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1077 'select' 'select_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_3 = and i1 %and_ln125_1, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1078 'and' 'and_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_1 = xor i1 %select_ln125, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1079 'xor' 'xor_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%or_ln125_1 = or i1 %tmp_12, i1 %xor_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1080 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1081 'xor' 'xor_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_4 = and i1 %or_ln125_1, i1 %xor_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1082 'and' 'and_ln125_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_5 = and i1 %tmp_12, i1 %select_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1083 'and' 'and_ln125_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%or_ln125_576 = or i1 %and_ln125_3, i1 %and_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1084 'or' 'or_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%xor_ln125_3 = xor i1 %or_ln125_576, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1085 'xor' 'xor_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_6 = and i1 %tmp, i1 %xor_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1086 'and' 'and_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_2 = or i1 %and_ln125_4, i1 %and_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1087 'or' 'or_ln125_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_2 = select i1 %and_ln125_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1088 'select' 'select_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_3 = select i1 %or_ln125_2, i13 %select_ln125_2, i13 %sum_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1089 'select' 'select_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_3, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1090 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%sext_ln125 = sext i22 %shl_ln" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1091 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125 = add i28 %sext_ln125, i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1092 'add' 'add_ln125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1093 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%sum_2 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1094 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1095 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1096 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1097 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln125_3 = or i1 %tmp_18, i1 %icmp_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1098 'or' 'or_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%and_ln125_7 = and i1 %or_ln125_3, i1 %tmp_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1099 'and' 'and_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%zext_ln125_1 = zext i1 %and_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1100 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_3 = add i13 %sum_2, i13 %zext_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1101 'add' 'sum_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_3, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1102 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%xor_ln125_4 = xor i1 %tmp_27, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1103 'xor' 'xor_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_8 = and i1 %tmp_24, i1 %xor_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1104 'and' 'and_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1105 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.70ns)   --->   "%icmp_ln125_5 = icmp_eq  i5 %tmp_3, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1106 'icmp' 'icmp_ln125_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1107 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.70ns)   --->   "%icmp_ln125_6 = icmp_eq  i6 %tmp_4, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1108 'icmp' 'icmp_ln125_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.70ns)   --->   "%icmp_ln125_7 = icmp_eq  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1109 'icmp' 'icmp_ln125_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%select_ln125_4 = select i1 %and_ln125_8, i1 %icmp_ln125_6, i1 %icmp_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1110 'select' 'select_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1111 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%xor_ln125_769 = xor i1 %tmp_28, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1112 'xor' 'xor_ln125_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%and_ln125_9 = and i1 %icmp_ln125_5, i1 %xor_ln125_769" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1113 'and' 'and_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%select_ln125_5 = select i1 %and_ln125_8, i1 %and_ln125_9, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1114 'select' 'select_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_10 = and i1 %and_ln125_8, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1115 'and' 'and_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_5 = xor i1 %select_ln125_4, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1116 'xor' 'xor_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%or_ln125_4 = or i1 %tmp_27, i1 %xor_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1117 'or' 'or_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_6 = xor i1 %tmp_16, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1118 'xor' 'xor_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_11 = and i1 %or_ln125_4, i1 %xor_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1119 'and' 'and_ln125_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_12 = and i1 %tmp_27, i1 %select_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1120 'and' 'and_ln125_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%or_ln125_577 = or i1 %and_ln125_10, i1 %and_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1121 'or' 'or_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%xor_ln125_7 = xor i1 %or_ln125_577, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1122 'xor' 'xor_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_13 = and i1 %tmp_16, i1 %xor_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1123 'and' 'and_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_5 = or i1 %and_ln125_11, i1 %and_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1124 'or' 'or_ln125_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln126_6 = sext i13 %query_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1125 'sext' 'sext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln126_7 = sext i13 %key_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1126 'sext' 'sext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sub_ln126_2 = sub i14 %sext_ln126_6, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1127 'sub' 'sub_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1128 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sext_ln126_8 = sext i14 %sub_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1128 'sext' 'sext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_2 = mul i28 %sext_ln126_8, i28 %sext_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1129 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1130 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.70ns)   --->   "%icmp_ln125_8 = icmp_ne  i8 %trunc_ln125_2, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1131 'icmp' 'icmp_ln125_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln126_9 = sext i13 %query_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1132 'sext' 'sext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln126_10 = sext i13 %key_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1133 'sext' 'sext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sub_ln126_3 = sub i14 %sext_ln126_9, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1134 'sub' 'sub_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1135 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sext_ln126_11 = sext i14 %sub_ln126_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1135 'sext' 'sext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_3 = mul i28 %sext_ln126_11, i28 %sext_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1136 'mul' 'mul_ln126_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1137 'trunc' 'trunc_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.70ns)   --->   "%icmp_ln125_12 = icmp_ne  i8 %trunc_ln125_3, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1138 'icmp' 'icmp_ln125_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%sum_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1139 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1140 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_4, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1141 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_4, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1142 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln125_12 = or i1 %tmp_75, i1 %icmp_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1143 'or' 'or_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%and_ln125_28 = and i1 %or_ln125_12, i1 %tmp_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1144 'and' 'and_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%zext_ln125_4 = zext i1 %and_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1145 'zext' 'zext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_11 = add i13 %sum_10, i13 %zext_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1146 'add' 'sum_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_11, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1147 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%xor_ln125_16 = xor i1 %tmp_80, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1148 'xor' 'xor_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_29 = and i1 %tmp_79, i1 %xor_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1149 'and' 'and_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%select_ln125_16 = select i1 %and_ln125_29, i1 %icmp_ln125_18, i1 %icmp_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1150 'select' 'select_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_4, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1151 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%xor_ln125_772 = xor i1 %tmp_82, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1152 'xor' 'xor_ln125_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%and_ln125_30 = and i1 %icmp_ln125_17, i1 %xor_ln125_772" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1153 'and' 'and_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%select_ln125_17 = select i1 %and_ln125_29, i1 %and_ln125_30, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1154 'select' 'select_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_31 = and i1 %and_ln125_29, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1155 'and' 'and_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_17 = xor i1 %select_ln125_16, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1156 'xor' 'xor_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%or_ln125_13 = or i1 %tmp_80, i1 %xor_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1157 'or' 'or_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_18 = xor i1 %tmp_72, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1158 'xor' 'xor_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_32 = and i1 %or_ln125_13, i1 %xor_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1159 'and' 'and_ln125_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_33 = and i1 %tmp_80, i1 %select_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1160 'and' 'and_ln125_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%or_ln125_580 = or i1 %and_ln125_31, i1 %and_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1161 'or' 'or_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%xor_ln125_19 = xor i1 %or_ln125_580, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1162 'xor' 'xor_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_34 = and i1 %tmp_72, i1 %xor_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1163 'and' 'and_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_14 = or i1 %and_ln125_32, i1 %and_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1164 'or' 'or_ln125_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_7)   --->   "%select_ln125_18 = select i1 %and_ln125_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1165 'select' 'select_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_7)   --->   "%select_ln125_19 = select i1 %or_ln125_14, i13 %select_ln125_18, i13 %sum_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1166 'select' 'select_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_7)   --->   "%shl_ln125_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_19, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1167 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_7)   --->   "%sext_ln125_3 = sext i22 %shl_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1168 'sext' 'sext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_7 = add i28 %sext_ln125_3, i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1169 'add' 'add_ln125_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_7, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1170 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%sum_12 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_7, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1171 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_7, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1172 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_7, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1173 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_7, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1174 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%or_ln125_15 = or i1 %tmp_88, i1 %icmp_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1175 'or' 'or_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%and_ln125_35 = and i1 %or_ln125_15, i1 %tmp_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1176 'and' 'and_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%zext_ln125_5 = zext i1 %and_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1177 'zext' 'zext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_13 = add i13 %sum_12, i13 %zext_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1178 'add' 'sum_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_13, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1179 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%xor_ln125_20 = xor i1 %tmp_95, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1180 'xor' 'xor_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_36 = and i1 %tmp_92, i1 %xor_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1181 'and' 'and_ln125_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_7, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1182 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.70ns)   --->   "%icmp_ln125_21 = icmp_eq  i5 %tmp_17, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1183 'icmp' 'icmp_ln125_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_7, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1184 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.70ns)   --->   "%icmp_ln125_22 = icmp_eq  i6 %tmp_19, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1185 'icmp' 'icmp_ln125_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.70ns)   --->   "%icmp_ln125_23 = icmp_eq  i6 %tmp_19, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1186 'icmp' 'icmp_ln125_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%select_ln125_20 = select i1 %and_ln125_36, i1 %icmp_ln125_22, i1 %icmp_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1187 'select' 'select_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_7, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1188 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%xor_ln125_773 = xor i1 %tmp_96, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1189 'xor' 'xor_ln125_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%and_ln125_37 = and i1 %icmp_ln125_21, i1 %xor_ln125_773" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1190 'and' 'and_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%select_ln125_21 = select i1 %and_ln125_36, i1 %and_ln125_37, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1191 'select' 'select_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_38 = and i1 %and_ln125_36, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1192 'and' 'and_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_21 = xor i1 %select_ln125_20, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1193 'xor' 'xor_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%or_ln125_16 = or i1 %tmp_95, i1 %xor_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1194 'or' 'or_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_22 = xor i1 %tmp_85, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1195 'xor' 'xor_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_39 = and i1 %or_ln125_16, i1 %xor_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1196 'and' 'and_ln125_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_40 = and i1 %tmp_95, i1 %select_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1197 'and' 'and_ln125_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%or_ln125_581 = or i1 %and_ln125_38, i1 %and_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1198 'or' 'or_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%xor_ln125_23 = xor i1 %or_ln125_581, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1199 'xor' 'xor_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_41 = and i1 %tmp_85, i1 %xor_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1200 'and' 'and_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_17 = or i1 %and_ln125_39, i1 %and_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1201 'or' 'or_ln125_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln126_16 = sext i13 %key_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1202 'sext' 'sext_ln126_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sub_ln126_6 = sub i14 %sext_ln126_6, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1203 'sub' 'sub_ln126_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1204 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sext_ln126_17 = sext i14 %sub_ln126_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1204 'sext' 'sext_ln126_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_6 = mul i28 %sext_ln126_17, i28 %sext_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1205 'mul' 'mul_ln126_6' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = trunc i28 %mul_ln126_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1206 'trunc' 'trunc_ln125_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.70ns)   --->   "%icmp_ln125_24 = icmp_ne  i8 %trunc_ln125_6, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1207 'icmp' 'icmp_ln125_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln126_18 = sext i13 %key_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1208 'sext' 'sext_ln126_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sub_ln126_7 = sub i14 %sext_ln126_9, i14 %sext_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1209 'sub' 'sub_ln126_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1210 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sext_ln126_19 = sext i14 %sub_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1210 'sext' 'sext_ln126_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_7 = mul i28 %sext_ln126_19, i28 %sext_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1211 'mul' 'mul_ln126_7' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln125_7 = trunc i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1212 'trunc' 'trunc_ln125_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.70ns)   --->   "%icmp_ln125_28 = icmp_ne  i8 %trunc_ln125_7, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1213 'icmp' 'icmp_ln125_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%sum_20 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1214 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1215 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1216 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1217 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%or_ln125_24 = or i1 %tmp_143, i1 %icmp_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1218 'or' 'or_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%and_ln125_56 = and i1 %or_ln125_24, i1 %tmp_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1219 'and' 'and_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%zext_ln125_8 = zext i1 %and_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1220 'zext' 'zext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_21 = add i13 %sum_20, i13 %zext_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1221 'add' 'sum_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_21, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1222 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%xor_ln125_32 = xor i1 %tmp_149, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1223 'xor' 'xor_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_57 = and i1 %tmp_146, i1 %xor_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1224 'and' 'and_ln125_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%select_ln125_32 = select i1 %and_ln125_57, i1 %icmp_ln125_34, i1 %icmp_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1225 'select' 'select_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1226 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%xor_ln125_776 = xor i1 %tmp_152, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1227 'xor' 'xor_ln125_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%and_ln125_58 = and i1 %icmp_ln125_33, i1 %xor_ln125_776" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1228 'and' 'and_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%select_ln125_33 = select i1 %and_ln125_57, i1 %and_ln125_58, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1229 'select' 'select_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_59 = and i1 %and_ln125_57, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1230 'and' 'and_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_33 = xor i1 %select_ln125_32, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1231 'xor' 'xor_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%or_ln125_25 = or i1 %tmp_149, i1 %xor_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1232 'or' 'or_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_34 = xor i1 %tmp_140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1233 'xor' 'xor_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_60 = and i1 %or_ln125_25, i1 %xor_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1234 'and' 'and_ln125_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1235 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_61 = and i1 %tmp_149, i1 %select_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1235 'and' 'and_ln125_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%or_ln125_584 = or i1 %and_ln125_59, i1 %and_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1236 'or' 'or_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%xor_ln125_35 = xor i1 %or_ln125_584, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1237 'xor' 'xor_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_62 = and i1 %tmp_140, i1 %xor_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1238 'and' 'and_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_26 = or i1 %and_ln125_60, i1 %and_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1239 'or' 'or_ln125_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_14)   --->   "%select_ln125_34 = select i1 %and_ln125_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1240 'select' 'select_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_14)   --->   "%select_ln125_35 = select i1 %or_ln125_26, i13 %select_ln125_34, i13 %sum_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1241 'select' 'select_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_14)   --->   "%shl_ln125_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_35, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1242 'bitconcatenate' 'shl_ln125_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_14)   --->   "%sext_ln125_6 = sext i22 %shl_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1243 'sext' 'sext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_14 = add i28 %sext_ln125_6, i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1244 'add' 'add_ln125_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_14, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1245 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%sum_22 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_14, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1246 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_14, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1247 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_14, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1248 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_14, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1249 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%or_ln125_27 = or i1 %tmp_156, i1 %icmp_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1250 'or' 'or_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%and_ln125_63 = and i1 %or_ln125_27, i1 %tmp_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1251 'and' 'and_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%zext_ln125_9 = zext i1 %and_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1252 'zext' 'zext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_23 = add i13 %sum_22, i13 %zext_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1253 'add' 'sum_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_23, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1254 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%xor_ln125_36 = xor i1 %tmp_162, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1255 'xor' 'xor_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1256 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_64 = and i1 %tmp_160, i1 %xor_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1256 'and' 'and_ln125_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_14, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1257 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.70ns)   --->   "%icmp_ln125_37 = icmp_eq  i5 %tmp_33, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1258 'icmp' 'icmp_ln125_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_14, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1259 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.70ns)   --->   "%icmp_ln125_38 = icmp_eq  i6 %tmp_35, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1260 'icmp' 'icmp_ln125_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.70ns)   --->   "%icmp_ln125_39 = icmp_eq  i6 %tmp_35, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1261 'icmp' 'icmp_ln125_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%select_ln125_36 = select i1 %and_ln125_64, i1 %icmp_ln125_38, i1 %icmp_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1262 'select' 'select_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_14, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1263 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%xor_ln125_777 = xor i1 %tmp_165, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1264 'xor' 'xor_ln125_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%and_ln125_65 = and i1 %icmp_ln125_37, i1 %xor_ln125_777" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1265 'and' 'and_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%select_ln125_37 = select i1 %and_ln125_64, i1 %and_ln125_65, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1266 'select' 'select_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_66 = and i1 %and_ln125_64, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1267 'and' 'and_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_37 = xor i1 %select_ln125_36, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1268 'xor' 'xor_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%or_ln125_28 = or i1 %tmp_162, i1 %xor_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1269 'or' 'or_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_38 = xor i1 %tmp_155, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1270 'xor' 'xor_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_67 = and i1 %or_ln125_28, i1 %xor_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1271 'and' 'and_ln125_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_68 = and i1 %tmp_162, i1 %select_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1272 'and' 'and_ln125_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%or_ln125_585 = or i1 %and_ln125_66, i1 %and_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1273 'or' 'or_ln125_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%xor_ln125_39 = xor i1 %or_ln125_585, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1274 'xor' 'xor_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_69 = and i1 %tmp_155, i1 %xor_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1275 'and' 'and_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1276 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_29 = or i1 %and_ln125_67, i1 %and_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1276 'or' 'or_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln126_24 = sext i13 %query_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1277 'sext' 'sext_ln126_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sub_ln126_10 = sub i14 %sext_ln126_24, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1278 'sub' 'sub_ln126_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sext_ln126_25 = sext i14 %sub_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1279 'sext' 'sext_ln126_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_10 = mul i28 %sext_ln126_25, i28 %sext_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1280 'mul' 'mul_ln126_10' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln125_10 = trunc i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1281 'trunc' 'trunc_ln125_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.70ns)   --->   "%icmp_ln125_40 = icmp_ne  i8 %trunc_ln125_10, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1282 'icmp' 'icmp_ln125_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln126_26 = sext i13 %query_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1283 'sext' 'sext_ln126_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sub_ln126_11 = sub i14 %sext_ln126_26, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1284 'sub' 'sub_ln126_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sext_ln126_27 = sext i14 %sub_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1285 'sext' 'sext_ln126_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_11 = mul i28 %sext_ln126_27, i28 %sext_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1286 'mul' 'mul_ln126_11' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln125_11 = trunc i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1287 'trunc' 'trunc_ln125_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.70ns)   --->   "%icmp_ln125_44 = icmp_ne  i8 %trunc_ln125_11, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1288 'icmp' 'icmp_ln125_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%sum_30 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_12, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1289 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1290 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1291 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1292 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%or_ln125_36 = or i1 %tmp_210, i1 %icmp_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1293 'or' 'or_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%and_ln125_84 = and i1 %or_ln125_36, i1 %tmp_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1294 'and' 'and_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%zext_ln125_12 = zext i1 %and_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1295 'zext' 'zext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_31 = add i13 %sum_30, i13 %zext_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1296 'add' 'sum_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_31, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1297 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%xor_ln125_48 = xor i1 %tmp_219, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1298 'xor' 'xor_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_85 = and i1 %tmp_216, i1 %xor_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1299 'and' 'and_ln125_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%select_ln125_48 = select i1 %and_ln125_85, i1 %icmp_ln125_50, i1 %icmp_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1300 'select' 'select_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_12, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1301 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%xor_ln125_780 = xor i1 %tmp_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1302 'xor' 'xor_ln125_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%and_ln125_86 = and i1 %icmp_ln125_49, i1 %xor_ln125_780" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1303 'and' 'and_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%select_ln125_49 = select i1 %and_ln125_85, i1 %and_ln125_86, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1304 'select' 'select_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_87 = and i1 %and_ln125_85, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1305 'and' 'and_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_49 = xor i1 %select_ln125_48, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1306 'xor' 'xor_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%or_ln125_37 = or i1 %tmp_219, i1 %xor_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1307 'or' 'or_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_50 = xor i1 %tmp_208, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1308 'xor' 'xor_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_88 = and i1 %or_ln125_37, i1 %xor_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1309 'and' 'and_ln125_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_89 = and i1 %tmp_219, i1 %select_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1310 'and' 'and_ln125_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%or_ln125_588 = or i1 %and_ln125_87, i1 %and_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1311 'or' 'or_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%xor_ln125_51 = xor i1 %or_ln125_588, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1312 'xor' 'xor_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_90 = and i1 %tmp_208, i1 %xor_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1313 'and' 'and_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_38 = or i1 %and_ln125_88, i1 %and_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1314 'or' 'or_ln125_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%select_ln125_50 = select i1 %and_ln125_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1315 'select' 'select_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%select_ln125_51 = select i1 %or_ln125_38, i13 %select_ln125_50, i13 %sum_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1316 'select' 'select_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%shl_ln125_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_51, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1317 'bitconcatenate' 'shl_ln125_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%sext_ln125_9 = sext i22 %shl_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1318 'sext' 'sext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_21 = add i28 %sext_ln125_9, i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1319 'add' 'add_ln125_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1320 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%sum_32 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_21, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1321 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1322 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1323 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1324 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%or_ln125_39 = or i1 %tmp_224, i1 %icmp_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1325 'or' 'or_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%and_ln125_91 = and i1 %or_ln125_39, i1 %tmp_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1326 'and' 'and_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%zext_ln125_13 = zext i1 %and_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1327 'zext' 'zext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_33 = add i13 %sum_32, i13 %zext_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1328 'add' 'sum_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_33, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1329 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%xor_ln125_52 = xor i1 %tmp_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1330 'xor' 'xor_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_92 = and i1 %tmp_229, i1 %xor_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1331 'and' 'and_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_21, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1332 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.70ns)   --->   "%icmp_ln125_53 = icmp_eq  i5 %tmp_49, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1333 'icmp' 'icmp_ln125_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_21, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1334 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.70ns)   --->   "%icmp_ln125_54 = icmp_eq  i6 %tmp_51, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1335 'icmp' 'icmp_ln125_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.70ns)   --->   "%icmp_ln125_55 = icmp_eq  i6 %tmp_51, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1336 'icmp' 'icmp_ln125_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%select_ln125_52 = select i1 %and_ln125_92, i1 %icmp_ln125_54, i1 %icmp_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1337 'select' 'select_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1338 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%xor_ln125_781 = xor i1 %tmp_235, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1339 'xor' 'xor_ln125_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%and_ln125_93 = and i1 %icmp_ln125_53, i1 %xor_ln125_781" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1340 'and' 'and_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%select_ln125_53 = select i1 %and_ln125_92, i1 %and_ln125_93, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1341 'select' 'select_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_94 = and i1 %and_ln125_92, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1342 'and' 'and_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_53 = xor i1 %select_ln125_52, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1343 'xor' 'xor_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%or_ln125_40 = or i1 %tmp_232, i1 %xor_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1344 'or' 'or_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_54 = xor i1 %tmp_223, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1345 'xor' 'xor_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_95 = and i1 %or_ln125_40, i1 %xor_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1346 'and' 'and_ln125_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_96 = and i1 %tmp_232, i1 %select_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1347 'and' 'and_ln125_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%or_ln125_589 = or i1 %and_ln125_94, i1 %and_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1348 'or' 'or_ln125_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%xor_ln125_55 = xor i1 %or_ln125_589, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1349 'xor' 'xor_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_97 = and i1 %tmp_223, i1 %xor_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1350 'and' 'and_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_41 = or i1 %and_ln125_95, i1 %and_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1351 'or' 'or_ln125_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sub_ln126_14 = sub i14 %sext_ln126_24, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1352 'sub' 'sub_ln126_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sext_ln126_30 = sext i14 %sub_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1353 'sext' 'sext_ln126_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_14 = mul i28 %sext_ln126_30, i28 %sext_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1354 'mul' 'mul_ln126_14' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln125_14 = trunc i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1355 'trunc' 'trunc_ln125_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.70ns)   --->   "%icmp_ln125_56 = icmp_ne  i8 %trunc_ln125_14, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1356 'icmp' 'icmp_ln125_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sub_ln126_15 = sub i14 %sext_ln126_26, i14 %sext_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1357 'sub' 'sub_ln126_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sext_ln126_31 = sext i14 %sub_ln126_15" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1358 'sext' 'sext_ln126_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_15 = mul i28 %sext_ln126_31, i28 %sext_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1359 'mul' 'mul_ln126_15' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln125_15 = trunc i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1360 'trunc' 'trunc_ln125_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.70ns)   --->   "%icmp_ln125_60 = icmp_ne  i8 %trunc_ln125_15, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1361 'icmp' 'icmp_ln125_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%sum_40 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_16, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1362 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1363 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1364 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1365 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%or_ln125_48 = or i1 %tmp_280, i1 %icmp_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1366 'or' 'or_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%and_ln125_112 = and i1 %or_ln125_48, i1 %tmp_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1367 'and' 'and_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%zext_ln125_16 = zext i1 %and_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1368 'zext' 'zext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_41 = add i13 %sum_40, i13 %zext_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1369 'add' 'sum_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_41, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1370 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%xor_ln125_64 = xor i1 %tmp_287, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1371 'xor' 'xor_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_113 = and i1 %tmp_284, i1 %xor_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1372 'and' 'and_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%select_ln125_64 = select i1 %and_ln125_113, i1 %icmp_ln125_66, i1 %icmp_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1373 'select' 'select_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1374 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%xor_ln125_784 = xor i1 %tmp_288, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1375 'xor' 'xor_ln125_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%and_ln125_114 = and i1 %icmp_ln125_65, i1 %xor_ln125_784" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1376 'and' 'and_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%select_ln125_65 = select i1 %and_ln125_113, i1 %and_ln125_114, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1377 'select' 'select_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_115 = and i1 %and_ln125_113, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1378 'and' 'and_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_65 = xor i1 %select_ln125_64, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1379 'xor' 'xor_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%or_ln125_49 = or i1 %tmp_287, i1 %xor_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1380 'or' 'or_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_66 = xor i1 %tmp_277, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1381 'xor' 'xor_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_116 = and i1 %or_ln125_49, i1 %xor_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1382 'and' 'and_ln125_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_117 = and i1 %tmp_287, i1 %select_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1383 'and' 'and_ln125_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%or_ln125_592 = or i1 %and_ln125_115, i1 %and_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1384 'or' 'or_ln125_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%xor_ln125_67 = xor i1 %or_ln125_592, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1385 'xor' 'xor_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_118 = and i1 %tmp_277, i1 %xor_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1386 'and' 'and_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1387 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_50 = or i1 %and_ln125_116, i1 %and_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1387 'or' 'or_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%select_ln125_66 = select i1 %and_ln125_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1388 'select' 'select_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%select_ln125_67 = select i1 %or_ln125_50, i13 %select_ln125_66, i13 %sum_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1389 'select' 'select_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%shl_ln125_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_67, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1390 'bitconcatenate' 'shl_ln125_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_28)   --->   "%sext_ln125_12 = sext i22 %shl_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1391 'sext' 'sext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_28 = add i28 %sext_ln125_12, i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1392 'add' 'add_ln125_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1393 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%sum_42 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_28, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1394 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1395 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1396 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1397 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%or_ln125_51 = or i1 %tmp_293, i1 %icmp_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1398 'or' 'or_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%and_ln125_119 = and i1 %or_ln125_51, i1 %tmp_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1399 'and' 'and_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%zext_ln125_17 = zext i1 %and_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1400 'zext' 'zext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_43 = add i13 %sum_42, i13 %zext_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1401 'add' 'sum_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_43, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1402 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%xor_ln125_68 = xor i1 %tmp_300, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1403 'xor' 'xor_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_120 = and i1 %tmp_299, i1 %xor_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1404 'and' 'and_ln125_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_28, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1405 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.70ns)   --->   "%icmp_ln125_69 = icmp_eq  i5 %tmp_65, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1406 'icmp' 'icmp_ln125_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_28, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1407 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.70ns)   --->   "%icmp_ln125_70 = icmp_eq  i6 %tmp_67, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1408 'icmp' 'icmp_ln125_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.70ns)   --->   "%icmp_ln125_71 = icmp_eq  i6 %tmp_67, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1409 'icmp' 'icmp_ln125_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%select_ln125_68 = select i1 %and_ln125_120, i1 %icmp_ln125_70, i1 %icmp_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1410 'select' 'select_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_28, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1411 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%xor_ln125_785 = xor i1 %tmp_303, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1412 'xor' 'xor_ln125_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%and_ln125_121 = and i1 %icmp_ln125_69, i1 %xor_ln125_785" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1413 'and' 'and_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%select_ln125_69 = select i1 %and_ln125_120, i1 %and_ln125_121, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1414 'select' 'select_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_122 = and i1 %and_ln125_120, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1415 'and' 'and_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_69 = xor i1 %select_ln125_68, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1416 'xor' 'xor_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%or_ln125_52 = or i1 %tmp_300, i1 %xor_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1417 'or' 'or_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_70 = xor i1 %tmp_290, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1418 'xor' 'xor_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_123 = and i1 %or_ln125_52, i1 %xor_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1419 'and' 'and_ln125_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_124 = and i1 %tmp_300, i1 %select_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1420 'and' 'and_ln125_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%or_ln125_593 = or i1 %and_ln125_122, i1 %and_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1421 'or' 'or_ln125_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%xor_ln125_71 = xor i1 %or_ln125_593, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1422 'xor' 'xor_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_125 = and i1 %tmp_290, i1 %xor_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1423 'and' 'and_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_53 = or i1 %and_ln125_123, i1 %and_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1424 'or' 'or_ln125_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln126_38 = sext i13 %query_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1425 'sext' 'sext_ln126_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln126_39 = sext i13 %key_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1426 'sext' 'sext_ln126_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sub_ln126_18 = sub i14 %sext_ln126_38, i14 %sext_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1427 'sub' 'sub_ln126_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1428 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sext_ln126_40 = sext i14 %sub_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1428 'sext' 'sext_ln126_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_18 = mul i28 %sext_ln126_40, i28 %sext_ln126_40" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1429 'mul' 'mul_ln126_18' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln125_18 = trunc i28 %mul_ln126_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1430 'trunc' 'trunc_ln125_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.70ns)   --->   "%icmp_ln125_72 = icmp_ne  i8 %trunc_ln125_18, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1431 'icmp' 'icmp_ln125_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln126_41 = sext i13 %query_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1432 'sext' 'sext_ln126_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln126_42 = sext i13 %key_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1433 'sext' 'sext_ln126_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sub_ln126_19 = sub i14 %sext_ln126_41, i14 %sext_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1434 'sub' 'sub_ln126_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1435 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sext_ln126_43 = sext i14 %sub_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1435 'sext' 'sext_ln126_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_19 = mul i28 %sext_ln126_43, i28 %sext_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1436 'mul' 'mul_ln126_19' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%trunc_ln125_19 = trunc i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1437 'trunc' 'trunc_ln125_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.70ns)   --->   "%icmp_ln125_76 = icmp_ne  i8 %trunc_ln125_19, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1438 'icmp' 'icmp_ln125_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%sum_50 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_20, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1439 'partselect' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_20, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1440 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_20, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1441 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_20, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1442 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%or_ln125_60 = or i1 %tmp_348, i1 %icmp_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1443 'or' 'or_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%and_ln125_140 = and i1 %or_ln125_60, i1 %tmp_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1444 'and' 'and_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%zext_ln125_20 = zext i1 %and_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1445 'zext' 'zext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_51 = add i13 %sum_50, i13 %zext_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1446 'add' 'sum_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_51, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1447 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%xor_ln125_80 = xor i1 %tmp_354, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1448 'xor' 'xor_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_141 = and i1 %tmp_352, i1 %xor_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1449 'and' 'and_ln125_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%select_ln125_80 = select i1 %and_ln125_141, i1 %icmp_ln125_82, i1 %icmp_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1450 'select' 'select_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_20, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1451 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%xor_ln125_788 = xor i1 %tmp_357, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1452 'xor' 'xor_ln125_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%and_ln125_142 = and i1 %icmp_ln125_81, i1 %xor_ln125_788" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1453 'and' 'and_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%select_ln125_81 = select i1 %and_ln125_141, i1 %and_ln125_142, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1454 'select' 'select_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_143 = and i1 %and_ln125_141, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1455 'and' 'and_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_81 = xor i1 %select_ln125_80, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1456 'xor' 'xor_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%or_ln125_61 = or i1 %tmp_354, i1 %xor_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1457 'or' 'or_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_82 = xor i1 %tmp_347, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1458 'xor' 'xor_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_144 = and i1 %or_ln125_61, i1 %xor_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1459 'and' 'and_ln125_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_145 = and i1 %tmp_354, i1 %select_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1460 'and' 'and_ln125_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%or_ln125_596 = or i1 %and_ln125_143, i1 %and_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1461 'or' 'or_ln125_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%xor_ln125_83 = xor i1 %or_ln125_596, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1462 'xor' 'xor_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_146 = and i1 %tmp_347, i1 %xor_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1463 'and' 'and_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_62 = or i1 %and_ln125_144, i1 %and_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1464 'or' 'or_ln125_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%select_ln125_82 = select i1 %and_ln125_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1465 'select' 'select_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%select_ln125_83 = select i1 %or_ln125_62, i13 %select_ln125_82, i13 %sum_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1466 'select' 'select_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%shl_ln125_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_83, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1467 'bitconcatenate' 'shl_ln125_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_35)   --->   "%sext_ln125_15 = sext i22 %shl_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1468 'sext' 'sext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_35 = add i28 %sext_ln125_15, i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1469 'add' 'add_ln125_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1470 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%sum_52 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_35, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1471 'partselect' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1472 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1473 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1474 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%or_ln125_63 = or i1 %tmp_363, i1 %icmp_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1475 'or' 'or_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%and_ln125_147 = and i1 %or_ln125_63, i1 %tmp_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1476 'and' 'and_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%zext_ln125_21 = zext i1 %and_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1477 'zext' 'zext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_53 = add i13 %sum_52, i13 %zext_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1478 'add' 'sum_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_53, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1479 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%xor_ln125_84 = xor i1 %tmp_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1480 'xor' 'xor_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_148 = and i1 %tmp_367, i1 %xor_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1481 'and' 'and_ln125_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_35, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1482 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.70ns)   --->   "%icmp_ln125_85 = icmp_eq  i5 %tmp_81, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1483 'icmp' 'icmp_ln125_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_35, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1484 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.70ns)   --->   "%icmp_ln125_86 = icmp_eq  i6 %tmp_83, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1485 'icmp' 'icmp_ln125_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.70ns)   --->   "%icmp_ln125_87 = icmp_eq  i6 %tmp_83, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1486 'icmp' 'icmp_ln125_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%select_ln125_84 = select i1 %and_ln125_148, i1 %icmp_ln125_86, i1 %icmp_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1487 'select' 'select_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_35, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1488 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%xor_ln125_789 = xor i1 %tmp_370, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1489 'xor' 'xor_ln125_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%and_ln125_149 = and i1 %icmp_ln125_85, i1 %xor_ln125_789" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1490 'and' 'and_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%select_ln125_85 = select i1 %and_ln125_148, i1 %and_ln125_149, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1491 'select' 'select_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_150 = and i1 %and_ln125_148, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1492 'and' 'and_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_85 = xor i1 %select_ln125_84, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1493 'xor' 'xor_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%or_ln125_64 = or i1 %tmp_368, i1 %xor_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1494 'or' 'or_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_86 = xor i1 %tmp_360, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1495 'xor' 'xor_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_151 = and i1 %or_ln125_64, i1 %xor_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1496 'and' 'and_ln125_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_152 = and i1 %tmp_368, i1 %select_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1497 'and' 'and_ln125_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%or_ln125_597 = or i1 %and_ln125_150, i1 %and_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1498 'or' 'or_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%xor_ln125_87 = xor i1 %or_ln125_597, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1499 'xor' 'xor_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_153 = and i1 %tmp_360, i1 %xor_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1500 'and' 'and_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_65 = or i1 %and_ln125_151, i1 %and_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1501 'or' 'or_ln125_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln126_48 = sext i13 %key_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1502 'sext' 'sext_ln126_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sub_ln126_22 = sub i14 %sext_ln126_38, i14 %sext_ln126_48" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1503 'sub' 'sub_ln126_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1504 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sext_ln126_49 = sext i14 %sub_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1504 'sext' 'sext_ln126_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_22 = mul i28 %sext_ln126_49, i28 %sext_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1505 'mul' 'mul_ln126_22' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln125_22 = trunc i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1506 'trunc' 'trunc_ln125_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.70ns)   --->   "%icmp_ln125_88 = icmp_ne  i8 %trunc_ln125_22, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1507 'icmp' 'icmp_ln125_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln126_50 = sext i13 %key_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1508 'sext' 'sext_ln126_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sub_ln126_23 = sub i14 %sext_ln126_41, i14 %sext_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1509 'sub' 'sub_ln126_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1510 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sext_ln126_51 = sext i14 %sub_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1510 'sext' 'sext_ln126_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_23 = mul i28 %sext_ln126_51, i28 %sext_ln126_51" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1511 'mul' 'mul_ln126_23' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln125_23 = trunc i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1512 'trunc' 'trunc_ln125_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.70ns)   --->   "%icmp_ln125_92 = icmp_ne  i8 %trunc_ln125_23, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1513 'icmp' 'icmp_ln125_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%sum_60 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_24, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1514 'partselect' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1515 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1516 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1517 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%or_ln125_72 = or i1 %tmp_416, i1 %icmp_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1518 'or' 'or_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%and_ln125_168 = and i1 %or_ln125_72, i1 %tmp_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1519 'and' 'and_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%zext_ln125_24 = zext i1 %and_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1520 'zext' 'zext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_61 = add i13 %sum_60, i13 %zext_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1521 'add' 'sum_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_61, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1522 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%xor_ln125_96 = xor i1 %tmp_424, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1523 'xor' 'xor_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_169 = and i1 %tmp_421, i1 %xor_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1524 'and' 'and_ln125_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%select_ln125_96 = select i1 %and_ln125_169, i1 %icmp_ln125_98, i1 %icmp_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1525 'select' 'select_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1526 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%xor_ln125_792 = xor i1 %tmp_427, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1527 'xor' 'xor_ln125_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%and_ln125_170 = and i1 %icmp_ln125_97, i1 %xor_ln125_792" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1528 'and' 'and_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%select_ln125_97 = select i1 %and_ln125_169, i1 %and_ln125_170, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1529 'select' 'select_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_171 = and i1 %and_ln125_169, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1530 'and' 'and_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_97 = xor i1 %select_ln125_96, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1531 'xor' 'xor_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%or_ln125_73 = or i1 %tmp_424, i1 %xor_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1532 'or' 'or_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_98 = xor i1 %tmp_415, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1533 'xor' 'xor_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_172 = and i1 %or_ln125_73, i1 %xor_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1534 'and' 'and_ln125_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_173 = and i1 %tmp_424, i1 %select_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1535 'and' 'and_ln125_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%or_ln125_600 = or i1 %and_ln125_171, i1 %and_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1536 'or' 'or_ln125_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%xor_ln125_99 = xor i1 %or_ln125_600, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1537 'xor' 'xor_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_174 = and i1 %tmp_415, i1 %xor_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1538 'and' 'and_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_74 = or i1 %and_ln125_172, i1 %and_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1539 'or' 'or_ln125_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%select_ln125_98 = select i1 %and_ln125_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1540 'select' 'select_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%select_ln125_99 = select i1 %or_ln125_74, i13 %select_ln125_98, i13 %sum_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1541 'select' 'select_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%shl_ln125_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_99, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1542 'bitconcatenate' 'shl_ln125_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%sext_ln125_18 = sext i22 %shl_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1543 'sext' 'sext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_42 = add i28 %sext_ln125_18, i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1544 'add' 'add_ln125_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1545 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%sum_62 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_42, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1546 'partselect' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1547 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1548 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1549 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%or_ln125_75 = or i1 %tmp_431, i1 %icmp_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1550 'or' 'or_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%and_ln125_175 = and i1 %or_ln125_75, i1 %tmp_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1551 'and' 'and_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%zext_ln125_25 = zext i1 %and_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1552 'zext' 'zext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_63 = add i13 %sum_62, i13 %zext_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1553 'add' 'sum_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_63, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1554 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%xor_ln125_100 = xor i1 %tmp_437, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1555 'xor' 'xor_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_176 = and i1 %tmp_434, i1 %xor_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1556 'and' 'and_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_42, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1557 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.70ns)   --->   "%icmp_ln125_101 = icmp_eq  i5 %tmp_97, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1558 'icmp' 'icmp_ln125_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_42, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1559 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.70ns)   --->   "%icmp_ln125_102 = icmp_eq  i6 %tmp_99, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1560 'icmp' 'icmp_ln125_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.70ns)   --->   "%icmp_ln125_103 = icmp_eq  i6 %tmp_99, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1561 'icmp' 'icmp_ln125_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%select_ln125_100 = select i1 %and_ln125_176, i1 %icmp_ln125_102, i1 %icmp_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1562 'select' 'select_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1563 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%xor_ln125_793 = xor i1 %tmp_440, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1564 'xor' 'xor_ln125_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%and_ln125_177 = and i1 %icmp_ln125_101, i1 %xor_ln125_793" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1565 'and' 'and_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%select_ln125_101 = select i1 %and_ln125_176, i1 %and_ln125_177, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1566 'select' 'select_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_178 = and i1 %and_ln125_176, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1567 'and' 'and_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_101 = xor i1 %select_ln125_100, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1568 'xor' 'xor_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%or_ln125_76 = or i1 %tmp_437, i1 %xor_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1569 'or' 'or_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_102 = xor i1 %tmp_428, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1570 'xor' 'xor_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_179 = and i1 %or_ln125_76, i1 %xor_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1571 'and' 'and_ln125_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_180 = and i1 %tmp_437, i1 %select_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1572 'and' 'and_ln125_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%or_ln125_601 = or i1 %and_ln125_178, i1 %and_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1573 'or' 'or_ln125_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%xor_ln125_103 = xor i1 %or_ln125_601, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1574 'xor' 'xor_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_181 = and i1 %tmp_428, i1 %xor_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1575 'and' 'and_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_77 = or i1 %and_ln125_179, i1 %and_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1576 'or' 'or_ln125_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln126_56 = sext i13 %query_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1577 'sext' 'sext_ln126_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sub_ln126_26 = sub i14 %sext_ln126_56, i14 %sext_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1578 'sub' 'sub_ln126_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sext_ln126_57 = sext i14 %sub_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1579 'sext' 'sext_ln126_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_26 = mul i28 %sext_ln126_57, i28 %sext_ln126_57" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1580 'mul' 'mul_ln126_26' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln125_26 = trunc i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1581 'trunc' 'trunc_ln125_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.70ns)   --->   "%icmp_ln125_104 = icmp_ne  i8 %trunc_ln125_26, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1582 'icmp' 'icmp_ln125_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln126_58 = sext i13 %query_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1583 'sext' 'sext_ln126_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sub_ln126_27 = sub i14 %sext_ln126_58, i14 %sext_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1584 'sub' 'sub_ln126_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1585 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sext_ln126_59 = sext i14 %sub_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1585 'sext' 'sext_ln126_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_27 = mul i28 %sext_ln126_59, i28 %sext_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1586 'mul' 'mul_ln126_27' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln125_27 = trunc i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1587 'trunc' 'trunc_ln125_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.70ns)   --->   "%icmp_ln125_108 = icmp_ne  i8 %trunc_ln125_27, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1588 'icmp' 'icmp_ln125_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%sum_70 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_28, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1589 'partselect' 'sum_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_28, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1590 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_28, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1591 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_28, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1592 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%or_ln125_84 = or i1 %tmp_485, i1 %icmp_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1593 'or' 'or_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%and_ln125_196 = and i1 %or_ln125_84, i1 %tmp_488" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1594 'and' 'and_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%zext_ln125_28 = zext i1 %and_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1595 'zext' 'zext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_71 = add i13 %sum_70, i13 %zext_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1596 'add' 'sum_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_71, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1597 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%xor_ln125_112 = xor i1 %tmp_492, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1598 'xor' 'xor_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_197 = and i1 %tmp_491, i1 %xor_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1599 'and' 'and_ln125_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%select_ln125_112 = select i1 %and_ln125_197, i1 %icmp_ln125_114, i1 %icmp_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1600 'select' 'select_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_28, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1601 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%xor_ln125_796 = xor i1 %tmp_495, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1602 'xor' 'xor_ln125_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%and_ln125_198 = and i1 %icmp_ln125_113, i1 %xor_ln125_796" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1603 'and' 'and_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%select_ln125_113 = select i1 %and_ln125_197, i1 %and_ln125_198, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1604 'select' 'select_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_199 = and i1 %and_ln125_197, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1605 'and' 'and_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_113 = xor i1 %select_ln125_112, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1606 'xor' 'xor_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%or_ln125_85 = or i1 %tmp_492, i1 %xor_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1607 'or' 'or_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_114 = xor i1 %tmp_482, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1608 'xor' 'xor_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_200 = and i1 %or_ln125_85, i1 %xor_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1609 'and' 'and_ln125_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_201 = and i1 %tmp_492, i1 %select_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1610 'and' 'and_ln125_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%or_ln125_604 = or i1 %and_ln125_199, i1 %and_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1611 'or' 'or_ln125_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%xor_ln125_115 = xor i1 %or_ln125_604, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1612 'xor' 'xor_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_202 = and i1 %tmp_482, i1 %xor_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1613 'and' 'and_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1614 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_86 = or i1 %and_ln125_200, i1 %and_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1614 'or' 'or_ln125_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%select_ln125_114 = select i1 %and_ln125_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1615 'select' 'select_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%select_ln125_115 = select i1 %or_ln125_86, i13 %select_ln125_114, i13 %sum_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1616 'select' 'select_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%shl_ln125_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_115, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1617 'bitconcatenate' 'shl_ln125_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%sext_ln125_21 = sext i22 %shl_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1618 'sext' 'sext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_49 = add i28 %sext_ln125_21, i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1619 'add' 'add_ln125_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1620 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%sum_72 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_49, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1621 'partselect' 'sum_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1622 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1623 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1624 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%or_ln125_87 = or i1 %tmp_498, i1 %icmp_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1625 'or' 'or_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%and_ln125_203 = and i1 %or_ln125_87, i1 %tmp_501" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1626 'and' 'and_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%zext_ln125_29 = zext i1 %and_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1627 'zext' 'zext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_73 = add i13 %sum_72, i13 %zext_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1628 'add' 'sum_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_73, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1629 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%xor_ln125_116 = xor i1 %tmp_507, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1630 'xor' 'xor_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_204 = and i1 %tmp_504, i1 %xor_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1631 'and' 'and_ln125_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_49, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1632 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.70ns)   --->   "%icmp_ln125_117 = icmp_eq  i5 %tmp_113, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1633 'icmp' 'icmp_ln125_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_49, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1634 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.70ns)   --->   "%icmp_ln125_118 = icmp_eq  i6 %tmp_115, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1635 'icmp' 'icmp_ln125_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1636 [1/1] (0.70ns)   --->   "%icmp_ln125_119 = icmp_eq  i6 %tmp_115, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1636 'icmp' 'icmp_ln125_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%select_ln125_116 = select i1 %and_ln125_204, i1 %icmp_ln125_118, i1 %icmp_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1637 'select' 'select_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1638 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%xor_ln125_797 = xor i1 %tmp_508, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1639 'xor' 'xor_ln125_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%and_ln125_205 = and i1 %icmp_ln125_117, i1 %xor_ln125_797" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1640 'and' 'and_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%select_ln125_117 = select i1 %and_ln125_204, i1 %and_ln125_205, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1641 'select' 'select_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_206 = and i1 %and_ln125_204, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1642 'and' 'and_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_117 = xor i1 %select_ln125_116, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1643 'xor' 'xor_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%or_ln125_88 = or i1 %tmp_507, i1 %xor_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1644 'or' 'or_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_118 = xor i1 %tmp_496, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1645 'xor' 'xor_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_207 = and i1 %or_ln125_88, i1 %xor_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1646 'and' 'and_ln125_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_208 = and i1 %tmp_507, i1 %select_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1647 'and' 'and_ln125_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%or_ln125_605 = or i1 %and_ln125_206, i1 %and_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1648 'or' 'or_ln125_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%xor_ln125_119 = xor i1 %or_ln125_605, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1649 'xor' 'xor_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_209 = and i1 %tmp_496, i1 %xor_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1650 'and' 'and_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_89 = or i1 %and_ln125_207, i1 %and_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1651 'or' 'or_ln125_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sub_ln126_30 = sub i14 %sext_ln126_56, i14 %sext_ln126_48" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1652 'sub' 'sub_ln126_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sext_ln126_62 = sext i14 %sub_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1653 'sext' 'sext_ln126_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_30 = mul i28 %sext_ln126_62, i28 %sext_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1654 'mul' 'mul_ln126_30' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln125_30 = trunc i28 %mul_ln126_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1655 'trunc' 'trunc_ln125_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.70ns)   --->   "%icmp_ln125_120 = icmp_ne  i8 %trunc_ln125_30, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1656 'icmp' 'icmp_ln125_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sub_ln126_31 = sub i14 %sext_ln126_58, i14 %sext_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1657 'sub' 'sub_ln126_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1658 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sext_ln126_63 = sext i14 %sub_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1658 'sext' 'sext_ln126_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_31 = mul i28 %sext_ln126_63, i28 %sext_ln126_63" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1659 'mul' 'mul_ln126_31' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln125_31 = trunc i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1660 'trunc' 'trunc_ln125_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.70ns)   --->   "%icmp_ln125_124 = icmp_ne  i8 %trunc_ln125_31, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1661 'icmp' 'icmp_ln125_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%sum_80 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_32, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1662 'partselect' 'sum_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1663 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1664 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1665 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%or_ln125_96 = or i1 %tmp_555, i1 %icmp_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1666 'or' 'or_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%and_ln125_224 = and i1 %or_ln125_96, i1 %tmp_556" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1667 'and' 'and_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%zext_ln125_32 = zext i1 %and_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1668 'zext' 'zext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_81 = add i13 %sum_80, i13 %zext_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1669 'add' 'sum_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_81, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1670 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%xor_ln125_128 = xor i1 %tmp_560, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1671 'xor' 'xor_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_225 = and i1 %tmp_559, i1 %xor_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1672 'and' 'and_ln125_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%select_ln125_128 = select i1 %and_ln125_225, i1 %icmp_ln125_130, i1 %icmp_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1673 'select' 'select_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1674 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%xor_ln125_800 = xor i1 %tmp_562, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1675 'xor' 'xor_ln125_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%and_ln125_226 = and i1 %icmp_ln125_129, i1 %xor_ln125_800" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1676 'and' 'and_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%select_ln125_129 = select i1 %and_ln125_225, i1 %and_ln125_226, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1677 'select' 'select_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_227 = and i1 %and_ln125_225, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1678 'and' 'and_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_129 = xor i1 %select_ln125_128, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1679 'xor' 'xor_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%or_ln125_97 = or i1 %tmp_560, i1 %xor_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1680 'or' 'or_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_130 = xor i1 %tmp_552, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1681 'xor' 'xor_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_228 = and i1 %or_ln125_97, i1 %xor_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1682 'and' 'and_ln125_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1683 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_229 = and i1 %tmp_560, i1 %select_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1683 'and' 'and_ln125_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%or_ln125_608 = or i1 %and_ln125_227, i1 %and_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1684 'or' 'or_ln125_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%xor_ln125_131 = xor i1 %or_ln125_608, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1685 'xor' 'xor_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_230 = and i1 %tmp_552, i1 %xor_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1686 'and' 'and_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_98 = or i1 %and_ln125_228, i1 %and_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1687 'or' 'or_ln125_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_56)   --->   "%select_ln125_130 = select i1 %and_ln125_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1688 'select' 'select_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_56)   --->   "%select_ln125_131 = select i1 %or_ln125_98, i13 %select_ln125_130, i13 %sum_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1689 'select' 'select_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_56)   --->   "%shl_ln125_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_131, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1690 'bitconcatenate' 'shl_ln125_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_56)   --->   "%sext_ln125_24 = sext i22 %shl_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1691 'sext' 'sext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_56 = add i28 %sext_ln125_24, i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1692 'add' 'add_ln125_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_56, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1693 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%sum_82 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_56, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1694 'partselect' 'sum_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_56, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1695 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_56, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1696 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_56, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1697 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%or_ln125_99 = or i1 %tmp_568, i1 %icmp_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1698 'or' 'or_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%and_ln125_231 = and i1 %or_ln125_99, i1 %tmp_571" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1699 'and' 'and_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%zext_ln125_33 = zext i1 %and_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1700 'zext' 'zext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_83 = add i13 %sum_82, i13 %zext_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1701 'add' 'sum_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_83, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1702 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%xor_ln125_132 = xor i1 %tmp_575, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1703 'xor' 'xor_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_232 = and i1 %tmp_572, i1 %xor_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1704 'and' 'and_ln125_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_56, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1705 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.70ns)   --->   "%icmp_ln125_133 = icmp_eq  i5 %tmp_129, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1706 'icmp' 'icmp_ln125_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_56, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1707 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.70ns)   --->   "%icmp_ln125_134 = icmp_eq  i6 %tmp_131, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1708 'icmp' 'icmp_ln125_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.70ns)   --->   "%icmp_ln125_135 = icmp_eq  i6 %tmp_131, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1709 'icmp' 'icmp_ln125_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%select_ln125_132 = select i1 %and_ln125_232, i1 %icmp_ln125_134, i1 %icmp_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1710 'select' 'select_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_56, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1711 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%xor_ln125_801 = xor i1 %tmp_576, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1712 'xor' 'xor_ln125_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%and_ln125_233 = and i1 %icmp_ln125_133, i1 %xor_ln125_801" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1713 'and' 'and_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%select_ln125_133 = select i1 %and_ln125_232, i1 %and_ln125_233, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1714 'select' 'select_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_234 = and i1 %and_ln125_232, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1715 'and' 'and_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_133 = xor i1 %select_ln125_132, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1716 'xor' 'xor_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%or_ln125_100 = or i1 %tmp_575, i1 %xor_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1717 'or' 'or_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_134 = xor i1 %tmp_565, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1718 'xor' 'xor_ln125_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1719 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_235 = and i1 %or_ln125_100, i1 %xor_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1719 'and' 'and_ln125_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_236 = and i1 %tmp_575, i1 %select_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1720 'and' 'and_ln125_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%or_ln125_609 = or i1 %and_ln125_234, i1 %and_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1721 'or' 'or_ln125_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%xor_ln125_135 = xor i1 %or_ln125_609, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1722 'xor' 'xor_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_237 = and i1 %tmp_565, i1 %xor_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1723 'and' 'and_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_101 = or i1 %and_ln125_235, i1 %and_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1724 'or' 'or_ln125_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln126_70 = sext i13 %query_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1725 'sext' 'sext_ln126_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln126_71 = sext i13 %key_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1726 'sext' 'sext_ln126_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sub_ln126_34 = sub i14 %sext_ln126_70, i14 %sext_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1727 'sub' 'sub_ln126_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1728 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sext_ln126_72 = sext i14 %sub_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1728 'sext' 'sext_ln126_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_34 = mul i28 %sext_ln126_72, i28 %sext_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1729 'mul' 'mul_ln126_34' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln125_34 = trunc i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1730 'trunc' 'trunc_ln125_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.70ns)   --->   "%icmp_ln125_136 = icmp_ne  i8 %trunc_ln125_34, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1731 'icmp' 'icmp_ln125_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln126_73 = sext i13 %query_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1732 'sext' 'sext_ln126_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln126_74 = sext i13 %key_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1733 'sext' 'sext_ln126_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sub_ln126_35 = sub i14 %sext_ln126_73, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1734 'sub' 'sub_ln126_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1735 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sext_ln126_75 = sext i14 %sub_ln126_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1735 'sext' 'sext_ln126_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_35 = mul i28 %sext_ln126_75, i28 %sext_ln126_75" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1736 'mul' 'mul_ln126_35' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln125_35 = trunc i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1737 'trunc' 'trunc_ln125_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.70ns)   --->   "%icmp_ln125_140 = icmp_ne  i8 %trunc_ln125_35, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1738 'icmp' 'icmp_ln125_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%sum_90 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_36, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1739 'partselect' 'sum_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1740 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1741 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1742 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%or_ln125_108 = or i1 %tmp_623, i1 %icmp_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1743 'or' 'or_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%and_ln125_252 = and i1 %or_ln125_108, i1 %tmp_624" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1744 'and' 'and_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%zext_ln125_36 = zext i1 %and_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1745 'zext' 'zext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_91 = add i13 %sum_90, i13 %zext_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1746 'add' 'sum_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_91, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1747 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%xor_ln125_144 = xor i1 %tmp_629, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1748 'xor' 'xor_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_253 = and i1 %tmp_626, i1 %xor_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1749 'and' 'and_ln125_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%select_ln125_144 = select i1 %and_ln125_253, i1 %icmp_ln125_146, i1 %icmp_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1750 'select' 'select_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_36, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1751 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%xor_ln125_804 = xor i1 %tmp_632, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1752 'xor' 'xor_ln125_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%and_ln125_254 = and i1 %icmp_ln125_145, i1 %xor_ln125_804" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1753 'and' 'and_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%select_ln125_145 = select i1 %and_ln125_253, i1 %and_ln125_254, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1754 'select' 'select_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_255 = and i1 %and_ln125_253, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1755 'and' 'and_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_145 = xor i1 %select_ln125_144, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1756 'xor' 'xor_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%or_ln125_109 = or i1 %tmp_629, i1 %xor_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1757 'or' 'or_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_146 = xor i1 %tmp_620, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1758 'xor' 'xor_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_256 = and i1 %or_ln125_109, i1 %xor_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1759 'and' 'and_ln125_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_257 = and i1 %tmp_629, i1 %select_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1760 'and' 'and_ln125_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%or_ln125_612 = or i1 %and_ln125_255, i1 %and_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1761 'or' 'or_ln125_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%xor_ln125_147 = xor i1 %or_ln125_612, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1762 'xor' 'xor_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_258 = and i1 %tmp_620, i1 %xor_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1763 'and' 'and_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_110 = or i1 %and_ln125_256, i1 %and_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1764 'or' 'or_ln125_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%select_ln125_146 = select i1 %and_ln125_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1765 'select' 'select_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%select_ln125_147 = select i1 %or_ln125_110, i13 %select_ln125_146, i13 %sum_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1766 'select' 'select_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%shl_ln125_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_147, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1767 'bitconcatenate' 'shl_ln125_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_63)   --->   "%sext_ln125_27 = sext i22 %shl_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1768 'sext' 'sext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_63 = add i28 %sext_ln125_27, i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1769 'add' 'add_ln125_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1770 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%sum_92 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_63, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1771 'partselect' 'sum_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1772 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1773 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1774 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%or_ln125_111 = or i1 %tmp_636, i1 %icmp_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1775 'or' 'or_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%and_ln125_259 = and i1 %or_ln125_111, i1 %tmp_639" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1776 'and' 'and_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%zext_ln125_37 = zext i1 %and_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1777 'zext' 'zext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_93 = add i13 %sum_92, i13 %zext_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1778 'add' 'sum_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_93, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1779 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%xor_ln125_148 = xor i1 %tmp_642, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1780 'xor' 'xor_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_260 = and i1 %tmp_640, i1 %xor_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1781 'and' 'and_ln125_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_63, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1782 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.70ns)   --->   "%icmp_ln125_149 = icmp_eq  i5 %tmp_145, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1783 'icmp' 'icmp_ln125_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_63, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1784 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.70ns)   --->   "%icmp_ln125_150 = icmp_eq  i6 %tmp_147, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1785 'icmp' 'icmp_ln125_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.70ns)   --->   "%icmp_ln125_151 = icmp_eq  i6 %tmp_147, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1786 'icmp' 'icmp_ln125_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%select_ln125_148 = select i1 %and_ln125_260, i1 %icmp_ln125_150, i1 %icmp_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1787 'select' 'select_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_63, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1788 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%xor_ln125_805 = xor i1 %tmp_645, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1789 'xor' 'xor_ln125_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%and_ln125_261 = and i1 %icmp_ln125_149, i1 %xor_ln125_805" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1790 'and' 'and_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%select_ln125_149 = select i1 %and_ln125_260, i1 %and_ln125_261, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1791 'select' 'select_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_262 = and i1 %and_ln125_260, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1792 'and' 'and_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_149 = xor i1 %select_ln125_148, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1793 'xor' 'xor_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%or_ln125_112 = or i1 %tmp_642, i1 %xor_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1794 'or' 'or_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_150 = xor i1 %tmp_635, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1795 'xor' 'xor_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_263 = and i1 %or_ln125_112, i1 %xor_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1796 'and' 'and_ln125_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_264 = and i1 %tmp_642, i1 %select_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1797 'and' 'and_ln125_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%or_ln125_613 = or i1 %and_ln125_262, i1 %and_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1798 'or' 'or_ln125_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%xor_ln125_151 = xor i1 %or_ln125_613, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1799 'xor' 'xor_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_265 = and i1 %tmp_635, i1 %xor_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1800 'and' 'and_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_113 = or i1 %and_ln125_263, i1 %and_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1801 'or' 'or_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln126_80 = sext i13 %key_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1802 'sext' 'sext_ln126_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1803 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sub_ln126_38 = sub i14 %sext_ln126_70, i14 %sext_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1803 'sub' 'sub_ln126_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1804 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sext_ln126_81 = sext i14 %sub_ln126_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1804 'sext' 'sext_ln126_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_38 = mul i28 %sext_ln126_81, i28 %sext_ln126_81" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1805 'mul' 'mul_ln126_38' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln125_38 = trunc i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1806 'trunc' 'trunc_ln125_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.70ns)   --->   "%icmp_ln125_152 = icmp_ne  i8 %trunc_ln125_38, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1807 'icmp' 'icmp_ln125_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln126_82 = sext i13 %key_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1808 'sext' 'sext_ln126_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sub_ln126_39 = sub i14 %sext_ln126_73, i14 %sext_ln126_82" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1809 'sub' 'sub_ln126_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1810 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sext_ln126_83 = sext i14 %sub_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1810 'sext' 'sext_ln126_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_39 = mul i28 %sext_ln126_83, i28 %sext_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1811 'mul' 'mul_ln126_39' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln125_39 = trunc i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1812 'trunc' 'trunc_ln125_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.70ns)   --->   "%icmp_ln125_156 = icmp_ne  i8 %trunc_ln125_39, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1813 'icmp' 'icmp_ln125_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%sum_100 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_40, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1814 'partselect' 'sum_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1815 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1816 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1817 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%or_ln125_120 = or i1 %tmp_690, i1 %icmp_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1818 'or' 'or_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%and_ln125_280 = and i1 %or_ln125_120, i1 %tmp_693" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1819 'and' 'and_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%zext_ln125_40 = zext i1 %and_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1820 'zext' 'zext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1821 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_101 = add i13 %sum_100, i13 %zext_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1821 'add' 'sum_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_101, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1822 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%xor_ln125_160 = xor i1 %tmp_699, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1823 'xor' 'xor_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_281 = and i1 %tmp_696, i1 %xor_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1824 'and' 'and_ln125_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%select_ln125_160 = select i1 %and_ln125_281, i1 %icmp_ln125_162, i1 %icmp_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1825 'select' 'select_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1826 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%xor_ln125_808 = xor i1 %tmp_700, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1827 'xor' 'xor_ln125_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%and_ln125_282 = and i1 %icmp_ln125_161, i1 %xor_ln125_808" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1828 'and' 'and_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%select_ln125_161 = select i1 %and_ln125_281, i1 %and_ln125_282, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1829 'select' 'select_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_283 = and i1 %and_ln125_281, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1830 'and' 'and_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_161 = xor i1 %select_ln125_160, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1831 'xor' 'xor_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%or_ln125_121 = or i1 %tmp_699, i1 %xor_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1832 'or' 'or_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_162 = xor i1 %tmp_688, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1833 'xor' 'xor_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_284 = and i1 %or_ln125_121, i1 %xor_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1834 'and' 'and_ln125_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_285 = and i1 %tmp_699, i1 %select_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1835 'and' 'and_ln125_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%or_ln125_616 = or i1 %and_ln125_283, i1 %and_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1836 'or' 'or_ln125_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%xor_ln125_163 = xor i1 %or_ln125_616, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1837 'xor' 'xor_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_286 = and i1 %tmp_688, i1 %xor_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1838 'and' 'and_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_122 = or i1 %and_ln125_284, i1 %and_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1839 'or' 'or_ln125_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_162 = select i1 %and_ln125_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1840 'select' 'select_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_163 = select i1 %or_ln125_122, i13 %select_ln125_162, i13 %sum_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1841 'select' 'select_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%shl_ln125_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_163, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1842 'bitconcatenate' 'shl_ln125_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%sext_ln125_30 = sext i22 %shl_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1843 'sext' 'sext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_70 = add i28 %sext_ln125_30, i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1844 'add' 'add_ln125_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1845 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%sum_102 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_70, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1846 'partselect' 'sum_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1847 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1848 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1849 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%or_ln125_123 = or i1 %tmp_704, i1 %icmp_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1850 'or' 'or_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%and_ln125_287 = and i1 %or_ln125_123, i1 %tmp_706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1851 'and' 'and_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%zext_ln125_41 = zext i1 %and_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1852 'zext' 'zext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_103 = add i13 %sum_102, i13 %zext_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1853 'add' 'sum_103' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_103, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1854 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%xor_ln125_164 = xor i1 %tmp_712, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1855 'xor' 'xor_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1856 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_288 = and i1 %tmp_709, i1 %xor_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1856 'and' 'and_ln125_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_70, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1857 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.70ns)   --->   "%icmp_ln125_165 = icmp_eq  i5 %tmp_161, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1858 'icmp' 'icmp_ln125_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_70, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1859 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1860 [1/1] (0.70ns)   --->   "%icmp_ln125_166 = icmp_eq  i6 %tmp_163, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1860 'icmp' 'icmp_ln125_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1861 [1/1] (0.70ns)   --->   "%icmp_ln125_167 = icmp_eq  i6 %tmp_163, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1861 'icmp' 'icmp_ln125_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%select_ln125_164 = select i1 %and_ln125_288, i1 %icmp_ln125_166, i1 %icmp_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1862 'select' 'select_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1863 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%xor_ln125_809 = xor i1 %tmp_715, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1864 'xor' 'xor_ln125_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%and_ln125_289 = and i1 %icmp_ln125_165, i1 %xor_ln125_809" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1865 'and' 'and_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%select_ln125_165 = select i1 %and_ln125_288, i1 %and_ln125_289, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1866 'select' 'select_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_290 = and i1 %and_ln125_288, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1867 'and' 'and_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_165 = xor i1 %select_ln125_164, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1868 'xor' 'xor_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%or_ln125_124 = or i1 %tmp_712, i1 %xor_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1869 'or' 'or_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_166 = xor i1 %tmp_703, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1870 'xor' 'xor_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_291 = and i1 %or_ln125_124, i1 %xor_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1871 'and' 'and_ln125_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_292 = and i1 %tmp_712, i1 %select_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1872 'and' 'and_ln125_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%or_ln125_617 = or i1 %and_ln125_290, i1 %and_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1873 'or' 'or_ln125_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%xor_ln125_167 = xor i1 %or_ln125_617, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1874 'xor' 'xor_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_293 = and i1 %tmp_703, i1 %xor_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1875 'and' 'and_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1876 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_125 = or i1 %and_ln125_291, i1 %and_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1876 'or' 'or_ln125_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln126_88 = sext i13 %query_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1877 'sext' 'sext_ln126_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sub_ln126_42 = sub i14 %sext_ln126_88, i14 %sext_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1878 'sub' 'sub_ln126_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1879 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sext_ln126_89 = sext i14 %sub_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1879 'sext' 'sext_ln126_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_42 = mul i28 %sext_ln126_89, i28 %sext_ln126_89" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1880 'mul' 'mul_ln126_42' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln125_42 = trunc i28 %mul_ln126_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1881 'trunc' 'trunc_ln125_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.70ns)   --->   "%icmp_ln125_168 = icmp_ne  i8 %trunc_ln125_42, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1882 'icmp' 'icmp_ln125_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln126_90 = sext i13 %query_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1883 'sext' 'sext_ln126_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1884 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sub_ln126_43 = sub i14 %sext_ln126_90, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1884 'sub' 'sub_ln126_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1885 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sext_ln126_91 = sext i14 %sub_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1885 'sext' 'sext_ln126_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1886 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_43 = mul i28 %sext_ln126_91, i28 %sext_ln126_91" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1886 'mul' 'mul_ln126_43' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln125_43 = trunc i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1887 'trunc' 'trunc_ln125_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.70ns)   --->   "%icmp_ln125_172 = icmp_ne  i8 %trunc_ln125_43, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1888 'icmp' 'icmp_ln125_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%sum_110 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_44, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1889 'partselect' 'sum_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_44, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1890 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_44, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1891 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_44, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1892 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%or_ln125_132 = or i1 %tmp_760, i1 %icmp_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1893 'or' 'or_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%and_ln125_308 = and i1 %or_ln125_132, i1 %tmp_763" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1894 'and' 'and_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%zext_ln125_44 = zext i1 %and_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1895 'zext' 'zext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1896 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_111 = add i13 %sum_110, i13 %zext_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1896 'add' 'sum_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_111, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1897 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%xor_ln125_176 = xor i1 %tmp_766, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1898 'xor' 'xor_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_309 = and i1 %tmp_764, i1 %xor_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1899 'and' 'and_ln125_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%select_ln125_176 = select i1 %and_ln125_309, i1 %icmp_ln125_178, i1 %icmp_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1900 'select' 'select_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_44, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1901 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%xor_ln125_812 = xor i1 %tmp_767, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1902 'xor' 'xor_ln125_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%and_ln125_310 = and i1 %icmp_ln125_177, i1 %xor_ln125_812" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1903 'and' 'and_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%select_ln125_177 = select i1 %and_ln125_309, i1 %and_ln125_310, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1904 'select' 'select_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_311 = and i1 %and_ln125_309, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1905 'and' 'and_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_177 = xor i1 %select_ln125_176, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1906 'xor' 'xor_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%or_ln125_133 = or i1 %tmp_766, i1 %xor_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1907 'or' 'or_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_178 = xor i1 %tmp_757, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1908 'xor' 'xor_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1909 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_312 = and i1 %or_ln125_133, i1 %xor_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1909 'and' 'and_ln125_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_313 = and i1 %tmp_766, i1 %select_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1910 'and' 'and_ln125_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%or_ln125_620 = or i1 %and_ln125_311, i1 %and_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1911 'or' 'or_ln125_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%xor_ln125_179 = xor i1 %or_ln125_620, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1912 'xor' 'xor_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_314 = and i1 %tmp_757, i1 %xor_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1913 'and' 'and_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_134 = or i1 %and_ln125_312, i1 %and_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1914 'or' 'or_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_178 = select i1 %and_ln125_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1915 'select' 'select_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_179 = select i1 %or_ln125_134, i13 %select_ln125_178, i13 %sum_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1916 'select' 'select_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%shl_ln125_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_179, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1917 'bitconcatenate' 'shl_ln125_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%sext_ln125_33 = sext i22 %shl_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1918 'sext' 'sext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1919 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_77 = add i28 %sext_ln125_33, i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1919 'add' 'add_ln125_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1920 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%sum_112 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_77, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1921 'partselect' 'sum_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1922 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1923 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1924 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%or_ln125_135 = or i1 %tmp_769, i1 %icmp_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1925 'or' 'or_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%and_ln125_315 = and i1 %or_ln125_135, i1 %tmp_770" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1926 'and' 'and_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%zext_ln125_45 = zext i1 %and_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1927 'zext' 'zext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1928 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_113 = add i13 %sum_112, i13 %zext_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1928 'add' 'sum_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_113, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1929 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%xor_ln125_180 = xor i1 %tmp_772, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1930 'xor' 'xor_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_316 = and i1 %tmp_771, i1 %xor_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1931 'and' 'and_ln125_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_77, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1932 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.70ns)   --->   "%icmp_ln125_181 = icmp_eq  i5 %tmp_177, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1933 'icmp' 'icmp_ln125_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_77, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1934 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (0.70ns)   --->   "%icmp_ln125_182 = icmp_eq  i6 %tmp_179, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1935 'icmp' 'icmp_ln125_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.70ns)   --->   "%icmp_ln125_183 = icmp_eq  i6 %tmp_179, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1936 'icmp' 'icmp_ln125_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%select_ln125_180 = select i1 %and_ln125_316, i1 %icmp_ln125_182, i1 %icmp_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1937 'select' 'select_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1938 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%xor_ln125_813 = xor i1 %tmp_773, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1939 'xor' 'xor_ln125_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%and_ln125_317 = and i1 %icmp_ln125_181, i1 %xor_ln125_813" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1940 'and' 'and_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%select_ln125_181 = select i1 %and_ln125_316, i1 %and_ln125_317, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1941 'select' 'select_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_318 = and i1 %and_ln125_316, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1942 'and' 'and_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_181 = xor i1 %select_ln125_180, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1943 'xor' 'xor_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%or_ln125_136 = or i1 %tmp_772, i1 %xor_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1944 'or' 'or_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_182 = xor i1 %tmp_768, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1945 'xor' 'xor_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_319 = and i1 %or_ln125_136, i1 %xor_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1946 'and' 'and_ln125_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1947 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_320 = and i1 %tmp_772, i1 %select_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1947 'and' 'and_ln125_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%or_ln125_621 = or i1 %and_ln125_318, i1 %and_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1948 'or' 'or_ln125_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%xor_ln125_183 = xor i1 %or_ln125_621, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1949 'xor' 'xor_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_321 = and i1 %tmp_768, i1 %xor_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1950 'and' 'and_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_137 = or i1 %and_ln125_319, i1 %and_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1951 'or' 'or_ln125_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sub_ln126_46 = sub i14 %sext_ln126_88, i14 %sext_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1952 'sub' 'sub_ln126_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1953 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sext_ln126_94 = sext i14 %sub_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1953 'sext' 'sext_ln126_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1954 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_46 = mul i28 %sext_ln126_94, i28 %sext_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1954 'mul' 'mul_ln126_46' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln125_46 = trunc i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1955 'trunc' 'trunc_ln125_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1956 [1/1] (0.70ns)   --->   "%icmp_ln125_184 = icmp_ne  i8 %trunc_ln125_46, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1956 'icmp' 'icmp_ln125_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sub_ln126_47 = sub i14 %sext_ln126_90, i14 %sext_ln126_82" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1957 'sub' 'sub_ln126_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1958 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sext_ln126_95 = sext i14 %sub_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1958 'sext' 'sext_ln126_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1959 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_47 = mul i28 %sext_ln126_95, i28 %sext_ln126_95" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1959 'mul' 'mul_ln126_47' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln125_47 = trunc i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1960 'trunc' 'trunc_ln125_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (0.70ns)   --->   "%icmp_ln125_188 = icmp_ne  i8 %trunc_ln125_47, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1961 'icmp' 'icmp_ln125_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%sum_120 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_48, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1962 'partselect' 'sum_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1963 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1964 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1965 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%or_ln125_144 = or i1 %tmp_793, i1 %icmp_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1966 'or' 'or_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%and_ln125_336 = and i1 %or_ln125_144, i1 %tmp_794" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1967 'and' 'and_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%zext_ln125_48 = zext i1 %and_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1968 'zext' 'zext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_121 = add i13 %sum_120, i13 %zext_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1969 'add' 'sum_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_121, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1970 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%xor_ln125_192 = xor i1 %tmp_796, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1971 'xor' 'xor_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_337 = and i1 %tmp_795, i1 %xor_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1972 'and' 'and_ln125_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%select_ln125_192 = select i1 %and_ln125_337, i1 %icmp_ln125_194, i1 %icmp_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1973 'select' 'select_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1974 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%xor_ln125_816 = xor i1 %tmp_797, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1975 'xor' 'xor_ln125_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%and_ln125_338 = and i1 %icmp_ln125_193, i1 %xor_ln125_816" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1976 'and' 'and_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%select_ln125_193 = select i1 %and_ln125_337, i1 %and_ln125_338, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1977 'select' 'select_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_339 = and i1 %and_ln125_337, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1978 'and' 'and_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_193 = xor i1 %select_ln125_192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1979 'xor' 'xor_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%or_ln125_145 = or i1 %tmp_796, i1 %xor_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1980 'or' 'or_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_194 = xor i1 %tmp_792, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1981 'xor' 'xor_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_340 = and i1 %or_ln125_145, i1 %xor_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1982 'and' 'and_ln125_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1983 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_341 = and i1 %tmp_796, i1 %select_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1983 'and' 'and_ln125_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%or_ln125_624 = or i1 %and_ln125_339, i1 %and_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1984 'or' 'or_ln125_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%xor_ln125_195 = xor i1 %or_ln125_624, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1985 'xor' 'xor_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_342 = and i1 %tmp_792, i1 %xor_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1986 'and' 'and_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1987 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_146 = or i1 %and_ln125_340, i1 %and_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1987 'or' 'or_ln125_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_84)   --->   "%select_ln125_194 = select i1 %and_ln125_340, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1988 'select' 'select_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_84)   --->   "%select_ln125_195 = select i1 %or_ln125_146, i13 %select_ln125_194, i13 %sum_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1989 'select' 'select_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_84)   --->   "%shl_ln125_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_195, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1990 'bitconcatenate' 'shl_ln125_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_84)   --->   "%sext_ln125_36 = sext i22 %shl_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1991 'sext' 'sext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1992 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_84 = add i28 %sext_ln125_36, i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1992 'add' 'add_ln125_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_84, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1993 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%sum_122 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_84, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1994 'partselect' 'sum_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_84, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1995 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_84, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1996 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_84, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1997 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%or_ln125_147 = or i1 %tmp_799, i1 %icmp_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1998 'or' 'or_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%and_ln125_343 = and i1 %or_ln125_147, i1 %tmp_800" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1999 'and' 'and_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%zext_ln125_49 = zext i1 %and_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2000 'zext' 'zext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_123 = add i13 %sum_122, i13 %zext_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2001 'add' 'sum_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_123, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2002 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%xor_ln125_196 = xor i1 %tmp_802, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2003 'xor' 'xor_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_344 = and i1 %tmp_801, i1 %xor_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2004 'and' 'and_ln125_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_84, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2005 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2006 [1/1] (0.70ns)   --->   "%icmp_ln125_197 = icmp_eq  i5 %tmp_193, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2006 'icmp' 'icmp_ln125_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_84, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2007 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (0.70ns)   --->   "%icmp_ln125_198 = icmp_eq  i6 %tmp_195, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2008 'icmp' 'icmp_ln125_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.70ns)   --->   "%icmp_ln125_199 = icmp_eq  i6 %tmp_195, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2009 'icmp' 'icmp_ln125_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%select_ln125_196 = select i1 %and_ln125_344, i1 %icmp_ln125_198, i1 %icmp_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2010 'select' 'select_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_84, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2011 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%xor_ln125_817 = xor i1 %tmp_803, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2012 'xor' 'xor_ln125_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%and_ln125_345 = and i1 %icmp_ln125_197, i1 %xor_ln125_817" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2013 'and' 'and_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%select_ln125_197 = select i1 %and_ln125_344, i1 %and_ln125_345, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2014 'select' 'select_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_346 = and i1 %and_ln125_344, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2015 'and' 'and_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_197 = xor i1 %select_ln125_196, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2016 'xor' 'xor_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%or_ln125_148 = or i1 %tmp_802, i1 %xor_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2017 'or' 'or_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_198 = xor i1 %tmp_798, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2018 'xor' 'xor_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2019 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_347 = and i1 %or_ln125_148, i1 %xor_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2019 'and' 'and_ln125_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_348 = and i1 %tmp_802, i1 %select_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2020 'and' 'and_ln125_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%or_ln125_625 = or i1 %and_ln125_346, i1 %and_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2021 'or' 'or_ln125_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%xor_ln125_199 = xor i1 %or_ln125_625, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2022 'xor' 'xor_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_349 = and i1 %tmp_798, i1 %xor_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2023 'and' 'and_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_149 = or i1 %and_ln125_347, i1 %and_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2024 'or' 'or_ln125_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln126_102 = sext i13 %query_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2025 'sext' 'sext_ln126_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln126_103 = sext i13 %key_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2026 'sext' 'sext_ln126_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sub_ln126_50 = sub i14 %sext_ln126_102, i14 %sext_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2027 'sub' 'sub_ln126_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sext_ln126_104 = sext i14 %sub_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2028 'sext' 'sext_ln126_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2029 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_50 = mul i28 %sext_ln126_104, i28 %sext_ln126_104" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2029 'mul' 'mul_ln126_50' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln125_50 = trunc i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2030 'trunc' 'trunc_ln125_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/1] (0.70ns)   --->   "%icmp_ln125_200 = icmp_ne  i8 %trunc_ln125_50, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2031 'icmp' 'icmp_ln125_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln126_105 = sext i13 %query_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2032 'sext' 'sext_ln126_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln126_106 = sext i13 %key_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2033 'sext' 'sext_ln126_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sub_ln126_51 = sub i14 %sext_ln126_105, i14 %sext_ln126_106" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2034 'sub' 'sub_ln126_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sext_ln126_107 = sext i14 %sub_ln126_51" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2035 'sext' 'sext_ln126_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_51 = mul i28 %sext_ln126_107, i28 %sext_ln126_107" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2036 'mul' 'mul_ln126_51' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln125_51 = trunc i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2037 'trunc' 'trunc_ln125_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2038 [1/1] (0.70ns)   --->   "%icmp_ln125_204 = icmp_ne  i8 %trunc_ln125_51, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2038 'icmp' 'icmp_ln125_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%sum_130 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_52, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2039 'partselect' 'sum_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_52, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2040 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_52, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2041 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_52, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2042 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%or_ln125_156 = or i1 %tmp_823, i1 %icmp_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2043 'or' 'or_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%and_ln125_364 = and i1 %or_ln125_156, i1 %tmp_824" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2044 'and' 'and_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%zext_ln125_52 = zext i1 %and_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2045 'zext' 'zext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_131 = add i13 %sum_130, i13 %zext_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2046 'add' 'sum_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_131, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2047 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%xor_ln125_208 = xor i1 %tmp_826, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2048 'xor' 'xor_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_365 = and i1 %tmp_825, i1 %xor_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2049 'and' 'and_ln125_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%select_ln125_208 = select i1 %and_ln125_365, i1 %icmp_ln125_210, i1 %icmp_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2050 'select' 'select_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_52, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2051 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%xor_ln125_820 = xor i1 %tmp_827, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2052 'xor' 'xor_ln125_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%and_ln125_366 = and i1 %icmp_ln125_209, i1 %xor_ln125_820" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2053 'and' 'and_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%select_ln125_209 = select i1 %and_ln125_365, i1 %and_ln125_366, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2054 'select' 'select_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_367 = and i1 %and_ln125_365, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2055 'and' 'and_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_209 = xor i1 %select_ln125_208, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2056 'xor' 'xor_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%or_ln125_157 = or i1 %tmp_826, i1 %xor_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2057 'or' 'or_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_210 = xor i1 %tmp_822, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2058 'xor' 'xor_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_368 = and i1 %or_ln125_157, i1 %xor_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2059 'and' 'and_ln125_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_369 = and i1 %tmp_826, i1 %select_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2060 'and' 'and_ln125_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%or_ln125_628 = or i1 %and_ln125_367, i1 %and_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2061 'or' 'or_ln125_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%xor_ln125_211 = xor i1 %or_ln125_628, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2062 'xor' 'xor_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_370 = and i1 %tmp_822, i1 %xor_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2063 'and' 'and_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_158 = or i1 %and_ln125_368, i1 %and_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2064 'or' 'or_ln125_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_91)   --->   "%select_ln125_210 = select i1 %and_ln125_368, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2065 'select' 'select_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_91)   --->   "%select_ln125_211 = select i1 %or_ln125_158, i13 %select_ln125_210, i13 %sum_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2066 'select' 'select_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_91)   --->   "%shl_ln125_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_211, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2067 'bitconcatenate' 'shl_ln125_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_91)   --->   "%sext_ln125_39 = sext i22 %shl_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2068 'sext' 'sext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_91 = add i28 %sext_ln125_39, i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2069 'add' 'add_ln125_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_91, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2070 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%sum_132 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_91, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2071 'partselect' 'sum_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_91, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2072 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_91, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2073 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_91, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2074 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%or_ln125_159 = or i1 %tmp_829, i1 %icmp_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2075 'or' 'or_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%and_ln125_371 = and i1 %or_ln125_159, i1 %tmp_830" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2076 'and' 'and_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%zext_ln125_53 = zext i1 %and_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2077 'zext' 'zext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2078 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_133 = add i13 %sum_132, i13 %zext_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2078 'add' 'sum_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_133, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2079 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%xor_ln125_212 = xor i1 %tmp_832, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2080 'xor' 'xor_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2081 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_372 = and i1 %tmp_831, i1 %xor_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2081 'and' 'and_ln125_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_91, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2082 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (0.70ns)   --->   "%icmp_ln125_213 = icmp_eq  i5 %tmp_209, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2083 'icmp' 'icmp_ln125_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_91, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2084 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.70ns)   --->   "%icmp_ln125_214 = icmp_eq  i6 %tmp_211, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2085 'icmp' 'icmp_ln125_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.70ns)   --->   "%icmp_ln125_215 = icmp_eq  i6 %tmp_211, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2086 'icmp' 'icmp_ln125_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%select_ln125_212 = select i1 %and_ln125_372, i1 %icmp_ln125_214, i1 %icmp_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2087 'select' 'select_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_91, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2088 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%xor_ln125_821 = xor i1 %tmp_833, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2089 'xor' 'xor_ln125_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%and_ln125_373 = and i1 %icmp_ln125_213, i1 %xor_ln125_821" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2090 'and' 'and_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%select_ln125_213 = select i1 %and_ln125_372, i1 %and_ln125_373, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2091 'select' 'select_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_374 = and i1 %and_ln125_372, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2092 'and' 'and_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_213 = xor i1 %select_ln125_212, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2093 'xor' 'xor_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%or_ln125_160 = or i1 %tmp_832, i1 %xor_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2094 'or' 'or_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_214 = xor i1 %tmp_828, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2095 'xor' 'xor_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_375 = and i1 %or_ln125_160, i1 %xor_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2096 'and' 'and_ln125_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_376 = and i1 %tmp_832, i1 %select_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2097 'and' 'and_ln125_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%or_ln125_629 = or i1 %and_ln125_374, i1 %and_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2098 'or' 'or_ln125_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%xor_ln125_215 = xor i1 %or_ln125_629, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2099 'xor' 'xor_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_377 = and i1 %tmp_828, i1 %xor_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2100 'and' 'and_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_161 = or i1 %and_ln125_375, i1 %and_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2101 'or' 'or_ln125_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln126_112 = sext i13 %key_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2102 'sext' 'sext_ln126_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2103 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sub_ln126_54 = sub i14 %sext_ln126_102, i14 %sext_ln126_112" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2103 'sub' 'sub_ln126_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2104 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sext_ln126_113 = sext i14 %sub_ln126_54" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2104 'sext' 'sext_ln126_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2105 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_54 = mul i28 %sext_ln126_113, i28 %sext_ln126_113" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2105 'mul' 'mul_ln126_54' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln125_54 = trunc i28 %mul_ln126_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2106 'trunc' 'trunc_ln125_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.70ns)   --->   "%icmp_ln125_216 = icmp_ne  i8 %trunc_ln125_54, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2107 'icmp' 'icmp_ln125_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln126_114 = sext i13 %key_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2108 'sext' 'sext_ln126_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2109 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sub_ln126_55 = sub i14 %sext_ln126_105, i14 %sext_ln126_114" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2109 'sub' 'sub_ln126_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sext_ln126_115 = sext i14 %sub_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2110 'sext' 'sext_ln126_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2111 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_55 = mul i28 %sext_ln126_115, i28 %sext_ln126_115" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2111 'mul' 'mul_ln126_55' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln125_55 = trunc i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2112 'trunc' 'trunc_ln125_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (0.70ns)   --->   "%icmp_ln125_220 = icmp_ne  i8 %trunc_ln125_55, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2113 'icmp' 'icmp_ln125_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%sum_140 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_56, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2114 'partselect' 'sum_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2115 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2116 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2117 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%or_ln125_168 = or i1 %tmp_853, i1 %icmp_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2118 'or' 'or_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%and_ln125_392 = and i1 %or_ln125_168, i1 %tmp_854" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2119 'and' 'and_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%zext_ln125_56 = zext i1 %and_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2120 'zext' 'zext_ln125_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_141 = add i13 %sum_140, i13 %zext_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2121 'add' 'sum_141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_141, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2122 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%xor_ln125_224 = xor i1 %tmp_856, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2123 'xor' 'xor_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_393 = and i1 %tmp_855, i1 %xor_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2124 'and' 'and_ln125_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%select_ln125_224 = select i1 %and_ln125_393, i1 %icmp_ln125_226, i1 %icmp_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2125 'select' 'select_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2126 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%xor_ln125_824 = xor i1 %tmp_857, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2127 'xor' 'xor_ln125_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%and_ln125_394 = and i1 %icmp_ln125_225, i1 %xor_ln125_824" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2128 'and' 'and_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%select_ln125_225 = select i1 %and_ln125_393, i1 %and_ln125_394, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2129 'select' 'select_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_395 = and i1 %and_ln125_393, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2130 'and' 'and_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_225 = xor i1 %select_ln125_224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2131 'xor' 'xor_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%or_ln125_169 = or i1 %tmp_856, i1 %xor_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2132 'or' 'or_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_226 = xor i1 %tmp_852, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2133 'xor' 'xor_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_396 = and i1 %or_ln125_169, i1 %xor_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2134 'and' 'and_ln125_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_397 = and i1 %tmp_856, i1 %select_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2135 'and' 'and_ln125_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%or_ln125_632 = or i1 %and_ln125_395, i1 %and_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2136 'or' 'or_ln125_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%xor_ln125_227 = xor i1 %or_ln125_632, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2137 'xor' 'xor_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_398 = and i1 %tmp_852, i1 %xor_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2138 'and' 'and_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_170 = or i1 %and_ln125_396, i1 %and_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2139 'or' 'or_ln125_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%select_ln125_226 = select i1 %and_ln125_396, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2140 'select' 'select_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%select_ln125_227 = select i1 %or_ln125_170, i13 %select_ln125_226, i13 %sum_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2141 'select' 'select_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%shl_ln125_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_227, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2142 'bitconcatenate' 'shl_ln125_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%sext_ln125_42 = sext i22 %shl_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2143 'sext' 'sext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2144 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_98 = add i28 %sext_ln125_42, i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2144 'add' 'add_ln125_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2145 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%sum_142 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_98, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2146 'partselect' 'sum_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2147 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2148 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2149 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%or_ln125_171 = or i1 %tmp_859, i1 %icmp_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2150 'or' 'or_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%and_ln125_399 = and i1 %or_ln125_171, i1 %tmp_860" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2151 'and' 'and_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%zext_ln125_57 = zext i1 %and_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2152 'zext' 'zext_ln125_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2153 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_143 = add i13 %sum_142, i13 %zext_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2153 'add' 'sum_143' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_143, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2154 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%xor_ln125_228 = xor i1 %tmp_862, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2155 'xor' 'xor_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_400 = and i1 %tmp_861, i1 %xor_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2156 'and' 'and_ln125_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_98, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2157 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2158 [1/1] (0.70ns)   --->   "%icmp_ln125_229 = icmp_eq  i5 %tmp_225, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2158 'icmp' 'icmp_ln125_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_98, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2159 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2160 [1/1] (0.70ns)   --->   "%icmp_ln125_230 = icmp_eq  i6 %tmp_227, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2160 'icmp' 'icmp_ln125_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.70ns)   --->   "%icmp_ln125_231 = icmp_eq  i6 %tmp_227, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2161 'icmp' 'icmp_ln125_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%select_ln125_228 = select i1 %and_ln125_400, i1 %icmp_ln125_230, i1 %icmp_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2162 'select' 'select_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2163 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%xor_ln125_825 = xor i1 %tmp_863, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2164 'xor' 'xor_ln125_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%and_ln125_401 = and i1 %icmp_ln125_229, i1 %xor_ln125_825" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2165 'and' 'and_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%select_ln125_229 = select i1 %and_ln125_400, i1 %and_ln125_401, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2166 'select' 'select_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_402 = and i1 %and_ln125_400, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2167 'and' 'and_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_229 = xor i1 %select_ln125_228, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2168 'xor' 'xor_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%or_ln125_172 = or i1 %tmp_862, i1 %xor_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2169 'or' 'or_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_230 = xor i1 %tmp_858, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2170 'xor' 'xor_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_403 = and i1 %or_ln125_172, i1 %xor_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2171 'and' 'and_ln125_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_404 = and i1 %tmp_862, i1 %select_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2172 'and' 'and_ln125_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%or_ln125_633 = or i1 %and_ln125_402, i1 %and_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2173 'or' 'or_ln125_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%xor_ln125_231 = xor i1 %or_ln125_633, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2174 'xor' 'xor_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_405 = and i1 %tmp_858, i1 %xor_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2175 'and' 'and_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_173 = or i1 %and_ln125_403, i1 %and_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2176 'or' 'or_ln125_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln126_120 = sext i13 %query_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2177 'sext' 'sext_ln126_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sub_ln126_58 = sub i14 %sext_ln126_120, i14 %sext_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2178 'sub' 'sub_ln126_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sext_ln126_121 = sext i14 %sub_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2179 'sext' 'sext_ln126_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2180 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_58 = mul i28 %sext_ln126_121, i28 %sext_ln126_121" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2180 'mul' 'mul_ln126_58' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln125_58 = trunc i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2181 'trunc' 'trunc_ln125_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2182 [1/1] (0.70ns)   --->   "%icmp_ln125_232 = icmp_ne  i8 %trunc_ln125_58, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2182 'icmp' 'icmp_ln125_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln126_122 = sext i13 %query_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2183 'sext' 'sext_ln126_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2184 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sub_ln126_59 = sub i14 %sext_ln126_122, i14 %sext_ln126_106" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2184 'sub' 'sub_ln126_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sext_ln126_123 = sext i14 %sub_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2185 'sext' 'sext_ln126_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2186 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_59 = mul i28 %sext_ln126_123, i28 %sext_ln126_123" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2186 'mul' 'mul_ln126_59' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2187 [1/1] (0.00ns)   --->   "%trunc_ln125_59 = trunc i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2187 'trunc' 'trunc_ln125_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2188 [1/1] (0.70ns)   --->   "%icmp_ln125_236 = icmp_ne  i8 %trunc_ln125_59, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2188 'icmp' 'icmp_ln125_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%sum_150 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_60, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2189 'partselect' 'sum_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2190 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2191 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2192 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%or_ln125_180 = or i1 %tmp_883, i1 %icmp_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2193 'or' 'or_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%and_ln125_420 = and i1 %or_ln125_180, i1 %tmp_884" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2194 'and' 'and_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node sum_151)   --->   "%zext_ln125_60 = zext i1 %and_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2195 'zext' 'zext_ln125_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2196 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_151 = add i13 %sum_150, i13 %zext_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2196 'add' 'sum_151' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_151, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2197 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%xor_ln125_240 = xor i1 %tmp_886, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2198 'xor' 'xor_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_421 = and i1 %tmp_885, i1 %xor_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2199 'and' 'and_ln125_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%select_ln125_240 = select i1 %and_ln125_421, i1 %icmp_ln125_242, i1 %icmp_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2200 'select' 'select_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_60, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2201 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%xor_ln125_828 = xor i1 %tmp_887, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2202 'xor' 'xor_ln125_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%and_ln125_422 = and i1 %icmp_ln125_241, i1 %xor_ln125_828" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2203 'and' 'and_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%select_ln125_241 = select i1 %and_ln125_421, i1 %and_ln125_422, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2204 'select' 'select_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_423 = and i1 %and_ln125_421, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2205 'and' 'and_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_241 = xor i1 %select_ln125_240, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2206 'xor' 'xor_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%or_ln125_181 = or i1 %tmp_886, i1 %xor_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2207 'or' 'or_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_242 = xor i1 %tmp_882, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2208 'xor' 'xor_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_424 = and i1 %or_ln125_181, i1 %xor_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2209 'and' 'and_ln125_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2210 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_425 = and i1 %tmp_886, i1 %select_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2210 'and' 'and_ln125_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%or_ln125_636 = or i1 %and_ln125_423, i1 %and_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2211 'or' 'or_ln125_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%xor_ln125_243 = xor i1 %or_ln125_636, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2212 'xor' 'xor_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_426 = and i1 %tmp_882, i1 %xor_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2213 'and' 'and_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_182 = or i1 %and_ln125_424, i1 %and_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2214 'or' 'or_ln125_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_242 = select i1 %and_ln125_424, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2215 'select' 'select_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_243 = select i1 %or_ln125_182, i13 %select_ln125_242, i13 %sum_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2216 'select' 'select_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%shl_ln125_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_243, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2217 'bitconcatenate' 'shl_ln125_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%sext_ln125_45 = sext i22 %shl_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2218 'sext' 'sext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2219 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_105 = add i28 %sext_ln125_45, i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2219 'add' 'add_ln125_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.00ns)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2220 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%sum_152 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_105, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2221 'partselect' 'sum_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2222 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2223 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2224 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%or_ln125_183 = or i1 %tmp_889, i1 %icmp_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2225 'or' 'or_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%and_ln125_427 = and i1 %or_ln125_183, i1 %tmp_890" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2226 'and' 'and_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node sum_153)   --->   "%zext_ln125_61 = zext i1 %and_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2227 'zext' 'zext_ln125_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2228 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_153 = add i13 %sum_152, i13 %zext_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2228 'add' 'sum_153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_153, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2229 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%xor_ln125_244 = xor i1 %tmp_892, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2230 'xor' 'xor_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_428 = and i1 %tmp_891, i1 %xor_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2231 'and' 'and_ln125_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_105, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2232 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2233 [1/1] (0.70ns)   --->   "%icmp_ln125_245 = icmp_eq  i5 %tmp_241, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2233 'icmp' 'icmp_ln125_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_105, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2234 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2235 [1/1] (0.70ns)   --->   "%icmp_ln125_246 = icmp_eq  i6 %tmp_243, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2235 'icmp' 'icmp_ln125_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.70ns)   --->   "%icmp_ln125_247 = icmp_eq  i6 %tmp_243, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2236 'icmp' 'icmp_ln125_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%select_ln125_244 = select i1 %and_ln125_428, i1 %icmp_ln125_246, i1 %icmp_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2237 'select' 'select_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2238 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%xor_ln125_829 = xor i1 %tmp_893, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2239 'xor' 'xor_ln125_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%and_ln125_429 = and i1 %icmp_ln125_245, i1 %xor_ln125_829" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2240 'and' 'and_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%select_ln125_245 = select i1 %and_ln125_428, i1 %and_ln125_429, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2241 'select' 'select_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_430 = and i1 %and_ln125_428, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2242 'and' 'and_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_245 = xor i1 %select_ln125_244, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2243 'xor' 'xor_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%or_ln125_184 = or i1 %tmp_892, i1 %xor_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2244 'or' 'or_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_246 = xor i1 %tmp_888, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2245 'xor' 'xor_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_431 = and i1 %or_ln125_184, i1 %xor_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2246 'and' 'and_ln125_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_432 = and i1 %tmp_892, i1 %select_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2247 'and' 'and_ln125_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%or_ln125_637 = or i1 %and_ln125_430, i1 %and_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2248 'or' 'or_ln125_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%xor_ln125_247 = xor i1 %or_ln125_637, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2249 'xor' 'xor_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_433 = and i1 %tmp_888, i1 %xor_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2250 'and' 'and_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_185 = or i1 %and_ln125_431, i1 %and_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2251 'or' 'or_ln125_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sub_ln126_62 = sub i14 %sext_ln126_120, i14 %sext_ln126_112" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2252 'sub' 'sub_ln126_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2253 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sext_ln126_126 = sext i14 %sub_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2253 'sext' 'sext_ln126_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2254 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_62 = mul i28 %sext_ln126_126, i28 %sext_ln126_126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2254 'mul' 'mul_ln126_62' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln125_62 = trunc i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2255 'trunc' 'trunc_ln125_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2256 [1/1] (0.70ns)   --->   "%icmp_ln125_248 = icmp_ne  i8 %trunc_ln125_62, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2256 'icmp' 'icmp_ln125_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sub_ln126_63 = sub i14 %sext_ln126_122, i14 %sext_ln126_114" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2257 'sub' 'sub_ln126_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2258 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sext_ln126_127 = sext i14 %sub_ln126_63" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2258 'sext' 'sext_ln126_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2259 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_63 = mul i28 %sext_ln126_127, i28 %sext_ln126_127" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2259 'mul' 'mul_ln126_63' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2260 [1/1] (0.00ns)   --->   "%trunc_ln125_63 = trunc i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2260 'trunc' 'trunc_ln125_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2261 [1/1] (0.70ns)   --->   "%icmp_ln125_252 = icmp_ne  i8 %trunc_ln125_63, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2261 'icmp' 'icmp_ln125_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%sum_160 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_64, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2262 'partselect' 'sum_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_64, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2263 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_64, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2264 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_449)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_64, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2265 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%or_ln125_192 = or i1 %tmp_913, i1 %icmp_ln125_256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2266 'or' 'or_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%and_ln125_448 = and i1 %or_ln125_192, i1 %tmp_914" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2267 'and' 'and_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node sum_161)   --->   "%zext_ln125_64 = zext i1 %and_ln125_448" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2268 'zext' 'zext_ln125_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2269 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_161 = add i13 %sum_160, i13 %zext_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2269 'add' 'sum_161' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_161, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2270 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_449)   --->   "%xor_ln125_256 = xor i1 %tmp_916, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2271 'xor' 'xor_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_449 = and i1 %tmp_915, i1 %xor_ln125_256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2272 'and' 'and_ln125_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%select_ln125_256 = select i1 %and_ln125_449, i1 %icmp_ln125_258, i1 %icmp_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2273 'select' 'select_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_64, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2274 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%xor_ln125_832 = xor i1 %tmp_917, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2275 'xor' 'xor_ln125_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%and_ln125_450 = and i1 %icmp_ln125_257, i1 %xor_ln125_832" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2276 'and' 'and_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_453)   --->   "%select_ln125_257 = select i1 %and_ln125_449, i1 %and_ln125_450, i1 %icmp_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2277 'select' 'select_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%and_ln125_451 = and i1 %and_ln125_449, i1 %icmp_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2278 'and' 'and_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%xor_ln125_257 = xor i1 %select_ln125_256, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2279 'xor' 'xor_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%or_ln125_193 = or i1 %tmp_916, i1 %xor_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2280 'or' 'or_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_452)   --->   "%xor_ln125_258 = xor i1 %tmp_912, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2281 'xor' 'xor_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_452 = and i1 %or_ln125_193, i1 %xor_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2282 'and' 'and_ln125_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_453 = and i1 %tmp_916, i1 %select_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2283 'and' 'and_ln125_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%or_ln125_640 = or i1 %and_ln125_451, i1 %and_ln125_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2284 'or' 'or_ln125_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%xor_ln125_259 = xor i1 %or_ln125_640, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2285 'xor' 'xor_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_194)   --->   "%and_ln125_454 = and i1 %tmp_912, i1 %xor_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2286 'and' 'and_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_194 = or i1 %and_ln125_452, i1 %and_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2287 'or' 'or_ln125_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%select_ln125_258 = select i1 %and_ln125_452, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2288 'select' 'select_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%select_ln125_259 = select i1 %or_ln125_194, i13 %select_ln125_258, i13 %sum_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2289 'select' 'select_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%shl_ln125_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_259, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2290 'bitconcatenate' 'shl_ln125_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_112)   --->   "%sext_ln125_48 = sext i22 %shl_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2291 'sext' 'sext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_112 = add i28 %sext_ln125_48, i28 %mul_ln126_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2292 'add' 'add_ln125_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2293 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%sum_162 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_112, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2294 'partselect' 'sum_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2295 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2296 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_456)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2297 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%or_ln125_195 = or i1 %tmp_919, i1 %icmp_ln125_260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2298 'or' 'or_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%and_ln125_455 = and i1 %or_ln125_195, i1 %tmp_920" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2299 'and' 'and_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node sum_163)   --->   "%zext_ln125_65 = zext i1 %and_ln125_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2300 'zext' 'zext_ln125_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2301 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_163 = add i13 %sum_162, i13 %zext_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2301 'add' 'sum_163' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_163, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2302 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_456)   --->   "%xor_ln125_260 = xor i1 %tmp_922, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2303 'xor' 'xor_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_456 = and i1 %tmp_921, i1 %xor_ln125_260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2304 'and' 'and_ln125_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_112, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2305 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2306 [1/1] (0.70ns)   --->   "%icmp_ln125_261 = icmp_eq  i5 %tmp_257, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2306 'icmp' 'icmp_ln125_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_112, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2307 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2308 [1/1] (0.70ns)   --->   "%icmp_ln125_262 = icmp_eq  i6 %tmp_259, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2308 'icmp' 'icmp_ln125_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.70ns)   --->   "%icmp_ln125_263 = icmp_eq  i6 %tmp_259, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2309 'icmp' 'icmp_ln125_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%select_ln125_260 = select i1 %and_ln125_456, i1 %icmp_ln125_262, i1 %icmp_ln125_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2310 'select' 'select_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_112, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2311 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%xor_ln125_833 = xor i1 %tmp_923, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2312 'xor' 'xor_ln125_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%and_ln125_457 = and i1 %icmp_ln125_261, i1 %xor_ln125_833" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2313 'and' 'and_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_460)   --->   "%select_ln125_261 = select i1 %and_ln125_456, i1 %and_ln125_457, i1 %icmp_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2314 'select' 'select_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%and_ln125_458 = and i1 %and_ln125_456, i1 %icmp_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2315 'and' 'and_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%xor_ln125_261 = xor i1 %select_ln125_260, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2316 'xor' 'xor_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%or_ln125_196 = or i1 %tmp_922, i1 %xor_ln125_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2317 'or' 'or_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_459)   --->   "%xor_ln125_262 = xor i1 %tmp_918, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2318 'xor' 'xor_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2319 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_459 = and i1 %or_ln125_196, i1 %xor_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2319 'and' 'and_ln125_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_460 = and i1 %tmp_922, i1 %select_ln125_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2320 'and' 'and_ln125_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%or_ln125_641 = or i1 %and_ln125_458, i1 %and_ln125_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2321 'or' 'or_ln125_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%xor_ln125_263 = xor i1 %or_ln125_641, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2322 'xor' 'xor_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_197)   --->   "%and_ln125_461 = and i1 %tmp_918, i1 %xor_ln125_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2323 'and' 'and_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_197 = or i1 %and_ln125_459, i1 %and_ln125_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2324 'or' 'or_ln125_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln126_134 = sext i13 %query_34_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2325 'sext' 'sext_ln126_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln126_135 = sext i13 %key_34_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2326 'sext' 'sext_ln126_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_66)   --->   "%sub_ln126_66 = sub i14 %sext_ln126_134, i14 %sext_ln126_135" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2327 'sub' 'sub_ln126_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_66)   --->   "%sext_ln126_136 = sext i14 %sub_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2328 'sext' 'sext_ln126_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2329 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_66 = mul i28 %sext_ln126_136, i28 %sext_ln126_136" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2329 'mul' 'mul_ln126_66' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2330 [1/1] (0.00ns)   --->   "%trunc_ln125_66 = trunc i28 %mul_ln126_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2330 'trunc' 'trunc_ln125_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2331 [1/1] (0.70ns)   --->   "%icmp_ln125_264 = icmp_ne  i8 %trunc_ln125_66, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2331 'icmp' 'icmp_ln125_264' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln126_137 = sext i13 %query_35_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2332 'sext' 'sext_ln126_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln126_138 = sext i13 %key_35_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2333 'sext' 'sext_ln126_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2334 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_67)   --->   "%sub_ln126_67 = sub i14 %sext_ln126_137, i14 %sext_ln126_138" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2334 'sub' 'sub_ln126_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_67)   --->   "%sext_ln126_139 = sext i14 %sub_ln126_67" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2335 'sext' 'sext_ln126_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2336 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_67 = mul i28 %sext_ln126_139, i28 %sext_ln126_139" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2336 'mul' 'mul_ln126_67' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2337 [1/1] (0.00ns)   --->   "%trunc_ln125_67 = trunc i28 %mul_ln126_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2337 'trunc' 'trunc_ln125_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2338 [1/1] (0.70ns)   --->   "%icmp_ln125_268 = icmp_ne  i8 %trunc_ln125_67, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2338 'icmp' 'icmp_ln125_268' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%sum_170 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_68, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2339 'partselect' 'sum_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_68, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2340 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_68, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2341 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_477)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_68, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2342 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%or_ln125_204 = or i1 %tmp_943, i1 %icmp_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2343 'or' 'or_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%and_ln125_476 = and i1 %or_ln125_204, i1 %tmp_944" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2344 'and' 'and_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node sum_171)   --->   "%zext_ln125_68 = zext i1 %and_ln125_476" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2345 'zext' 'zext_ln125_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2346 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_171 = add i13 %sum_170, i13 %zext_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2346 'add' 'sum_171' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2347 [1/1] (0.00ns)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_171, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2347 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_477)   --->   "%xor_ln125_272 = xor i1 %tmp_946, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2348 'xor' 'xor_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_477 = and i1 %tmp_945, i1 %xor_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2349 'and' 'and_ln125_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%select_ln125_272 = select i1 %and_ln125_477, i1 %icmp_ln125_274, i1 %icmp_ln125_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2350 'select' 'select_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_68, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2351 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%xor_ln125_836 = xor i1 %tmp_947, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2352 'xor' 'xor_ln125_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%and_ln125_478 = and i1 %icmp_ln125_273, i1 %xor_ln125_836" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2353 'and' 'and_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_481)   --->   "%select_ln125_273 = select i1 %and_ln125_477, i1 %and_ln125_478, i1 %icmp_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2354 'select' 'select_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%and_ln125_479 = and i1 %and_ln125_477, i1 %icmp_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2355 'and' 'and_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%xor_ln125_273 = xor i1 %select_ln125_272, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2356 'xor' 'xor_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%or_ln125_205 = or i1 %tmp_946, i1 %xor_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2357 'or' 'or_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_480)   --->   "%xor_ln125_274 = xor i1 %tmp_942, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2358 'xor' 'xor_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_480 = and i1 %or_ln125_205, i1 %xor_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2359 'and' 'and_ln125_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_481 = and i1 %tmp_946, i1 %select_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2360 'and' 'and_ln125_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%or_ln125_644 = or i1 %and_ln125_479, i1 %and_ln125_481" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2361 'or' 'or_ln125_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%xor_ln125_275 = xor i1 %or_ln125_644, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2362 'xor' 'xor_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_206)   --->   "%and_ln125_482 = and i1 %tmp_942, i1 %xor_ln125_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2363 'and' 'and_ln125_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_206 = or i1 %and_ln125_480, i1 %and_ln125_482" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2364 'or' 'or_ln125_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_119)   --->   "%select_ln125_274 = select i1 %and_ln125_480, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2365 'select' 'select_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_119)   --->   "%select_ln125_275 = select i1 %or_ln125_206, i13 %select_ln125_274, i13 %sum_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2366 'select' 'select_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_119)   --->   "%shl_ln125_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_275, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2367 'bitconcatenate' 'shl_ln125_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_119)   --->   "%sext_ln125_51 = sext i22 %shl_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2368 'sext' 'sext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2369 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_119 = add i28 %sext_ln125_51, i28 %mul_ln126_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2369 'add' 'add_ln125_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_119, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2370 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%sum_172 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_119, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2371 'partselect' 'sum_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_119, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2372 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_119, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2373 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_484)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_119, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2374 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%or_ln125_207 = or i1 %tmp_949, i1 %icmp_ln125_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2375 'or' 'or_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%and_ln125_483 = and i1 %or_ln125_207, i1 %tmp_950" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2376 'and' 'and_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node sum_173)   --->   "%zext_ln125_69 = zext i1 %and_ln125_483" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2377 'zext' 'zext_ln125_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2378 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_173 = add i13 %sum_172, i13 %zext_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2378 'add' 'sum_173' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_173, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2379 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_484)   --->   "%xor_ln125_276 = xor i1 %tmp_952, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2380 'xor' 'xor_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_484 = and i1 %tmp_951, i1 %xor_ln125_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2381 'and' 'and_ln125_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_119, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2382 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2383 [1/1] (0.70ns)   --->   "%icmp_ln125_277 = icmp_eq  i5 %tmp_273, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2383 'icmp' 'icmp_ln125_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_119, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2384 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (0.70ns)   --->   "%icmp_ln125_278 = icmp_eq  i6 %tmp_275, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2385 'icmp' 'icmp_ln125_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.70ns)   --->   "%icmp_ln125_279 = icmp_eq  i6 %tmp_275, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2386 'icmp' 'icmp_ln125_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%select_ln125_276 = select i1 %and_ln125_484, i1 %icmp_ln125_278, i1 %icmp_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2387 'select' 'select_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_119, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2388 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%xor_ln125_837 = xor i1 %tmp_953, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2389 'xor' 'xor_ln125_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%and_ln125_485 = and i1 %icmp_ln125_277, i1 %xor_ln125_837" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2390 'and' 'and_ln125_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_488)   --->   "%select_ln125_277 = select i1 %and_ln125_484, i1 %and_ln125_485, i1 %icmp_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2391 'select' 'select_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%and_ln125_486 = and i1 %and_ln125_484, i1 %icmp_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2392 'and' 'and_ln125_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%xor_ln125_277 = xor i1 %select_ln125_276, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2393 'xor' 'xor_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%or_ln125_208 = or i1 %tmp_952, i1 %xor_ln125_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2394 'or' 'or_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_487)   --->   "%xor_ln125_278 = xor i1 %tmp_948, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2395 'xor' 'xor_ln125_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2396 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_487 = and i1 %or_ln125_208, i1 %xor_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2396 'and' 'and_ln125_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_488 = and i1 %tmp_952, i1 %select_ln125_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2397 'and' 'and_ln125_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%or_ln125_645 = or i1 %and_ln125_486, i1 %and_ln125_488" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2398 'or' 'or_ln125_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%xor_ln125_279 = xor i1 %or_ln125_645, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2399 'xor' 'xor_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_209)   --->   "%and_ln125_489 = and i1 %tmp_948, i1 %xor_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2400 'and' 'and_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_209 = or i1 %and_ln125_487, i1 %and_ln125_489" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2401 'or' 'or_ln125_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln126_144 = sext i13 %key_38_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2402 'sext' 'sext_ln126_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2403 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_70)   --->   "%sub_ln126_70 = sub i14 %sext_ln126_134, i14 %sext_ln126_144" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2403 'sub' 'sub_ln126_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2404 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_70)   --->   "%sext_ln126_145 = sext i14 %sub_ln126_70" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2404 'sext' 'sext_ln126_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_70 = mul i28 %sext_ln126_145, i28 %sext_ln126_145" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2405 'mul' 'mul_ln126_70' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln125_70 = trunc i28 %mul_ln126_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2406 'trunc' 'trunc_ln125_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.70ns)   --->   "%icmp_ln125_280 = icmp_ne  i8 %trunc_ln125_70, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2407 'icmp' 'icmp_ln125_280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln126_146 = sext i13 %key_39_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2408 'sext' 'sext_ln126_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2409 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_71)   --->   "%sub_ln126_71 = sub i14 %sext_ln126_137, i14 %sext_ln126_146" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2409 'sub' 'sub_ln126_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2410 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_71)   --->   "%sext_ln126_147 = sext i14 %sub_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2410 'sext' 'sext_ln126_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2411 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_71 = mul i28 %sext_ln126_147, i28 %sext_ln126_147" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2411 'mul' 'mul_ln126_71' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln125_71 = trunc i28 %mul_ln126_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2412 'trunc' 'trunc_ln125_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2413 [1/1] (0.70ns)   --->   "%icmp_ln125_284 = icmp_ne  i8 %trunc_ln125_71, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2413 'icmp' 'icmp_ln125_284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%sum_180 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_72, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2414 'partselect' 'sum_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2415 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2416 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_505)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2417 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%or_ln125_216 = or i1 %tmp_973, i1 %icmp_ln125_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2418 'or' 'or_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%and_ln125_504 = and i1 %or_ln125_216, i1 %tmp_974" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2419 'and' 'and_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node sum_181)   --->   "%zext_ln125_72 = zext i1 %and_ln125_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2420 'zext' 'zext_ln125_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2421 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_181 = add i13 %sum_180, i13 %zext_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2421 'add' 'sum_181' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_181, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2422 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_505)   --->   "%xor_ln125_288 = xor i1 %tmp_976, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2423 'xor' 'xor_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_505 = and i1 %tmp_975, i1 %xor_ln125_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2424 'and' 'and_ln125_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%select_ln125_288 = select i1 %and_ln125_505, i1 %icmp_ln125_290, i1 %icmp_ln125_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2425 'select' 'select_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_72, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2426 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%xor_ln125_840 = xor i1 %tmp_977, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2427 'xor' 'xor_ln125_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%and_ln125_506 = and i1 %icmp_ln125_289, i1 %xor_ln125_840" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2428 'and' 'and_ln125_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_509)   --->   "%select_ln125_289 = select i1 %and_ln125_505, i1 %and_ln125_506, i1 %icmp_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2429 'select' 'select_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%and_ln125_507 = and i1 %and_ln125_505, i1 %icmp_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2430 'and' 'and_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%xor_ln125_289 = xor i1 %select_ln125_288, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2431 'xor' 'xor_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%or_ln125_217 = or i1 %tmp_976, i1 %xor_ln125_289" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2432 'or' 'or_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_508)   --->   "%xor_ln125_290 = xor i1 %tmp_972, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2433 'xor' 'xor_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_508 = and i1 %or_ln125_217, i1 %xor_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2434 'and' 'and_ln125_508' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_509 = and i1 %tmp_976, i1 %select_ln125_289" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2435 'and' 'and_ln125_509' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%or_ln125_648 = or i1 %and_ln125_507, i1 %and_ln125_509" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2436 'or' 'or_ln125_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%xor_ln125_291 = xor i1 %or_ln125_648, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2437 'xor' 'xor_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_218)   --->   "%and_ln125_510 = and i1 %tmp_972, i1 %xor_ln125_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2438 'and' 'and_ln125_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_218 = or i1 %and_ln125_508, i1 %and_ln125_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2439 'or' 'or_ln125_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_126)   --->   "%select_ln125_290 = select i1 %and_ln125_508, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2440 'select' 'select_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_126)   --->   "%select_ln125_291 = select i1 %or_ln125_218, i13 %select_ln125_290, i13 %sum_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2441 'select' 'select_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_126)   --->   "%shl_ln125_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_291, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2442 'bitconcatenate' 'shl_ln125_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_126)   --->   "%sext_ln125_54 = sext i22 %shl_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2443 'sext' 'sext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2444 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_126 = add i28 %sext_ln125_54, i28 %mul_ln126_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2444 'add' 'add_ln125_126' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_126, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2445 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%sum_182 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_126, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2446 'partselect' 'sum_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_126, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2447 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_126, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2448 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_512)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_126, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2449 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%or_ln125_219 = or i1 %tmp_979, i1 %icmp_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2450 'or' 'or_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%and_ln125_511 = and i1 %or_ln125_219, i1 %tmp_980" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2451 'and' 'and_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node sum_183)   --->   "%zext_ln125_73 = zext i1 %and_ln125_511" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2452 'zext' 'zext_ln125_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2453 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_183 = add i13 %sum_182, i13 %zext_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2453 'add' 'sum_183' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_183, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2454 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_512)   --->   "%xor_ln125_292 = xor i1 %tmp_982, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2455 'xor' 'xor_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_512 = and i1 %tmp_981, i1 %xor_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2456 'and' 'and_ln125_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_126, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2457 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2458 [1/1] (0.70ns)   --->   "%icmp_ln125_293 = icmp_eq  i5 %tmp_289, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2458 'icmp' 'icmp_ln125_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_126, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2459 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2460 [1/1] (0.70ns)   --->   "%icmp_ln125_294 = icmp_eq  i6 %tmp_291, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2460 'icmp' 'icmp_ln125_294' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.70ns)   --->   "%icmp_ln125_295 = icmp_eq  i6 %tmp_291, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2461 'icmp' 'icmp_ln125_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%select_ln125_292 = select i1 %and_ln125_512, i1 %icmp_ln125_294, i1 %icmp_ln125_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2462 'select' 'select_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_126, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2463 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%xor_ln125_841 = xor i1 %tmp_983, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2464 'xor' 'xor_ln125_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%and_ln125_513 = and i1 %icmp_ln125_293, i1 %xor_ln125_841" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2465 'and' 'and_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_516)   --->   "%select_ln125_293 = select i1 %and_ln125_512, i1 %and_ln125_513, i1 %icmp_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2466 'select' 'select_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%and_ln125_514 = and i1 %and_ln125_512, i1 %icmp_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2467 'and' 'and_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%xor_ln125_293 = xor i1 %select_ln125_292, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2468 'xor' 'xor_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%or_ln125_220 = or i1 %tmp_982, i1 %xor_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2469 'or' 'or_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_515)   --->   "%xor_ln125_294 = xor i1 %tmp_978, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2470 'xor' 'xor_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_515 = and i1 %or_ln125_220, i1 %xor_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2471 'and' 'and_ln125_515' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_516 = and i1 %tmp_982, i1 %select_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2472 'and' 'and_ln125_516' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%or_ln125_649 = or i1 %and_ln125_514, i1 %and_ln125_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2473 'or' 'or_ln125_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%xor_ln125_295 = xor i1 %or_ln125_649, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2474 'xor' 'xor_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_221)   --->   "%and_ln125_517 = and i1 %tmp_978, i1 %xor_ln125_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2475 'and' 'and_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_221 = or i1 %and_ln125_515, i1 %and_ln125_517" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2476 'or' 'or_ln125_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln126_152 = sext i13 %query_38_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2477 'sext' 'sext_ln126_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_74)   --->   "%sub_ln126_74 = sub i14 %sext_ln126_152, i14 %sext_ln126_135" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2478 'sub' 'sub_ln126_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2479 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_74)   --->   "%sext_ln126_153 = sext i14 %sub_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2479 'sext' 'sext_ln126_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2480 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_74 = mul i28 %sext_ln126_153, i28 %sext_ln126_153" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2480 'mul' 'mul_ln126_74' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2481 [1/1] (0.00ns)   --->   "%trunc_ln125_74 = trunc i28 %mul_ln126_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2481 'trunc' 'trunc_ln125_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2482 [1/1] (0.70ns)   --->   "%icmp_ln125_296 = icmp_ne  i8 %trunc_ln125_74, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2482 'icmp' 'icmp_ln125_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln126_154 = sext i13 %query_39_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2483 'sext' 'sext_ln126_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2484 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_75)   --->   "%sub_ln126_75 = sub i14 %sext_ln126_154, i14 %sext_ln126_138" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2484 'sub' 'sub_ln126_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2485 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_75)   --->   "%sext_ln126_155 = sext i14 %sub_ln126_75" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2485 'sext' 'sext_ln126_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2486 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_75 = mul i28 %sext_ln126_155, i28 %sext_ln126_155" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2486 'mul' 'mul_ln126_75' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2487 [1/1] (0.00ns)   --->   "%trunc_ln125_75 = trunc i28 %mul_ln126_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2487 'trunc' 'trunc_ln125_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2488 [1/1] (0.70ns)   --->   "%icmp_ln125_300 = icmp_ne  i8 %trunc_ln125_75, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2488 'icmp' 'icmp_ln125_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%sum_190 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_76, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2489 'partselect' 'sum_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_76, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2490 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_76, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2491 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_533)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_76, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2492 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%or_ln125_228 = or i1 %tmp_1003, i1 %icmp_ln125_304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2493 'or' 'or_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%and_ln125_532 = and i1 %or_ln125_228, i1 %tmp_1004" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2494 'and' 'and_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node sum_191)   --->   "%zext_ln125_76 = zext i1 %and_ln125_532" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2495 'zext' 'zext_ln125_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2496 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_191 = add i13 %sum_190, i13 %zext_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2496 'add' 'sum_191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_191, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2497 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_533)   --->   "%xor_ln125_304 = xor i1 %tmp_1006, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2498 'xor' 'xor_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_533 = and i1 %tmp_1005, i1 %xor_ln125_304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2499 'and' 'and_ln125_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%select_ln125_304 = select i1 %and_ln125_533, i1 %icmp_ln125_306, i1 %icmp_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2500 'select' 'select_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_76, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2501 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%xor_ln125_844 = xor i1 %tmp_1007, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2502 'xor' 'xor_ln125_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%and_ln125_534 = and i1 %icmp_ln125_305, i1 %xor_ln125_844" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2503 'and' 'and_ln125_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_537)   --->   "%select_ln125_305 = select i1 %and_ln125_533, i1 %and_ln125_534, i1 %icmp_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2504 'select' 'select_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%and_ln125_535 = and i1 %and_ln125_533, i1 %icmp_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2505 'and' 'and_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%xor_ln125_305 = xor i1 %select_ln125_304, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2506 'xor' 'xor_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%or_ln125_229 = or i1 %tmp_1006, i1 %xor_ln125_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2507 'or' 'or_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_536)   --->   "%xor_ln125_306 = xor i1 %tmp_1002, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2508 'xor' 'xor_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_536 = and i1 %or_ln125_229, i1 %xor_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2509 'and' 'and_ln125_536' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_537 = and i1 %tmp_1006, i1 %select_ln125_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2510 'and' 'and_ln125_537' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%or_ln125_652 = or i1 %and_ln125_535, i1 %and_ln125_537" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2511 'or' 'or_ln125_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%xor_ln125_307 = xor i1 %or_ln125_652, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2512 'xor' 'xor_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_230)   --->   "%and_ln125_538 = and i1 %tmp_1002, i1 %xor_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2513 'and' 'and_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_230 = or i1 %and_ln125_536, i1 %and_ln125_538" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2514 'or' 'or_ln125_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_133)   --->   "%select_ln125_306 = select i1 %and_ln125_536, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2515 'select' 'select_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_133)   --->   "%select_ln125_307 = select i1 %or_ln125_230, i13 %select_ln125_306, i13 %sum_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2516 'select' 'select_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_133)   --->   "%shl_ln125_56 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_307, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2517 'bitconcatenate' 'shl_ln125_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_133)   --->   "%sext_ln125_57 = sext i22 %shl_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2518 'sext' 'sext_ln125_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2519 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_133 = add i28 %sext_ln125_57, i28 %mul_ln126_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2519 'add' 'add_ln125_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.00ns)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_133, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2520 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%sum_192 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_133, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2521 'partselect' 'sum_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_133, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2522 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_133, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2523 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_540)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_133, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2524 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%or_ln125_231 = or i1 %tmp_1009, i1 %icmp_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2525 'or' 'or_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%and_ln125_539 = and i1 %or_ln125_231, i1 %tmp_1010" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2526 'and' 'and_ln125_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node sum_193)   --->   "%zext_ln125_77 = zext i1 %and_ln125_539" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2527 'zext' 'zext_ln125_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2528 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_193 = add i13 %sum_192, i13 %zext_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2528 'add' 'sum_193' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_193, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2529 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_540)   --->   "%xor_ln125_308 = xor i1 %tmp_1012, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2530 'xor' 'xor_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_540 = and i1 %tmp_1011, i1 %xor_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2531 'and' 'and_ln125_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_133, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2532 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2533 [1/1] (0.70ns)   --->   "%icmp_ln125_309 = icmp_eq  i5 %tmp_305, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2533 'icmp' 'icmp_ln125_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_133, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2534 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2535 [1/1] (0.70ns)   --->   "%icmp_ln125_310 = icmp_eq  i6 %tmp_307, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2535 'icmp' 'icmp_ln125_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.70ns)   --->   "%icmp_ln125_311 = icmp_eq  i6 %tmp_307, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2536 'icmp' 'icmp_ln125_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%select_ln125_308 = select i1 %and_ln125_540, i1 %icmp_ln125_310, i1 %icmp_ln125_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2537 'select' 'select_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_133, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2538 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%xor_ln125_845 = xor i1 %tmp_1013, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2539 'xor' 'xor_ln125_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%and_ln125_541 = and i1 %icmp_ln125_309, i1 %xor_ln125_845" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2540 'and' 'and_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_544)   --->   "%select_ln125_309 = select i1 %and_ln125_540, i1 %and_ln125_541, i1 %icmp_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2541 'select' 'select_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%and_ln125_542 = and i1 %and_ln125_540, i1 %icmp_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2542 'and' 'and_ln125_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%xor_ln125_309 = xor i1 %select_ln125_308, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2543 'xor' 'xor_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%or_ln125_232 = or i1 %tmp_1012, i1 %xor_ln125_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2544 'or' 'or_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_543)   --->   "%xor_ln125_310 = xor i1 %tmp_1008, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2545 'xor' 'xor_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_543 = and i1 %or_ln125_232, i1 %xor_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2546 'and' 'and_ln125_543' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_544 = and i1 %tmp_1012, i1 %select_ln125_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2547 'and' 'and_ln125_544' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%or_ln125_653 = or i1 %and_ln125_542, i1 %and_ln125_544" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2548 'or' 'or_ln125_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%xor_ln125_311 = xor i1 %or_ln125_653, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2549 'xor' 'xor_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_233)   --->   "%and_ln125_545 = and i1 %tmp_1008, i1 %xor_ln125_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2550 'and' 'and_ln125_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_233 = or i1 %and_ln125_543, i1 %and_ln125_545" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2551 'or' 'or_ln125_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_78)   --->   "%sub_ln126_78 = sub i14 %sext_ln126_152, i14 %sext_ln126_144" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2552 'sub' 'sub_ln126_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2553 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_78)   --->   "%sext_ln126_158 = sext i14 %sub_ln126_78" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2553 'sext' 'sext_ln126_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2554 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_78 = mul i28 %sext_ln126_158, i28 %sext_ln126_158" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2554 'mul' 'mul_ln126_78' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln125_78 = trunc i28 %mul_ln126_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2555 'trunc' 'trunc_ln125_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2556 [1/1] (0.70ns)   --->   "%icmp_ln125_312 = icmp_ne  i8 %trunc_ln125_78, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2556 'icmp' 'icmp_ln125_312' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_79)   --->   "%sub_ln126_79 = sub i14 %sext_ln126_154, i14 %sext_ln126_146" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2557 'sub' 'sub_ln126_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2558 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_79)   --->   "%sext_ln126_159 = sext i14 %sub_ln126_79" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2558 'sext' 'sext_ln126_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2559 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_79 = mul i28 %sext_ln126_159, i28 %sext_ln126_159" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2559 'mul' 'mul_ln126_79' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2560 [1/1] (0.00ns)   --->   "%trunc_ln125_79 = trunc i28 %mul_ln126_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2560 'trunc' 'trunc_ln125_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2561 [1/1] (0.70ns)   --->   "%icmp_ln125_316 = icmp_ne  i8 %trunc_ln125_79, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2561 'icmp' 'icmp_ln125_316' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%sum_200 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_80, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2562 'partselect' 'sum_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_80, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2563 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_80, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2564 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_561)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_80, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2565 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%or_ln125_240 = or i1 %tmp_1033, i1 %icmp_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2566 'or' 'or_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%and_ln125_560 = and i1 %or_ln125_240, i1 %tmp_1034" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2567 'and' 'and_ln125_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node sum_201)   --->   "%zext_ln125_80 = zext i1 %and_ln125_560" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2568 'zext' 'zext_ln125_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2569 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_201 = add i13 %sum_200, i13 %zext_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2569 'add' 'sum_201' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_201, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2570 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_561)   --->   "%xor_ln125_320 = xor i1 %tmp_1036, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2571 'xor' 'xor_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2572 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_561 = and i1 %tmp_1035, i1 %xor_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2572 'and' 'and_ln125_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%select_ln125_320 = select i1 %and_ln125_561, i1 %icmp_ln125_322, i1 %icmp_ln125_323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2573 'select' 'select_ln125_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%tmp_1037 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_80, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2574 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%xor_ln125_848 = xor i1 %tmp_1037, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2575 'xor' 'xor_ln125_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%and_ln125_562 = and i1 %icmp_ln125_321, i1 %xor_ln125_848" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2576 'and' 'and_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_565)   --->   "%select_ln125_321 = select i1 %and_ln125_561, i1 %and_ln125_562, i1 %icmp_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2577 'select' 'select_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%and_ln125_563 = and i1 %and_ln125_561, i1 %icmp_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2578 'and' 'and_ln125_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%xor_ln125_321 = xor i1 %select_ln125_320, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2579 'xor' 'xor_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%or_ln125_241 = or i1 %tmp_1036, i1 %xor_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2580 'or' 'or_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_564)   --->   "%xor_ln125_322 = xor i1 %tmp_1032, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2581 'xor' 'xor_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_564 = and i1 %or_ln125_241, i1 %xor_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2582 'and' 'and_ln125_564' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2583 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_565 = and i1 %tmp_1036, i1 %select_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2583 'and' 'and_ln125_565' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%or_ln125_656 = or i1 %and_ln125_563, i1 %and_ln125_565" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2584 'or' 'or_ln125_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%xor_ln125_323 = xor i1 %or_ln125_656, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2585 'xor' 'xor_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_242)   --->   "%and_ln125_566 = and i1 %tmp_1032, i1 %xor_ln125_323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2586 'and' 'and_ln125_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2587 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_242 = or i1 %and_ln125_564, i1 %and_ln125_566" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2587 'or' 'or_ln125_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%select_ln125_322 = select i1 %and_ln125_564, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2588 'select' 'select_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%select_ln125_323 = select i1 %or_ln125_242, i13 %select_ln125_322, i13 %sum_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2589 'select' 'select_ln125_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%shl_ln125_59 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_323, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2590 'bitconcatenate' 'shl_ln125_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_140)   --->   "%sext_ln125_60 = sext i22 %shl_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2591 'sext' 'sext_ln125_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2592 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_140 = add i28 %sext_ln125_60, i28 %mul_ln126_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2592 'add' 'add_ln125_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_1038 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2593 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%sum_202 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_140, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2594 'partselect' 'sum_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%tmp_1039 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2595 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%tmp_1040 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2596 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_568)   --->   "%tmp_1041 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2597 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%or_ln125_243 = or i1 %tmp_1039, i1 %icmp_ln125_324" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2598 'or' 'or_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%and_ln125_567 = and i1 %or_ln125_243, i1 %tmp_1040" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2599 'and' 'and_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node sum_203)   --->   "%zext_ln125_81 = zext i1 %and_ln125_567" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2600 'zext' 'zext_ln125_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2601 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_203 = add i13 %sum_202, i13 %zext_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2601 'add' 'sum_203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_203, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2602 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_568)   --->   "%xor_ln125_324 = xor i1 %tmp_1042, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2603 'xor' 'xor_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2604 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_568 = and i1 %tmp_1041, i1 %xor_ln125_324" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2604 'and' 'and_ln125_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_140, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2605 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2606 [1/1] (0.70ns)   --->   "%icmp_ln125_325 = icmp_eq  i5 %tmp_321, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2606 'icmp' 'icmp_ln125_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_140, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2607 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2608 [1/1] (0.70ns)   --->   "%icmp_ln125_326 = icmp_eq  i6 %tmp_323, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2608 'icmp' 'icmp_ln125_326' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2609 [1/1] (0.70ns)   --->   "%icmp_ln125_327 = icmp_eq  i6 %tmp_323, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2609 'icmp' 'icmp_ln125_327' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%select_ln125_324 = select i1 %and_ln125_568, i1 %icmp_ln125_326, i1 %icmp_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2610 'select' 'select_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%tmp_1043 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_140, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2611 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%xor_ln125_849 = xor i1 %tmp_1043, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2612 'xor' 'xor_ln125_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%and_ln125_569 = and i1 %icmp_ln125_325, i1 %xor_ln125_849" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2613 'and' 'and_ln125_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_572)   --->   "%select_ln125_325 = select i1 %and_ln125_568, i1 %and_ln125_569, i1 %icmp_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2614 'select' 'select_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%and_ln125_570 = and i1 %and_ln125_568, i1 %icmp_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2615 'and' 'and_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%xor_ln125_325 = xor i1 %select_ln125_324, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2616 'xor' 'xor_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%or_ln125_244 = or i1 %tmp_1042, i1 %xor_ln125_325" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2617 'or' 'or_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_571)   --->   "%xor_ln125_326 = xor i1 %tmp_1038, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2618 'xor' 'xor_ln125_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_571 = and i1 %or_ln125_244, i1 %xor_ln125_326" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2619 'and' 'and_ln125_571' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2620 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_572 = and i1 %tmp_1042, i1 %select_ln125_325" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2620 'and' 'and_ln125_572' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%or_ln125_657 = or i1 %and_ln125_570, i1 %and_ln125_572" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2621 'or' 'or_ln125_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%xor_ln125_327 = xor i1 %or_ln125_657, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2622 'xor' 'xor_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_245)   --->   "%and_ln125_573 = and i1 %tmp_1038, i1 %xor_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2623 'and' 'and_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2624 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_245 = or i1 %and_ln125_571, i1 %and_ln125_573" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2624 'or' 'or_ln125_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln126_166 = sext i13 %query_42_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2625 'sext' 'sext_ln126_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln126_167 = sext i13 %key_42_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2626 'sext' 'sext_ln126_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2627 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_82)   --->   "%sub_ln126_82 = sub i14 %sext_ln126_166, i14 %sext_ln126_167" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2627 'sub' 'sub_ln126_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2628 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_82)   --->   "%sext_ln126_168 = sext i14 %sub_ln126_82" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2628 'sext' 'sext_ln126_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2629 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_82 = mul i28 %sext_ln126_168, i28 %sext_ln126_168" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2629 'mul' 'mul_ln126_82' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln125_82 = trunc i28 %mul_ln126_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2630 'trunc' 'trunc_ln125_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2631 [1/1] (0.70ns)   --->   "%icmp_ln125_328 = icmp_ne  i8 %trunc_ln125_82, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2631 'icmp' 'icmp_ln125_328' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln126_169 = sext i13 %query_43_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2632 'sext' 'sext_ln126_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln126_170 = sext i13 %key_43_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2633 'sext' 'sext_ln126_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2634 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_83)   --->   "%sub_ln126_83 = sub i14 %sext_ln126_169, i14 %sext_ln126_170" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2634 'sub' 'sub_ln126_83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2635 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_83)   --->   "%sext_ln126_171 = sext i14 %sub_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2635 'sext' 'sext_ln126_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2636 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_83 = mul i28 %sext_ln126_171, i28 %sext_ln126_171" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2636 'mul' 'mul_ln126_83' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln125_83 = trunc i28 %mul_ln126_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2637 'trunc' 'trunc_ln125_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2638 [1/1] (0.70ns)   --->   "%icmp_ln125_332 = icmp_ne  i8 %trunc_ln125_83, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2638 'icmp' 'icmp_ln125_332' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%sum_210 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_84, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2639 'partselect' 'sum_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2640 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2641 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_589)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2642 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%or_ln125_252 = or i1 %tmp_1063, i1 %icmp_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2643 'or' 'or_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%and_ln125_588 = and i1 %or_ln125_252, i1 %tmp_1064" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2644 'and' 'and_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node sum_211)   --->   "%zext_ln125_84 = zext i1 %and_ln125_588" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2645 'zext' 'zext_ln125_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2646 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_211 = add i13 %sum_210, i13 %zext_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2646 'add' 'sum_211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_211, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2647 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_589)   --->   "%xor_ln125_336 = xor i1 %tmp_1066, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2648 'xor' 'xor_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2649 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_589 = and i1 %tmp_1065, i1 %xor_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2649 'and' 'and_ln125_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%select_ln125_336 = select i1 %and_ln125_589, i1 %icmp_ln125_338, i1 %icmp_ln125_339" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2650 'select' 'select_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_84, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2651 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%xor_ln125_852 = xor i1 %tmp_1067, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2652 'xor' 'xor_ln125_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%and_ln125_590 = and i1 %icmp_ln125_337, i1 %xor_ln125_852" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2653 'and' 'and_ln125_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_593)   --->   "%select_ln125_337 = select i1 %and_ln125_589, i1 %and_ln125_590, i1 %icmp_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2654 'select' 'select_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%and_ln125_591 = and i1 %and_ln125_589, i1 %icmp_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2655 'and' 'and_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%xor_ln125_337 = xor i1 %select_ln125_336, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2656 'xor' 'xor_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%or_ln125_253 = or i1 %tmp_1066, i1 %xor_ln125_337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2657 'or' 'or_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_592)   --->   "%xor_ln125_338 = xor i1 %tmp_1062, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2658 'xor' 'xor_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2659 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_592 = and i1 %or_ln125_253, i1 %xor_ln125_338" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2659 'and' 'and_ln125_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2660 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_593 = and i1 %tmp_1066, i1 %select_ln125_337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2660 'and' 'and_ln125_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%or_ln125_660 = or i1 %and_ln125_591, i1 %and_ln125_593" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2661 'or' 'or_ln125_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%xor_ln125_339 = xor i1 %or_ln125_660, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2662 'xor' 'xor_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_254)   --->   "%and_ln125_594 = and i1 %tmp_1062, i1 %xor_ln125_339" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2663 'and' 'and_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2664 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_254 = or i1 %and_ln125_592, i1 %and_ln125_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2664 'or' 'or_ln125_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%select_ln125_338 = select i1 %and_ln125_592, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2665 'select' 'select_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%select_ln125_339 = select i1 %or_ln125_254, i13 %select_ln125_338, i13 %sum_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2666 'select' 'select_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%shl_ln125_62 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_339, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2667 'bitconcatenate' 'shl_ln125_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_147)   --->   "%sext_ln125_63 = sext i22 %shl_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2668 'sext' 'sext_ln125_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2669 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_147 = add i28 %sext_ln125_63, i28 %mul_ln126_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2669 'add' 'add_ln125_147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2670 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%sum_212 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_147, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2671 'partselect' 'sum_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2672 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2673 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_596)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2674 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%or_ln125_255 = or i1 %tmp_1069, i1 %icmp_ln125_340" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2675 'or' 'or_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%and_ln125_595 = and i1 %or_ln125_255, i1 %tmp_1070" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2676 'and' 'and_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node sum_213)   --->   "%zext_ln125_85 = zext i1 %and_ln125_595" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2677 'zext' 'zext_ln125_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2678 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_213 = add i13 %sum_212, i13 %zext_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2678 'add' 'sum_213' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_213, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2679 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_596)   --->   "%xor_ln125_340 = xor i1 %tmp_1072, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2680 'xor' 'xor_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2681 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_596 = and i1 %tmp_1071, i1 %xor_ln125_340" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2681 'and' 'and_ln125_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2682 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_147, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2682 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2683 [1/1] (0.70ns)   --->   "%icmp_ln125_341 = icmp_eq  i5 %tmp_337, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2683 'icmp' 'icmp_ln125_341' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2684 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_147, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2684 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2685 [1/1] (0.70ns)   --->   "%icmp_ln125_342 = icmp_eq  i6 %tmp_339, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2685 'icmp' 'icmp_ln125_342' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2686 [1/1] (0.70ns)   --->   "%icmp_ln125_343 = icmp_eq  i6 %tmp_339, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2686 'icmp' 'icmp_ln125_343' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%select_ln125_340 = select i1 %and_ln125_596, i1 %icmp_ln125_342, i1 %icmp_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2687 'select' 'select_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_147, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2688 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%xor_ln125_853 = xor i1 %tmp_1073, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2689 'xor' 'xor_ln125_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%and_ln125_597 = and i1 %icmp_ln125_341, i1 %xor_ln125_853" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2690 'and' 'and_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_600)   --->   "%select_ln125_341 = select i1 %and_ln125_596, i1 %and_ln125_597, i1 %icmp_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2691 'select' 'select_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%and_ln125_598 = and i1 %and_ln125_596, i1 %icmp_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2692 'and' 'and_ln125_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%xor_ln125_341 = xor i1 %select_ln125_340, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2693 'xor' 'xor_ln125_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%or_ln125_256 = or i1 %tmp_1072, i1 %xor_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2694 'or' 'or_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_599)   --->   "%xor_ln125_342 = xor i1 %tmp_1068, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2695 'xor' 'xor_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2696 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_599 = and i1 %or_ln125_256, i1 %xor_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2696 'and' 'and_ln125_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2697 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_600 = and i1 %tmp_1072, i1 %select_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2697 'and' 'and_ln125_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%or_ln125_661 = or i1 %and_ln125_598, i1 %and_ln125_600" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2698 'or' 'or_ln125_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%xor_ln125_343 = xor i1 %or_ln125_661, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2699 'xor' 'xor_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_257)   --->   "%and_ln125_601 = and i1 %tmp_1068, i1 %xor_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2700 'and' 'and_ln125_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2701 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_257 = or i1 %and_ln125_599, i1 %and_ln125_601" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2701 'or' 'or_ln125_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln126_176 = sext i13 %key_46_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2702 'sext' 'sext_ln126_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2703 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_86)   --->   "%sub_ln126_86 = sub i14 %sext_ln126_166, i14 %sext_ln126_176" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2703 'sub' 'sub_ln126_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2704 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_86)   --->   "%sext_ln126_177 = sext i14 %sub_ln126_86" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2704 'sext' 'sext_ln126_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2705 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_86 = mul i28 %sext_ln126_177, i28 %sext_ln126_177" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2705 'mul' 'mul_ln126_86' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln125_86 = trunc i28 %mul_ln126_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2706 'trunc' 'trunc_ln125_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2707 [1/1] (0.70ns)   --->   "%icmp_ln125_344 = icmp_ne  i8 %trunc_ln125_86, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2707 'icmp' 'icmp_ln125_344' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln126_178 = sext i13 %key_47_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2708 'sext' 'sext_ln126_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2709 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_87)   --->   "%sub_ln126_87 = sub i14 %sext_ln126_169, i14 %sext_ln126_178" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2709 'sub' 'sub_ln126_87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2710 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_87)   --->   "%sext_ln126_179 = sext i14 %sub_ln126_87" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2710 'sext' 'sext_ln126_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2711 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_87 = mul i28 %sext_ln126_179, i28 %sext_ln126_179" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2711 'mul' 'mul_ln126_87' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln125_87 = trunc i28 %mul_ln126_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2712 'trunc' 'trunc_ln125_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2713 [1/1] (0.70ns)   --->   "%icmp_ln125_348 = icmp_ne  i8 %trunc_ln125_87, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2713 'icmp' 'icmp_ln125_348' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%sum_220 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_88, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2714 'partselect' 'sum_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%tmp_1093 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_88, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2715 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%tmp_1094 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_88, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2716 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_617)   --->   "%tmp_1095 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_88, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2717 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%or_ln125_264 = or i1 %tmp_1093, i1 %icmp_ln125_352" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2718 'or' 'or_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%and_ln125_616 = and i1 %or_ln125_264, i1 %tmp_1094" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2719 'and' 'and_ln125_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node sum_221)   --->   "%zext_ln125_88 = zext i1 %and_ln125_616" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2720 'zext' 'zext_ln125_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2721 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_221 = add i13 %sum_220, i13 %zext_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2721 'add' 'sum_221' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_221, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2722 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_617)   --->   "%xor_ln125_352 = xor i1 %tmp_1096, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2723 'xor' 'xor_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2724 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_617 = and i1 %tmp_1095, i1 %xor_ln125_352" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2724 'and' 'and_ln125_617' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%select_ln125_352 = select i1 %and_ln125_617, i1 %icmp_ln125_354, i1 %icmp_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2725 'select' 'select_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%tmp_1097 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_88, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2726 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%xor_ln125_856 = xor i1 %tmp_1097, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2727 'xor' 'xor_ln125_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%and_ln125_618 = and i1 %icmp_ln125_353, i1 %xor_ln125_856" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2728 'and' 'and_ln125_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_621)   --->   "%select_ln125_353 = select i1 %and_ln125_617, i1 %and_ln125_618, i1 %icmp_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2729 'select' 'select_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%and_ln125_619 = and i1 %and_ln125_617, i1 %icmp_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2730 'and' 'and_ln125_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%xor_ln125_353 = xor i1 %select_ln125_352, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2731 'xor' 'xor_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%or_ln125_265 = or i1 %tmp_1096, i1 %xor_ln125_353" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2732 'or' 'or_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_620)   --->   "%xor_ln125_354 = xor i1 %tmp_1092, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2733 'xor' 'xor_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_620 = and i1 %or_ln125_265, i1 %xor_ln125_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2734 'and' 'and_ln125_620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2735 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_621 = and i1 %tmp_1096, i1 %select_ln125_353" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2735 'and' 'and_ln125_621' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%or_ln125_664 = or i1 %and_ln125_619, i1 %and_ln125_621" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2736 'or' 'or_ln125_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%xor_ln125_355 = xor i1 %or_ln125_664, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2737 'xor' 'xor_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_266)   --->   "%and_ln125_622 = and i1 %tmp_1092, i1 %xor_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2738 'and' 'and_ln125_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2739 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_266 = or i1 %and_ln125_620, i1 %and_ln125_622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2739 'or' 'or_ln125_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%select_ln125_354 = select i1 %and_ln125_620, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2740 'select' 'select_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%select_ln125_355 = select i1 %or_ln125_266, i13 %select_ln125_354, i13 %sum_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2741 'select' 'select_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%shl_ln125_65 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_355, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2742 'bitconcatenate' 'shl_ln125_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_154)   --->   "%sext_ln125_66 = sext i22 %shl_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2743 'sext' 'sext_ln125_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2744 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_154 = add i28 %sext_ln125_66, i28 %mul_ln126_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2744 'add' 'add_ln125_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2745 [1/1] (0.00ns)   --->   "%tmp_1098 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2745 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%sum_222 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_154, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2746 'partselect' 'sum_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2747 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2748 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_624)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2749 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%or_ln125_267 = or i1 %tmp_1099, i1 %icmp_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2750 'or' 'or_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%and_ln125_623 = and i1 %or_ln125_267, i1 %tmp_1100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2751 'and' 'and_ln125_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node sum_223)   --->   "%zext_ln125_89 = zext i1 %and_ln125_623" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2752 'zext' 'zext_ln125_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2753 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_223 = add i13 %sum_222, i13 %zext_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2753 'add' 'sum_223' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2754 [1/1] (0.00ns)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_223, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2754 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_624)   --->   "%xor_ln125_356 = xor i1 %tmp_1102, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2755 'xor' 'xor_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2756 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_624 = and i1 %tmp_1101, i1 %xor_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2756 'and' 'and_ln125_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_154, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2757 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2758 [1/1] (0.70ns)   --->   "%icmp_ln125_357 = icmp_eq  i5 %tmp_353, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2758 'icmp' 'icmp_ln125_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_154, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2759 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2760 [1/1] (0.70ns)   --->   "%icmp_ln125_358 = icmp_eq  i6 %tmp_355, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2760 'icmp' 'icmp_ln125_358' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2761 [1/1] (0.70ns)   --->   "%icmp_ln125_359 = icmp_eq  i6 %tmp_355, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2761 'icmp' 'icmp_ln125_359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%select_ln125_356 = select i1 %and_ln125_624, i1 %icmp_ln125_358, i1 %icmp_ln125_359" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2762 'select' 'select_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_154, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2763 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%xor_ln125_857 = xor i1 %tmp_1103, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2764 'xor' 'xor_ln125_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%and_ln125_625 = and i1 %icmp_ln125_357, i1 %xor_ln125_857" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2765 'and' 'and_ln125_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_628)   --->   "%select_ln125_357 = select i1 %and_ln125_624, i1 %and_ln125_625, i1 %icmp_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2766 'select' 'select_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%and_ln125_626 = and i1 %and_ln125_624, i1 %icmp_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2767 'and' 'and_ln125_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%xor_ln125_357 = xor i1 %select_ln125_356, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2768 'xor' 'xor_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%or_ln125_268 = or i1 %tmp_1102, i1 %xor_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2769 'or' 'or_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_627)   --->   "%xor_ln125_358 = xor i1 %tmp_1098, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2770 'xor' 'xor_ln125_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2771 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_627 = and i1 %or_ln125_268, i1 %xor_ln125_358" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2771 'and' 'and_ln125_627' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2772 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_628 = and i1 %tmp_1102, i1 %select_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2772 'and' 'and_ln125_628' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%or_ln125_665 = or i1 %and_ln125_626, i1 %and_ln125_628" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2773 'or' 'or_ln125_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%xor_ln125_359 = xor i1 %or_ln125_665, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2774 'xor' 'xor_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_269)   --->   "%and_ln125_629 = and i1 %tmp_1098, i1 %xor_ln125_359" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2775 'and' 'and_ln125_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2776 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_269 = or i1 %and_ln125_627, i1 %and_ln125_629" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2776 'or' 'or_ln125_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln126_184 = sext i13 %query_46_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2777 'sext' 'sext_ln126_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2778 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_90)   --->   "%sub_ln126_90 = sub i14 %sext_ln126_184, i14 %sext_ln126_167" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2778 'sub' 'sub_ln126_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2779 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_90)   --->   "%sext_ln126_185 = sext i14 %sub_ln126_90" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2779 'sext' 'sext_ln126_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2780 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_90 = mul i28 %sext_ln126_185, i28 %sext_ln126_185" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2780 'mul' 'mul_ln126_90' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln125_90 = trunc i28 %mul_ln126_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2781 'trunc' 'trunc_ln125_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2782 [1/1] (0.70ns)   --->   "%icmp_ln125_360 = icmp_ne  i8 %trunc_ln125_90, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2782 'icmp' 'icmp_ln125_360' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln126_186 = sext i13 %query_47_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2783 'sext' 'sext_ln126_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2784 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_91)   --->   "%sub_ln126_91 = sub i14 %sext_ln126_186, i14 %sext_ln126_170" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2784 'sub' 'sub_ln126_91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2785 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_91)   --->   "%sext_ln126_187 = sext i14 %sub_ln126_91" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2785 'sext' 'sext_ln126_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2786 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_91 = mul i28 %sext_ln126_187, i28 %sext_ln126_187" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2786 'mul' 'mul_ln126_91' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2787 [1/1] (0.00ns)   --->   "%trunc_ln125_91 = trunc i28 %mul_ln126_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2787 'trunc' 'trunc_ln125_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2788 [1/1] (0.70ns)   --->   "%icmp_ln125_364 = icmp_ne  i8 %trunc_ln125_91, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2788 'icmp' 'icmp_ln125_364' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%sum_230 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_92, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2789 'partselect' 'sum_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_92, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2790 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_92, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2791 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_645)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_92, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2792 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%or_ln125_276 = or i1 %tmp_1123, i1 %icmp_ln125_368" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2793 'or' 'or_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%and_ln125_644 = and i1 %or_ln125_276, i1 %tmp_1124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2794 'and' 'and_ln125_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node sum_231)   --->   "%zext_ln125_92 = zext i1 %and_ln125_644" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2795 'zext' 'zext_ln125_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2796 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_231 = add i13 %sum_230, i13 %zext_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2796 'add' 'sum_231' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_231, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2797 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_645)   --->   "%xor_ln125_368 = xor i1 %tmp_1126, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2798 'xor' 'xor_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2799 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_645 = and i1 %tmp_1125, i1 %xor_ln125_368" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2799 'and' 'and_ln125_645' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%select_ln125_368 = select i1 %and_ln125_645, i1 %icmp_ln125_370, i1 %icmp_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2800 'select' 'select_ln125_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_92, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2801 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%xor_ln125_860 = xor i1 %tmp_1127, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2802 'xor' 'xor_ln125_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%and_ln125_646 = and i1 %icmp_ln125_369, i1 %xor_ln125_860" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2803 'and' 'and_ln125_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_649)   --->   "%select_ln125_369 = select i1 %and_ln125_645, i1 %and_ln125_646, i1 %icmp_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2804 'select' 'select_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%and_ln125_647 = and i1 %and_ln125_645, i1 %icmp_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2805 'and' 'and_ln125_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%xor_ln125_369 = xor i1 %select_ln125_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2806 'xor' 'xor_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%or_ln125_277 = or i1 %tmp_1126, i1 %xor_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2807 'or' 'or_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_648)   --->   "%xor_ln125_370 = xor i1 %tmp_1122, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2808 'xor' 'xor_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2809 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_648 = and i1 %or_ln125_277, i1 %xor_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2809 'and' 'and_ln125_648' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2810 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_649 = and i1 %tmp_1126, i1 %select_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2810 'and' 'and_ln125_649' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%or_ln125_668 = or i1 %and_ln125_647, i1 %and_ln125_649" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2811 'or' 'or_ln125_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%xor_ln125_371 = xor i1 %or_ln125_668, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2812 'xor' 'xor_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_278)   --->   "%and_ln125_650 = and i1 %tmp_1122, i1 %xor_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2813 'and' 'and_ln125_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2814 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_278 = or i1 %and_ln125_648, i1 %and_ln125_650" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2814 'or' 'or_ln125_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_161)   --->   "%select_ln125_370 = select i1 %and_ln125_648, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2815 'select' 'select_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_161)   --->   "%select_ln125_371 = select i1 %or_ln125_278, i13 %select_ln125_370, i13 %sum_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2816 'select' 'select_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_161)   --->   "%shl_ln125_68 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_371, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2817 'bitconcatenate' 'shl_ln125_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_161)   --->   "%sext_ln125_69 = sext i22 %shl_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2818 'sext' 'sext_ln125_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2819 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_161 = add i28 %sext_ln125_69, i28 %mul_ln126_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2819 'add' 'add_ln125_161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2820 [1/1] (0.00ns)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_161, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2820 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%sum_232 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_161, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2821 'partselect' 'sum_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_161, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2822 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_161, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2823 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_652)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_161, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2824 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%or_ln125_279 = or i1 %tmp_1129, i1 %icmp_ln125_372" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2825 'or' 'or_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%and_ln125_651 = and i1 %or_ln125_279, i1 %tmp_1130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2826 'and' 'and_ln125_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node sum_233)   --->   "%zext_ln125_93 = zext i1 %and_ln125_651" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2827 'zext' 'zext_ln125_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2828 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_233 = add i13 %sum_232, i13 %zext_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2828 'add' 'sum_233' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2829 [1/1] (0.00ns)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_233, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2829 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_652)   --->   "%xor_ln125_372 = xor i1 %tmp_1132, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2830 'xor' 'xor_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2831 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_652 = and i1 %tmp_1131, i1 %xor_ln125_372" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2831 'and' 'and_ln125_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2832 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_161, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2832 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2833 [1/1] (0.70ns)   --->   "%icmp_ln125_373 = icmp_eq  i5 %tmp_369, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2833 'icmp' 'icmp_ln125_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_161, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2834 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2835 [1/1] (0.70ns)   --->   "%icmp_ln125_374 = icmp_eq  i6 %tmp_371, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2835 'icmp' 'icmp_ln125_374' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2836 [1/1] (0.70ns)   --->   "%icmp_ln125_375 = icmp_eq  i6 %tmp_371, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2836 'icmp' 'icmp_ln125_375' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%select_ln125_372 = select i1 %and_ln125_652, i1 %icmp_ln125_374, i1 %icmp_ln125_375" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2837 'select' 'select_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_161, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2838 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%xor_ln125_861 = xor i1 %tmp_1133, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2839 'xor' 'xor_ln125_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%and_ln125_653 = and i1 %icmp_ln125_373, i1 %xor_ln125_861" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2840 'and' 'and_ln125_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_656)   --->   "%select_ln125_373 = select i1 %and_ln125_652, i1 %and_ln125_653, i1 %icmp_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2841 'select' 'select_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%and_ln125_654 = and i1 %and_ln125_652, i1 %icmp_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2842 'and' 'and_ln125_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%xor_ln125_373 = xor i1 %select_ln125_372, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2843 'xor' 'xor_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%or_ln125_280 = or i1 %tmp_1132, i1 %xor_ln125_373" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2844 'or' 'or_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_655)   --->   "%xor_ln125_374 = xor i1 %tmp_1128, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2845 'xor' 'xor_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2846 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_655 = and i1 %or_ln125_280, i1 %xor_ln125_374" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2846 'and' 'and_ln125_655' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2847 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_656 = and i1 %tmp_1132, i1 %select_ln125_373" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2847 'and' 'and_ln125_656' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%or_ln125_669 = or i1 %and_ln125_654, i1 %and_ln125_656" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2848 'or' 'or_ln125_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%xor_ln125_375 = xor i1 %or_ln125_669, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2849 'xor' 'xor_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_281)   --->   "%and_ln125_657 = and i1 %tmp_1128, i1 %xor_ln125_375" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2850 'and' 'and_ln125_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_281 = or i1 %and_ln125_655, i1 %and_ln125_657" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2851 'or' 'or_ln125_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2852 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_94)   --->   "%sub_ln126_94 = sub i14 %sext_ln126_184, i14 %sext_ln126_176" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2852 'sub' 'sub_ln126_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2853 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_94)   --->   "%sext_ln126_190 = sext i14 %sub_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2853 'sext' 'sext_ln126_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2854 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_94 = mul i28 %sext_ln126_190, i28 %sext_ln126_190" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2854 'mul' 'mul_ln126_94' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln125_94 = trunc i28 %mul_ln126_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2855 'trunc' 'trunc_ln125_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2856 [1/1] (0.70ns)   --->   "%icmp_ln125_376 = icmp_ne  i8 %trunc_ln125_94, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2856 'icmp' 'icmp_ln125_376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2857 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_95)   --->   "%sub_ln126_95 = sub i14 %sext_ln126_186, i14 %sext_ln126_178" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2857 'sub' 'sub_ln126_95' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2858 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_95)   --->   "%sext_ln126_191 = sext i14 %sub_ln126_95" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2858 'sext' 'sext_ln126_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2859 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_95 = mul i28 %sext_ln126_191, i28 %sext_ln126_191" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2859 'mul' 'mul_ln126_95' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2860 [1/1] (0.00ns)   --->   "%trunc_ln125_95 = trunc i28 %mul_ln126_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2860 'trunc' 'trunc_ln125_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2861 [1/1] (0.70ns)   --->   "%icmp_ln125_380 = icmp_ne  i8 %trunc_ln125_95, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2861 'icmp' 'icmp_ln125_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%sum_240 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_96, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2862 'partselect' 'sum_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_96, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2863 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_96, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2864 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_673)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_96, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2865 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%or_ln125_288 = or i1 %tmp_1153, i1 %icmp_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2866 'or' 'or_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%and_ln125_672 = and i1 %or_ln125_288, i1 %tmp_1154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2867 'and' 'and_ln125_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node sum_241)   --->   "%zext_ln125_96 = zext i1 %and_ln125_672" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2868 'zext' 'zext_ln125_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2869 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_241 = add i13 %sum_240, i13 %zext_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2869 'add' 'sum_241' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_241, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2870 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_673)   --->   "%xor_ln125_384 = xor i1 %tmp_1156, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2871 'xor' 'xor_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2872 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_673 = and i1 %tmp_1155, i1 %xor_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2872 'and' 'and_ln125_673' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_676)   --->   "%select_ln125_384 = select i1 %and_ln125_673, i1 %icmp_ln125_386, i1 %icmp_ln125_387" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2873 'select' 'select_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_677)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_96, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2874 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_677)   --->   "%xor_ln125_864 = xor i1 %tmp_1157, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2875 'xor' 'xor_ln125_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_677)   --->   "%and_ln125_674 = and i1 %icmp_ln125_385, i1 %xor_ln125_864" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2876 'and' 'and_ln125_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_677)   --->   "%select_ln125_385 = select i1 %and_ln125_673, i1 %and_ln125_674, i1 %icmp_ln125_386" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2877 'select' 'select_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_290)   --->   "%and_ln125_675 = and i1 %and_ln125_673, i1 %icmp_ln125_386" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2878 'and' 'and_ln125_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_676)   --->   "%xor_ln125_385 = xor i1 %select_ln125_384, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2879 'xor' 'xor_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_676)   --->   "%or_ln125_289 = or i1 %tmp_1156, i1 %xor_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2880 'or' 'or_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_676)   --->   "%xor_ln125_386 = xor i1 %tmp_1152, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2881 'xor' 'xor_ln125_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2882 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_676 = and i1 %or_ln125_289, i1 %xor_ln125_386" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2882 'and' 'and_ln125_676' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2883 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_677 = and i1 %tmp_1156, i1 %select_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2883 'and' 'and_ln125_677' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_290)   --->   "%or_ln125_672 = or i1 %and_ln125_675, i1 %and_ln125_677" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2884 'or' 'or_ln125_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_290)   --->   "%xor_ln125_387 = xor i1 %or_ln125_672, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2885 'xor' 'xor_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_290)   --->   "%and_ln125_678 = and i1 %tmp_1152, i1 %xor_ln125_387" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2886 'and' 'and_ln125_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2887 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_290 = or i1 %and_ln125_676, i1 %and_ln125_678" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2887 'or' 'or_ln125_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_168)   --->   "%select_ln125_386 = select i1 %and_ln125_676, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2888 'select' 'select_ln125_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_168)   --->   "%select_ln125_387 = select i1 %or_ln125_290, i13 %select_ln125_386, i13 %sum_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2889 'select' 'select_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_168)   --->   "%shl_ln125_71 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_387, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2890 'bitconcatenate' 'shl_ln125_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_168)   --->   "%sext_ln125_72 = sext i22 %shl_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2891 'sext' 'sext_ln125_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2892 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_168 = add i28 %sext_ln125_72, i28 %mul_ln126_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2892 'add' 'add_ln125_168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_168, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2893 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%sum_242 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_168, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2894 'partselect' 'sum_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_168, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2895 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_168, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2896 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_680)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_168, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2897 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%or_ln125_291 = or i1 %tmp_1159, i1 %icmp_ln125_388" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2898 'or' 'or_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%and_ln125_679 = and i1 %or_ln125_291, i1 %tmp_1160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2899 'and' 'and_ln125_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node sum_243)   --->   "%zext_ln125_97 = zext i1 %and_ln125_679" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2900 'zext' 'zext_ln125_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2901 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_243 = add i13 %sum_242, i13 %zext_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2901 'add' 'sum_243' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_243, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2902 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_680)   --->   "%xor_ln125_388 = xor i1 %tmp_1162, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2903 'xor' 'xor_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2904 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_680 = and i1 %tmp_1161, i1 %xor_ln125_388" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2904 'and' 'and_ln125_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_168, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2905 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2906 [1/1] (0.70ns)   --->   "%icmp_ln125_389 = icmp_eq  i5 %tmp_385, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2906 'icmp' 'icmp_ln125_389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_168, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2907 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2908 [1/1] (0.70ns)   --->   "%icmp_ln125_390 = icmp_eq  i6 %tmp_387, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2908 'icmp' 'icmp_ln125_390' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2909 [1/1] (0.70ns)   --->   "%icmp_ln125_391 = icmp_eq  i6 %tmp_387, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2909 'icmp' 'icmp_ln125_391' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_683)   --->   "%select_ln125_388 = select i1 %and_ln125_680, i1 %icmp_ln125_390, i1 %icmp_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2910 'select' 'select_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_684)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_168, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2911 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_684)   --->   "%xor_ln125_865 = xor i1 %tmp_1163, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2912 'xor' 'xor_ln125_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_684)   --->   "%and_ln125_681 = and i1 %icmp_ln125_389, i1 %xor_ln125_865" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2913 'and' 'and_ln125_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_684)   --->   "%select_ln125_389 = select i1 %and_ln125_680, i1 %and_ln125_681, i1 %icmp_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2914 'select' 'select_ln125_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_293)   --->   "%and_ln125_682 = and i1 %and_ln125_680, i1 %icmp_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2915 'and' 'and_ln125_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_683)   --->   "%xor_ln125_389 = xor i1 %select_ln125_388, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2916 'xor' 'xor_ln125_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_683)   --->   "%or_ln125_292 = or i1 %tmp_1162, i1 %xor_ln125_389" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2917 'or' 'or_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_683)   --->   "%xor_ln125_390 = xor i1 %tmp_1158, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2918 'xor' 'xor_ln125_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2919 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_683 = and i1 %or_ln125_292, i1 %xor_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2919 'and' 'and_ln125_683' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2920 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_684 = and i1 %tmp_1162, i1 %select_ln125_389" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2920 'and' 'and_ln125_684' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_293)   --->   "%or_ln125_673 = or i1 %and_ln125_682, i1 %and_ln125_684" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2921 'or' 'or_ln125_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_293)   --->   "%xor_ln125_391 = xor i1 %or_ln125_673, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2922 'xor' 'xor_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_293)   --->   "%and_ln125_685 = and i1 %tmp_1158, i1 %xor_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2923 'and' 'and_ln125_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2924 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_293 = or i1 %and_ln125_683, i1 %and_ln125_685" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2924 'or' 'or_ln125_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln126_198 = sext i13 %query_50_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2925 'sext' 'sext_ln126_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln126_199 = sext i13 %key_50_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2926 'sext' 'sext_ln126_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2927 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_98)   --->   "%sub_ln126_98 = sub i14 %sext_ln126_198, i14 %sext_ln126_199" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2927 'sub' 'sub_ln126_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2928 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_98)   --->   "%sext_ln126_200 = sext i14 %sub_ln126_98" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2928 'sext' 'sext_ln126_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2929 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_98 = mul i28 %sext_ln126_200, i28 %sext_ln126_200" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2929 'mul' 'mul_ln126_98' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2930 [1/1] (0.00ns)   --->   "%trunc_ln125_98 = trunc i28 %mul_ln126_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2930 'trunc' 'trunc_ln125_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2931 [1/1] (0.70ns)   --->   "%icmp_ln125_392 = icmp_ne  i8 %trunc_ln125_98, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2931 'icmp' 'icmp_ln125_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln126_201 = sext i13 %query_51_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2932 'sext' 'sext_ln126_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln126_202 = sext i13 %key_51_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2933 'sext' 'sext_ln126_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2934 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_99)   --->   "%sub_ln126_99 = sub i14 %sext_ln126_201, i14 %sext_ln126_202" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2934 'sub' 'sub_ln126_99' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2935 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_99)   --->   "%sext_ln126_203 = sext i14 %sub_ln126_99" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2935 'sext' 'sext_ln126_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2936 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_99 = mul i28 %sext_ln126_203, i28 %sext_ln126_203" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2936 'mul' 'mul_ln126_99' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2937 [1/1] (0.00ns)   --->   "%trunc_ln125_99 = trunc i28 %mul_ln126_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2937 'trunc' 'trunc_ln125_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2938 [1/1] (0.70ns)   --->   "%icmp_ln125_396 = icmp_ne  i8 %trunc_ln125_99, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2938 'icmp' 'icmp_ln125_396' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%sum_250 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_100, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2939 'partselect' 'sum_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_100, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2940 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_100, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2941 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_701)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_100, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2942 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%or_ln125_300 = or i1 %tmp_1183, i1 %icmp_ln125_400" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2943 'or' 'or_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%and_ln125_700 = and i1 %or_ln125_300, i1 %tmp_1184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2944 'and' 'and_ln125_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node sum_251)   --->   "%zext_ln125_100 = zext i1 %and_ln125_700" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2945 'zext' 'zext_ln125_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2946 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_251 = add i13 %sum_250, i13 %zext_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2946 'add' 'sum_251' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_251, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2947 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_701)   --->   "%xor_ln125_400 = xor i1 %tmp_1186, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2948 'xor' 'xor_ln125_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2949 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_701 = and i1 %tmp_1185, i1 %xor_ln125_400" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2949 'and' 'and_ln125_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_704)   --->   "%select_ln125_400 = select i1 %and_ln125_701, i1 %icmp_ln125_402, i1 %icmp_ln125_403" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2950 'select' 'select_ln125_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_705)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_100, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2951 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_705)   --->   "%xor_ln125_868 = xor i1 %tmp_1187, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2952 'xor' 'xor_ln125_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_705)   --->   "%and_ln125_702 = and i1 %icmp_ln125_401, i1 %xor_ln125_868" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2953 'and' 'and_ln125_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_705)   --->   "%select_ln125_401 = select i1 %and_ln125_701, i1 %and_ln125_702, i1 %icmp_ln125_402" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2954 'select' 'select_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_302)   --->   "%and_ln125_703 = and i1 %and_ln125_701, i1 %icmp_ln125_402" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2955 'and' 'and_ln125_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_704)   --->   "%xor_ln125_401 = xor i1 %select_ln125_400, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2956 'xor' 'xor_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_704)   --->   "%or_ln125_301 = or i1 %tmp_1186, i1 %xor_ln125_401" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2957 'or' 'or_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_704)   --->   "%xor_ln125_402 = xor i1 %tmp_1182, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2958 'xor' 'xor_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2959 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_704 = and i1 %or_ln125_301, i1 %xor_ln125_402" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2959 'and' 'and_ln125_704' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2960 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_705 = and i1 %tmp_1186, i1 %select_ln125_401" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2960 'and' 'and_ln125_705' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_302)   --->   "%or_ln125_676 = or i1 %and_ln125_703, i1 %and_ln125_705" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2961 'or' 'or_ln125_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_302)   --->   "%xor_ln125_403 = xor i1 %or_ln125_676, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2962 'xor' 'xor_ln125_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_302)   --->   "%and_ln125_706 = and i1 %tmp_1182, i1 %xor_ln125_403" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2963 'and' 'and_ln125_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2964 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_302 = or i1 %and_ln125_704, i1 %and_ln125_706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2964 'or' 'or_ln125_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_175)   --->   "%select_ln125_402 = select i1 %and_ln125_704, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2965 'select' 'select_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_175)   --->   "%select_ln125_403 = select i1 %or_ln125_302, i13 %select_ln125_402, i13 %sum_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2966 'select' 'select_ln125_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_175)   --->   "%shl_ln125_74 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_403, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2967 'bitconcatenate' 'shl_ln125_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_175)   --->   "%sext_ln125_75 = sext i22 %shl_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2968 'sext' 'sext_ln125_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2969 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_175 = add i28 %sext_ln125_75, i28 %mul_ln126_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2969 'add' 'add_ln125_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_175, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2970 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%sum_252 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_175, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2971 'partselect' 'sum_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_175, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2972 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%tmp_1190 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_175, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2973 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_708)   --->   "%tmp_1191 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_175, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2974 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%or_ln125_303 = or i1 %tmp_1189, i1 %icmp_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2975 'or' 'or_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%and_ln125_707 = and i1 %or_ln125_303, i1 %tmp_1190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2976 'and' 'and_ln125_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node sum_253)   --->   "%zext_ln125_101 = zext i1 %and_ln125_707" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2977 'zext' 'zext_ln125_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2978 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_253 = add i13 %sum_252, i13 %zext_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2978 'add' 'sum_253' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_253, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2979 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_708)   --->   "%xor_ln125_404 = xor i1 %tmp_1192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2980 'xor' 'xor_ln125_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2981 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_708 = and i1 %tmp_1191, i1 %xor_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2981 'and' 'and_ln125_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2982 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_175, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2982 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2983 [1/1] (0.70ns)   --->   "%icmp_ln125_405 = icmp_eq  i5 %tmp_401, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2983 'icmp' 'icmp_ln125_405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_175, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2984 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2985 [1/1] (0.70ns)   --->   "%icmp_ln125_406 = icmp_eq  i6 %tmp_403, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2985 'icmp' 'icmp_ln125_406' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2986 [1/1] (0.70ns)   --->   "%icmp_ln125_407 = icmp_eq  i6 %tmp_403, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2986 'icmp' 'icmp_ln125_407' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_711)   --->   "%select_ln125_404 = select i1 %and_ln125_708, i1 %icmp_ln125_406, i1 %icmp_ln125_407" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2987 'select' 'select_ln125_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_712)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_175, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2988 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_712)   --->   "%xor_ln125_869 = xor i1 %tmp_1193, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2989 'xor' 'xor_ln125_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_712)   --->   "%and_ln125_709 = and i1 %icmp_ln125_405, i1 %xor_ln125_869" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2990 'and' 'and_ln125_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_712)   --->   "%select_ln125_405 = select i1 %and_ln125_708, i1 %and_ln125_709, i1 %icmp_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2991 'select' 'select_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_305)   --->   "%and_ln125_710 = and i1 %and_ln125_708, i1 %icmp_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2992 'and' 'and_ln125_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_711)   --->   "%xor_ln125_405 = xor i1 %select_ln125_404, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2993 'xor' 'xor_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_711)   --->   "%or_ln125_304 = or i1 %tmp_1192, i1 %xor_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2994 'or' 'or_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_711)   --->   "%xor_ln125_406 = xor i1 %tmp_1188, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2995 'xor' 'xor_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2996 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_711 = and i1 %or_ln125_304, i1 %xor_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2996 'and' 'and_ln125_711' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2997 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_712 = and i1 %tmp_1192, i1 %select_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2997 'and' 'and_ln125_712' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_305)   --->   "%or_ln125_677 = or i1 %and_ln125_710, i1 %and_ln125_712" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2998 'or' 'or_ln125_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_305)   --->   "%xor_ln125_407 = xor i1 %or_ln125_677, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2999 'xor' 'xor_ln125_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_305)   --->   "%and_ln125_713 = and i1 %tmp_1188, i1 %xor_ln125_407" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3000 'and' 'and_ln125_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3001 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_305 = or i1 %and_ln125_711, i1 %and_ln125_713" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3001 'or' 'or_ln125_305' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln126_208 = sext i13 %key_54_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3002 'sext' 'sext_ln126_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3003 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_102)   --->   "%sub_ln126_102 = sub i14 %sext_ln126_198, i14 %sext_ln126_208" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3003 'sub' 'sub_ln126_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3004 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_102)   --->   "%sext_ln126_209 = sext i14 %sub_ln126_102" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3004 'sext' 'sext_ln126_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3005 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_102 = mul i28 %sext_ln126_209, i28 %sext_ln126_209" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3005 'mul' 'mul_ln126_102' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3006 [1/1] (0.00ns)   --->   "%trunc_ln125_102 = trunc i28 %mul_ln126_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3006 'trunc' 'trunc_ln125_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3007 [1/1] (0.70ns)   --->   "%icmp_ln125_408 = icmp_ne  i8 %trunc_ln125_102, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3007 'icmp' 'icmp_ln125_408' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln126_210 = sext i13 %key_55_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3008 'sext' 'sext_ln126_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3009 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_103)   --->   "%sub_ln126_103 = sub i14 %sext_ln126_201, i14 %sext_ln126_210" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3009 'sub' 'sub_ln126_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3010 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_103)   --->   "%sext_ln126_211 = sext i14 %sub_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3010 'sext' 'sext_ln126_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3011 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_103 = mul i28 %sext_ln126_211, i28 %sext_ln126_211" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3011 'mul' 'mul_ln126_103' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3012 [1/1] (0.00ns)   --->   "%trunc_ln125_103 = trunc i28 %mul_ln126_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3012 'trunc' 'trunc_ln125_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3013 [1/1] (0.70ns)   --->   "%icmp_ln125_412 = icmp_ne  i8 %trunc_ln125_103, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3013 'icmp' 'icmp_ln125_412' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%sum_260 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_104, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3014 'partselect' 'sum_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_104, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3015 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_104, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3016 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_729)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_104, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3017 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%or_ln125_312 = or i1 %tmp_1213, i1 %icmp_ln125_416" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3018 'or' 'or_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%and_ln125_728 = and i1 %or_ln125_312, i1 %tmp_1214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3019 'and' 'and_ln125_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node sum_261)   --->   "%zext_ln125_104 = zext i1 %and_ln125_728" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3020 'zext' 'zext_ln125_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3021 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_261 = add i13 %sum_260, i13 %zext_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3021 'add' 'sum_261' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3022 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_261, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3022 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_729)   --->   "%xor_ln125_416 = xor i1 %tmp_1216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3023 'xor' 'xor_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3024 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_729 = and i1 %tmp_1215, i1 %xor_ln125_416" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3024 'and' 'and_ln125_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_732)   --->   "%select_ln125_416 = select i1 %and_ln125_729, i1 %icmp_ln125_418, i1 %icmp_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3025 'select' 'select_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_733)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_104, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3026 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_733)   --->   "%xor_ln125_872 = xor i1 %tmp_1217, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3027 'xor' 'xor_ln125_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_733)   --->   "%and_ln125_730 = and i1 %icmp_ln125_417, i1 %xor_ln125_872" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3028 'and' 'and_ln125_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_733)   --->   "%select_ln125_417 = select i1 %and_ln125_729, i1 %and_ln125_730, i1 %icmp_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3029 'select' 'select_ln125_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_314)   --->   "%and_ln125_731 = and i1 %and_ln125_729, i1 %icmp_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3030 'and' 'and_ln125_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_732)   --->   "%xor_ln125_417 = xor i1 %select_ln125_416, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3031 'xor' 'xor_ln125_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_732)   --->   "%or_ln125_313 = or i1 %tmp_1216, i1 %xor_ln125_417" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3032 'or' 'or_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_732)   --->   "%xor_ln125_418 = xor i1 %tmp_1212, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3033 'xor' 'xor_ln125_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3034 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_732 = and i1 %or_ln125_313, i1 %xor_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3034 'and' 'and_ln125_732' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_733 = and i1 %tmp_1216, i1 %select_ln125_417" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3035 'and' 'and_ln125_733' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_314)   --->   "%or_ln125_680 = or i1 %and_ln125_731, i1 %and_ln125_733" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3036 'or' 'or_ln125_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_314)   --->   "%xor_ln125_419 = xor i1 %or_ln125_680, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3037 'xor' 'xor_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_314)   --->   "%and_ln125_734 = and i1 %tmp_1212, i1 %xor_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3038 'and' 'and_ln125_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3039 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_314 = or i1 %and_ln125_732, i1 %and_ln125_734" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3039 'or' 'or_ln125_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_182)   --->   "%select_ln125_418 = select i1 %and_ln125_732, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3040 'select' 'select_ln125_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_182)   --->   "%select_ln125_419 = select i1 %or_ln125_314, i13 %select_ln125_418, i13 %sum_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3041 'select' 'select_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_182)   --->   "%shl_ln125_77 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_419, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3042 'bitconcatenate' 'shl_ln125_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_182)   --->   "%sext_ln125_78 = sext i22 %shl_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3043 'sext' 'sext_ln125_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3044 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_182 = add i28 %sext_ln125_78, i28 %mul_ln126_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3044 'add' 'add_ln125_182' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_182, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3045 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%sum_262 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_182, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3046 'partselect' 'sum_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_182, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3047 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_182, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3048 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_736)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_182, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3049 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%or_ln125_315 = or i1 %tmp_1219, i1 %icmp_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3050 'or' 'or_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%and_ln125_735 = and i1 %or_ln125_315, i1 %tmp_1220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3051 'and' 'and_ln125_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node sum_263)   --->   "%zext_ln125_105 = zext i1 %and_ln125_735" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3052 'zext' 'zext_ln125_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3053 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_263 = add i13 %sum_262, i13 %zext_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3053 'add' 'sum_263' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_263, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3054 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_736)   --->   "%xor_ln125_420 = xor i1 %tmp_1222, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3055 'xor' 'xor_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_736 = and i1 %tmp_1221, i1 %xor_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3056 'and' 'and_ln125_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3057 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_182, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3057 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3058 [1/1] (0.70ns)   --->   "%icmp_ln125_421 = icmp_eq  i5 %tmp_417, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3058 'icmp' 'icmp_ln125_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_182, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3059 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3060 [1/1] (0.70ns)   --->   "%icmp_ln125_422 = icmp_eq  i6 %tmp_419, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3060 'icmp' 'icmp_ln125_422' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3061 [1/1] (0.70ns)   --->   "%icmp_ln125_423 = icmp_eq  i6 %tmp_419, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3061 'icmp' 'icmp_ln125_423' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_739)   --->   "%select_ln125_420 = select i1 %and_ln125_736, i1 %icmp_ln125_422, i1 %icmp_ln125_423" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3062 'select' 'select_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_740)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_182, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3063 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_740)   --->   "%xor_ln125_873 = xor i1 %tmp_1223, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3064 'xor' 'xor_ln125_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_740)   --->   "%and_ln125_737 = and i1 %icmp_ln125_421, i1 %xor_ln125_873" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3065 'and' 'and_ln125_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_740)   --->   "%select_ln125_421 = select i1 %and_ln125_736, i1 %and_ln125_737, i1 %icmp_ln125_422" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3066 'select' 'select_ln125_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_317)   --->   "%and_ln125_738 = and i1 %and_ln125_736, i1 %icmp_ln125_422" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3067 'and' 'and_ln125_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_739)   --->   "%xor_ln125_421 = xor i1 %select_ln125_420, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3068 'xor' 'xor_ln125_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_739)   --->   "%or_ln125_316 = or i1 %tmp_1222, i1 %xor_ln125_421" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3069 'or' 'or_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_739)   --->   "%xor_ln125_422 = xor i1 %tmp_1218, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3070 'xor' 'xor_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3071 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_739 = and i1 %or_ln125_316, i1 %xor_ln125_422" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3071 'and' 'and_ln125_739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3072 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_740 = and i1 %tmp_1222, i1 %select_ln125_421" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3072 'and' 'and_ln125_740' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_317)   --->   "%or_ln125_681 = or i1 %and_ln125_738, i1 %and_ln125_740" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3073 'or' 'or_ln125_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_317)   --->   "%xor_ln125_423 = xor i1 %or_ln125_681, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3074 'xor' 'xor_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_317)   --->   "%and_ln125_741 = and i1 %tmp_1218, i1 %xor_ln125_423" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3075 'and' 'and_ln125_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3076 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_317 = or i1 %and_ln125_739, i1 %and_ln125_741" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3076 'or' 'or_ln125_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln126_216 = sext i13 %query_54_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3077 'sext' 'sext_ln126_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3078 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_106)   --->   "%sub_ln126_106 = sub i14 %sext_ln126_216, i14 %sext_ln126_199" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3078 'sub' 'sub_ln126_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3079 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_106)   --->   "%sext_ln126_217 = sext i14 %sub_ln126_106" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3079 'sext' 'sext_ln126_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3080 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_106 = mul i28 %sext_ln126_217, i28 %sext_ln126_217" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3080 'mul' 'mul_ln126_106' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln125_106 = trunc i28 %mul_ln126_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3081 'trunc' 'trunc_ln125_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3082 [1/1] (0.70ns)   --->   "%icmp_ln125_424 = icmp_ne  i8 %trunc_ln125_106, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3082 'icmp' 'icmp_ln125_424' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln126_218 = sext i13 %query_55_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3083 'sext' 'sext_ln126_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3084 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_107)   --->   "%sub_ln126_107 = sub i14 %sext_ln126_218, i14 %sext_ln126_202" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3084 'sub' 'sub_ln126_107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3085 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_107)   --->   "%sext_ln126_219 = sext i14 %sub_ln126_107" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3085 'sext' 'sext_ln126_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3086 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_107 = mul i28 %sext_ln126_219, i28 %sext_ln126_219" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3086 'mul' 'mul_ln126_107' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln125_107 = trunc i28 %mul_ln126_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3087 'trunc' 'trunc_ln125_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3088 [1/1] (0.70ns)   --->   "%icmp_ln125_428 = icmp_ne  i8 %trunc_ln125_107, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3088 'icmp' 'icmp_ln125_428' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%sum_270 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_108, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3089 'partselect' 'sum_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_108, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3090 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_108, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3091 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_757)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_108, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3092 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%or_ln125_324 = or i1 %tmp_1243, i1 %icmp_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3093 'or' 'or_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%and_ln125_756 = and i1 %or_ln125_324, i1 %tmp_1244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3094 'and' 'and_ln125_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node sum_271)   --->   "%zext_ln125_108 = zext i1 %and_ln125_756" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3095 'zext' 'zext_ln125_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3096 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_271 = add i13 %sum_270, i13 %zext_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3096 'add' 'sum_271' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_271, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3097 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_757)   --->   "%xor_ln125_432 = xor i1 %tmp_1246, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3098 'xor' 'xor_ln125_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3099 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_757 = and i1 %tmp_1245, i1 %xor_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3099 'and' 'and_ln125_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_760)   --->   "%select_ln125_432 = select i1 %and_ln125_757, i1 %icmp_ln125_434, i1 %icmp_ln125_435" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3100 'select' 'select_ln125_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_761)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_108, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3101 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_761)   --->   "%xor_ln125_876 = xor i1 %tmp_1247, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3102 'xor' 'xor_ln125_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_761)   --->   "%and_ln125_758 = and i1 %icmp_ln125_433, i1 %xor_ln125_876" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3103 'and' 'and_ln125_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_761)   --->   "%select_ln125_433 = select i1 %and_ln125_757, i1 %and_ln125_758, i1 %icmp_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3104 'select' 'select_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_326)   --->   "%and_ln125_759 = and i1 %and_ln125_757, i1 %icmp_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3105 'and' 'and_ln125_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_760)   --->   "%xor_ln125_433 = xor i1 %select_ln125_432, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3106 'xor' 'xor_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_760)   --->   "%or_ln125_325 = or i1 %tmp_1246, i1 %xor_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3107 'or' 'or_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_760)   --->   "%xor_ln125_434 = xor i1 %tmp_1242, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3108 'xor' 'xor_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_760 = and i1 %or_ln125_325, i1 %xor_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3109 'and' 'and_ln125_760' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3110 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_761 = and i1 %tmp_1246, i1 %select_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3110 'and' 'and_ln125_761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_326)   --->   "%or_ln125_684 = or i1 %and_ln125_759, i1 %and_ln125_761" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3111 'or' 'or_ln125_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_326)   --->   "%xor_ln125_435 = xor i1 %or_ln125_684, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3112 'xor' 'xor_ln125_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_326)   --->   "%and_ln125_762 = and i1 %tmp_1242, i1 %xor_ln125_435" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3113 'and' 'and_ln125_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_326 = or i1 %and_ln125_760, i1 %and_ln125_762" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3114 'or' 'or_ln125_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_189)   --->   "%select_ln125_434 = select i1 %and_ln125_760, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3115 'select' 'select_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_189)   --->   "%select_ln125_435 = select i1 %or_ln125_326, i13 %select_ln125_434, i13 %sum_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3116 'select' 'select_ln125_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_189)   --->   "%shl_ln125_80 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_435, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3117 'bitconcatenate' 'shl_ln125_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_189)   --->   "%sext_ln125_81 = sext i22 %shl_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3118 'sext' 'sext_ln125_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3119 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_189 = add i28 %sext_ln125_81, i28 %mul_ln126_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3119 'add' 'add_ln125_189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_189, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3120 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%sum_272 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_189, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3121 'partselect' 'sum_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_189, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3122 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_189, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3123 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_764)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_189, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3124 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%or_ln125_327 = or i1 %tmp_1249, i1 %icmp_ln125_436" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3125 'or' 'or_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%and_ln125_763 = and i1 %or_ln125_327, i1 %tmp_1250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3126 'and' 'and_ln125_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node sum_273)   --->   "%zext_ln125_109 = zext i1 %and_ln125_763" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3127 'zext' 'zext_ln125_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3128 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_273 = add i13 %sum_272, i13 %zext_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3128 'add' 'sum_273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_273, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3129 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_764)   --->   "%xor_ln125_436 = xor i1 %tmp_1252, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3130 'xor' 'xor_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_764 = and i1 %tmp_1251, i1 %xor_ln125_436" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3131 'and' 'and_ln125_764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_189, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3132 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3133 [1/1] (0.70ns)   --->   "%icmp_ln125_437 = icmp_eq  i5 %tmp_433, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3133 'icmp' 'icmp_ln125_437' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3134 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_189, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3134 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3135 [1/1] (0.70ns)   --->   "%icmp_ln125_438 = icmp_eq  i6 %tmp_435, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3135 'icmp' 'icmp_ln125_438' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3136 [1/1] (0.70ns)   --->   "%icmp_ln125_439 = icmp_eq  i6 %tmp_435, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3136 'icmp' 'icmp_ln125_439' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_767)   --->   "%select_ln125_436 = select i1 %and_ln125_764, i1 %icmp_ln125_438, i1 %icmp_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3137 'select' 'select_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_768)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_189, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3138 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_768)   --->   "%xor_ln125_877 = xor i1 %tmp_1253, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3139 'xor' 'xor_ln125_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_768)   --->   "%and_ln125_765 = and i1 %icmp_ln125_437, i1 %xor_ln125_877" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3140 'and' 'and_ln125_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_768)   --->   "%select_ln125_437 = select i1 %and_ln125_764, i1 %and_ln125_765, i1 %icmp_ln125_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3141 'select' 'select_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_329)   --->   "%and_ln125_766 = and i1 %and_ln125_764, i1 %icmp_ln125_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3142 'and' 'and_ln125_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_767)   --->   "%xor_ln125_437 = xor i1 %select_ln125_436, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3143 'xor' 'xor_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_767)   --->   "%or_ln125_328 = or i1 %tmp_1252, i1 %xor_ln125_437" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3144 'or' 'or_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_767)   --->   "%xor_ln125_438 = xor i1 %tmp_1248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3145 'xor' 'xor_ln125_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_767 = and i1 %or_ln125_328, i1 %xor_ln125_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3146 'and' 'and_ln125_767' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3147 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_768 = and i1 %tmp_1252, i1 %select_ln125_437" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3147 'and' 'and_ln125_768' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_329)   --->   "%or_ln125_685 = or i1 %and_ln125_766, i1 %and_ln125_768" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3148 'or' 'or_ln125_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_329)   --->   "%xor_ln125_439 = xor i1 %or_ln125_685, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3149 'xor' 'xor_ln125_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_329)   --->   "%and_ln125_769 = and i1 %tmp_1248, i1 %xor_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3150 'and' 'and_ln125_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_329 = or i1 %and_ln125_767, i1 %and_ln125_769" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3151 'or' 'or_ln125_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3152 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_110)   --->   "%sub_ln126_110 = sub i14 %sext_ln126_216, i14 %sext_ln126_208" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3152 'sub' 'sub_ln126_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3153 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_110)   --->   "%sext_ln126_222 = sext i14 %sub_ln126_110" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3153 'sext' 'sext_ln126_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3154 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_110 = mul i28 %sext_ln126_222, i28 %sext_ln126_222" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3154 'mul' 'mul_ln126_110' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln125_110 = trunc i28 %mul_ln126_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3155 'trunc' 'trunc_ln125_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3156 [1/1] (0.70ns)   --->   "%icmp_ln125_440 = icmp_ne  i8 %trunc_ln125_110, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3156 'icmp' 'icmp_ln125_440' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3157 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_111)   --->   "%sub_ln126_111 = sub i14 %sext_ln126_218, i14 %sext_ln126_210" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3157 'sub' 'sub_ln126_111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3158 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_111)   --->   "%sext_ln126_223 = sext i14 %sub_ln126_111" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3158 'sext' 'sext_ln126_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3159 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_111 = mul i28 %sext_ln126_223, i28 %sext_ln126_223" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3159 'mul' 'mul_ln126_111' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3160 [1/1] (0.00ns)   --->   "%trunc_ln125_111 = trunc i28 %mul_ln126_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3160 'trunc' 'trunc_ln125_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3161 [1/1] (0.70ns)   --->   "%icmp_ln125_444 = icmp_ne  i8 %trunc_ln125_111, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3161 'icmp' 'icmp_ln125_444' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%sum_280 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_112, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3162 'partselect' 'sum_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_112, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3163 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_112, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3164 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_785)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_112, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3165 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%or_ln125_336 = or i1 %tmp_1273, i1 %icmp_ln125_448" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3166 'or' 'or_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%and_ln125_784 = and i1 %or_ln125_336, i1 %tmp_1274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3167 'and' 'and_ln125_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node sum_281)   --->   "%zext_ln125_112 = zext i1 %and_ln125_784" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3168 'zext' 'zext_ln125_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3169 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_281 = add i13 %sum_280, i13 %zext_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3169 'add' 'sum_281' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_281, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3170 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_785)   --->   "%xor_ln125_448 = xor i1 %tmp_1276, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3171 'xor' 'xor_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_785 = and i1 %tmp_1275, i1 %xor_ln125_448" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3172 'and' 'and_ln125_785' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_788)   --->   "%select_ln125_448 = select i1 %and_ln125_785, i1 %icmp_ln125_450, i1 %icmp_ln125_451" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3173 'select' 'select_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_789)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_112, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3174 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_789)   --->   "%xor_ln125_880 = xor i1 %tmp_1277, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3175 'xor' 'xor_ln125_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_789)   --->   "%and_ln125_786 = and i1 %icmp_ln125_449, i1 %xor_ln125_880" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3176 'and' 'and_ln125_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_789)   --->   "%select_ln125_449 = select i1 %and_ln125_785, i1 %and_ln125_786, i1 %icmp_ln125_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3177 'select' 'select_ln125_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_338)   --->   "%and_ln125_787 = and i1 %and_ln125_785, i1 %icmp_ln125_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3178 'and' 'and_ln125_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_788)   --->   "%xor_ln125_449 = xor i1 %select_ln125_448, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3179 'xor' 'xor_ln125_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_788)   --->   "%or_ln125_337 = or i1 %tmp_1276, i1 %xor_ln125_449" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3180 'or' 'or_ln125_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_788)   --->   "%xor_ln125_450 = xor i1 %tmp_1272, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3181 'xor' 'xor_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3182 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_788 = and i1 %or_ln125_337, i1 %xor_ln125_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3182 'and' 'and_ln125_788' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3183 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_789 = and i1 %tmp_1276, i1 %select_ln125_449" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3183 'and' 'and_ln125_789' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_338)   --->   "%or_ln125_688 = or i1 %and_ln125_787, i1 %and_ln125_789" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3184 'or' 'or_ln125_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_338)   --->   "%xor_ln125_451 = xor i1 %or_ln125_688, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3185 'xor' 'xor_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_338)   --->   "%and_ln125_790 = and i1 %tmp_1272, i1 %xor_ln125_451" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3186 'and' 'and_ln125_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3187 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_338 = or i1 %and_ln125_788, i1 %and_ln125_790" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3187 'or' 'or_ln125_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_196)   --->   "%select_ln125_450 = select i1 %and_ln125_788, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3188 'select' 'select_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_196)   --->   "%select_ln125_451 = select i1 %or_ln125_338, i13 %select_ln125_450, i13 %sum_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3189 'select' 'select_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_196)   --->   "%shl_ln125_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_451, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3190 'bitconcatenate' 'shl_ln125_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_196)   --->   "%sext_ln125_84 = sext i22 %shl_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3191 'sext' 'sext_ln125_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3192 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_196 = add i28 %sext_ln125_84, i28 %mul_ln126_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3192 'add' 'add_ln125_196' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_196, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3193 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%sum_282 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_196, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3194 'partselect' 'sum_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_196, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3195 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_196, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3196 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_792)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_196, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3197 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%or_ln125_339 = or i1 %tmp_1279, i1 %icmp_ln125_452" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3198 'or' 'or_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%and_ln125_791 = and i1 %or_ln125_339, i1 %tmp_1280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3199 'and' 'and_ln125_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node sum_283)   --->   "%zext_ln125_113 = zext i1 %and_ln125_791" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3200 'zext' 'zext_ln125_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3201 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_283 = add i13 %sum_282, i13 %zext_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3201 'add' 'sum_283' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_283, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3202 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_792)   --->   "%xor_ln125_452 = xor i1 %tmp_1282, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3203 'xor' 'xor_ln125_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3204 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_792 = and i1 %tmp_1281, i1 %xor_ln125_452" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3204 'and' 'and_ln125_792' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_196, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3205 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3206 [1/1] (0.70ns)   --->   "%icmp_ln125_453 = icmp_eq  i5 %tmp_449, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3206 'icmp' 'icmp_ln125_453' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3207 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_196, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3207 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3208 [1/1] (0.70ns)   --->   "%icmp_ln125_454 = icmp_eq  i6 %tmp_451, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3208 'icmp' 'icmp_ln125_454' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.70ns)   --->   "%icmp_ln125_455 = icmp_eq  i6 %tmp_451, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3209 'icmp' 'icmp_ln125_455' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_795)   --->   "%select_ln125_452 = select i1 %and_ln125_792, i1 %icmp_ln125_454, i1 %icmp_ln125_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3210 'select' 'select_ln125_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_796)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_196, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3211 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_796)   --->   "%xor_ln125_881 = xor i1 %tmp_1283, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3212 'xor' 'xor_ln125_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_796)   --->   "%and_ln125_793 = and i1 %icmp_ln125_453, i1 %xor_ln125_881" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3213 'and' 'and_ln125_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_796)   --->   "%select_ln125_453 = select i1 %and_ln125_792, i1 %and_ln125_793, i1 %icmp_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3214 'select' 'select_ln125_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_341)   --->   "%and_ln125_794 = and i1 %and_ln125_792, i1 %icmp_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3215 'and' 'and_ln125_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_795)   --->   "%xor_ln125_453 = xor i1 %select_ln125_452, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3216 'xor' 'xor_ln125_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_795)   --->   "%or_ln125_340 = or i1 %tmp_1282, i1 %xor_ln125_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3217 'or' 'or_ln125_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_795)   --->   "%xor_ln125_454 = xor i1 %tmp_1278, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3218 'xor' 'xor_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_795 = and i1 %or_ln125_340, i1 %xor_ln125_454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3219 'and' 'and_ln125_795' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_796 = and i1 %tmp_1282, i1 %select_ln125_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3220 'and' 'and_ln125_796' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_341)   --->   "%or_ln125_689 = or i1 %and_ln125_794, i1 %and_ln125_796" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3221 'or' 'or_ln125_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_341)   --->   "%xor_ln125_455 = xor i1 %or_ln125_689, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3222 'xor' 'xor_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_341)   --->   "%and_ln125_797 = and i1 %tmp_1278, i1 %xor_ln125_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3223 'and' 'and_ln125_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3224 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_341 = or i1 %and_ln125_795, i1 %and_ln125_797" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3224 'or' 'or_ln125_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln126_230 = sext i13 %query_58_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3225 'sext' 'sext_ln126_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln126_231 = sext i13 %key_58_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3226 'sext' 'sext_ln126_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3227 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_114)   --->   "%sub_ln126_114 = sub i14 %sext_ln126_230, i14 %sext_ln126_231" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3227 'sub' 'sub_ln126_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3228 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_114)   --->   "%sext_ln126_232 = sext i14 %sub_ln126_114" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3228 'sext' 'sext_ln126_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3229 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_114 = mul i28 %sext_ln126_232, i28 %sext_ln126_232" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3229 'mul' 'mul_ln126_114' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3230 [1/1] (0.00ns)   --->   "%trunc_ln125_114 = trunc i28 %mul_ln126_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3230 'trunc' 'trunc_ln125_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3231 [1/1] (0.70ns)   --->   "%icmp_ln125_456 = icmp_ne  i8 %trunc_ln125_114, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3231 'icmp' 'icmp_ln125_456' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln126_233 = sext i13 %query_59_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3232 'sext' 'sext_ln126_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3233 [1/1] (0.00ns)   --->   "%sext_ln126_234 = sext i13 %key_59_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3233 'sext' 'sext_ln126_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3234 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_115)   --->   "%sub_ln126_115 = sub i14 %sext_ln126_233, i14 %sext_ln126_234" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3234 'sub' 'sub_ln126_115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3235 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_115)   --->   "%sext_ln126_235 = sext i14 %sub_ln126_115" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3235 'sext' 'sext_ln126_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3236 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_115 = mul i28 %sext_ln126_235, i28 %sext_ln126_235" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3236 'mul' 'mul_ln126_115' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3237 [1/1] (0.00ns)   --->   "%trunc_ln125_115 = trunc i28 %mul_ln126_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3237 'trunc' 'trunc_ln125_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3238 [1/1] (0.70ns)   --->   "%icmp_ln125_460 = icmp_ne  i8 %trunc_ln125_115, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3238 'icmp' 'icmp_ln125_460' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%sum_290 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_116, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3239 'partselect' 'sum_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_116, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3240 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_116, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3241 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_813)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_116, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3242 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%or_ln125_348 = or i1 %tmp_1303, i1 %icmp_ln125_464" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3243 'or' 'or_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%and_ln125_812 = and i1 %or_ln125_348, i1 %tmp_1304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3244 'and' 'and_ln125_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node sum_291)   --->   "%zext_ln125_116 = zext i1 %and_ln125_812" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3245 'zext' 'zext_ln125_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3246 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_291 = add i13 %sum_290, i13 %zext_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3246 'add' 'sum_291' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3247 [1/1] (0.00ns)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_291, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3247 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_813)   --->   "%xor_ln125_464 = xor i1 %tmp_1306, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3248 'xor' 'xor_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_813 = and i1 %tmp_1305, i1 %xor_ln125_464" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3249 'and' 'and_ln125_813' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_816)   --->   "%select_ln125_464 = select i1 %and_ln125_813, i1 %icmp_ln125_466, i1 %icmp_ln125_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3250 'select' 'select_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_817)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_116, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3251 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_817)   --->   "%xor_ln125_884 = xor i1 %tmp_1307, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3252 'xor' 'xor_ln125_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_817)   --->   "%and_ln125_814 = and i1 %icmp_ln125_465, i1 %xor_ln125_884" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3253 'and' 'and_ln125_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_817)   --->   "%select_ln125_465 = select i1 %and_ln125_813, i1 %and_ln125_814, i1 %icmp_ln125_466" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3254 'select' 'select_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_350)   --->   "%and_ln125_815 = and i1 %and_ln125_813, i1 %icmp_ln125_466" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3255 'and' 'and_ln125_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_816)   --->   "%xor_ln125_465 = xor i1 %select_ln125_464, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3256 'xor' 'xor_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_816)   --->   "%or_ln125_349 = or i1 %tmp_1306, i1 %xor_ln125_465" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3257 'or' 'or_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_816)   --->   "%xor_ln125_466 = xor i1 %tmp_1302, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3258 'xor' 'xor_ln125_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3259 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_816 = and i1 %or_ln125_349, i1 %xor_ln125_466" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3259 'and' 'and_ln125_816' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_817 = and i1 %tmp_1306, i1 %select_ln125_465" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3260 'and' 'and_ln125_817' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_350)   --->   "%or_ln125_692 = or i1 %and_ln125_815, i1 %and_ln125_817" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3261 'or' 'or_ln125_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_350)   --->   "%xor_ln125_467 = xor i1 %or_ln125_692, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3262 'xor' 'xor_ln125_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_350)   --->   "%and_ln125_818 = and i1 %tmp_1302, i1 %xor_ln125_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3263 'and' 'and_ln125_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3264 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_350 = or i1 %and_ln125_816, i1 %and_ln125_818" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3264 'or' 'or_ln125_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_203)   --->   "%select_ln125_466 = select i1 %and_ln125_816, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3265 'select' 'select_ln125_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_203)   --->   "%select_ln125_467 = select i1 %or_ln125_350, i13 %select_ln125_466, i13 %sum_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3266 'select' 'select_ln125_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_203)   --->   "%shl_ln125_86 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_467, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3267 'bitconcatenate' 'shl_ln125_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_203)   --->   "%sext_ln125_87 = sext i22 %shl_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3268 'sext' 'sext_ln125_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3269 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_203 = add i28 %sext_ln125_87, i28 %mul_ln126_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3269 'add' 'add_ln125_203' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_203, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3270 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%sum_292 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_203, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3271 'partselect' 'sum_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_203, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3272 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_203, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3273 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_820)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_203, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3274 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%or_ln125_351 = or i1 %tmp_1309, i1 %icmp_ln125_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3275 'or' 'or_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%and_ln125_819 = and i1 %or_ln125_351, i1 %tmp_1310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3276 'and' 'and_ln125_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node sum_293)   --->   "%zext_ln125_117 = zext i1 %and_ln125_819" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3277 'zext' 'zext_ln125_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3278 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_293 = add i13 %sum_292, i13 %zext_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3278 'add' 'sum_293' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_293, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3279 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_820)   --->   "%xor_ln125_468 = xor i1 %tmp_1312, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3280 'xor' 'xor_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_820 = and i1 %tmp_1311, i1 %xor_ln125_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3281 'and' 'and_ln125_820' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_203, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3282 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3283 [1/1] (0.70ns)   --->   "%icmp_ln125_469 = icmp_eq  i5 %tmp_465, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3283 'icmp' 'icmp_ln125_469' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_203, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3284 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3285 [1/1] (0.70ns)   --->   "%icmp_ln125_470 = icmp_eq  i6 %tmp_467, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3285 'icmp' 'icmp_ln125_470' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3286 [1/1] (0.70ns)   --->   "%icmp_ln125_471 = icmp_eq  i6 %tmp_467, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3286 'icmp' 'icmp_ln125_471' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_823)   --->   "%select_ln125_468 = select i1 %and_ln125_820, i1 %icmp_ln125_470, i1 %icmp_ln125_471" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3287 'select' 'select_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_824)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_203, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3288 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_824)   --->   "%xor_ln125_885 = xor i1 %tmp_1313, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3289 'xor' 'xor_ln125_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_824)   --->   "%and_ln125_821 = and i1 %icmp_ln125_469, i1 %xor_ln125_885" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3290 'and' 'and_ln125_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_824)   --->   "%select_ln125_469 = select i1 %and_ln125_820, i1 %and_ln125_821, i1 %icmp_ln125_470" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3291 'select' 'select_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_353)   --->   "%and_ln125_822 = and i1 %and_ln125_820, i1 %icmp_ln125_470" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3292 'and' 'and_ln125_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_823)   --->   "%xor_ln125_469 = xor i1 %select_ln125_468, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3293 'xor' 'xor_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_823)   --->   "%or_ln125_352 = or i1 %tmp_1312, i1 %xor_ln125_469" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3294 'or' 'or_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_823)   --->   "%xor_ln125_470 = xor i1 %tmp_1308, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3295 'xor' 'xor_ln125_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_823 = and i1 %or_ln125_352, i1 %xor_ln125_470" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3296 'and' 'and_ln125_823' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3297 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_824 = and i1 %tmp_1312, i1 %select_ln125_469" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3297 'and' 'and_ln125_824' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_353)   --->   "%or_ln125_693 = or i1 %and_ln125_822, i1 %and_ln125_824" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3298 'or' 'or_ln125_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_353)   --->   "%xor_ln125_471 = xor i1 %or_ln125_693, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3299 'xor' 'xor_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_353)   --->   "%and_ln125_825 = and i1 %tmp_1308, i1 %xor_ln125_471" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3300 'and' 'and_ln125_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3301 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_353 = or i1 %and_ln125_823, i1 %and_ln125_825" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3301 'or' 'or_ln125_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln126_240 = sext i13 %key_62_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3302 'sext' 'sext_ln126_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3303 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_118)   --->   "%sub_ln126_118 = sub i14 %sext_ln126_230, i14 %sext_ln126_240" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3303 'sub' 'sub_ln126_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3304 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_118)   --->   "%sext_ln126_241 = sext i14 %sub_ln126_118" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3304 'sext' 'sext_ln126_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3305 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_118 = mul i28 %sext_ln126_241, i28 %sext_ln126_241" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3305 'mul' 'mul_ln126_118' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln125_118 = trunc i28 %mul_ln126_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3306 'trunc' 'trunc_ln125_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.70ns)   --->   "%icmp_ln125_472 = icmp_ne  i8 %trunc_ln125_118, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3307 'icmp' 'icmp_ln125_472' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln126_242 = sext i13 %key_63_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3308 'sext' 'sext_ln126_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3309 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_119)   --->   "%sub_ln126_119 = sub i14 %sext_ln126_233, i14 %sext_ln126_242" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3309 'sub' 'sub_ln126_119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3310 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_119)   --->   "%sext_ln126_243 = sext i14 %sub_ln126_119" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3310 'sext' 'sext_ln126_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3311 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_119 = mul i28 %sext_ln126_243, i28 %sext_ln126_243" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3311 'mul' 'mul_ln126_119' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3312 [1/1] (0.00ns)   --->   "%trunc_ln125_119 = trunc i28 %mul_ln126_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3312 'trunc' 'trunc_ln125_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (0.70ns)   --->   "%icmp_ln125_476 = icmp_ne  i8 %trunc_ln125_119, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3313 'icmp' 'icmp_ln125_476' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%sum_300 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_120, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3314 'partselect' 'sum_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_120, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3315 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_120, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3316 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_841)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_120, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3317 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%or_ln125_360 = or i1 %tmp_1333, i1 %icmp_ln125_480" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3318 'or' 'or_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%and_ln125_840 = and i1 %or_ln125_360, i1 %tmp_1334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3319 'and' 'and_ln125_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node sum_301)   --->   "%zext_ln125_120 = zext i1 %and_ln125_840" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3320 'zext' 'zext_ln125_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3321 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_301 = add i13 %sum_300, i13 %zext_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3321 'add' 'sum_301' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_301, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3322 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_841)   --->   "%xor_ln125_480 = xor i1 %tmp_1336, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3323 'xor' 'xor_ln125_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_841 = and i1 %tmp_1335, i1 %xor_ln125_480" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3324 'and' 'and_ln125_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_844)   --->   "%select_ln125_480 = select i1 %and_ln125_841, i1 %icmp_ln125_482, i1 %icmp_ln125_483" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3325 'select' 'select_ln125_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_845)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_120, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3326 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_845)   --->   "%xor_ln125_888 = xor i1 %tmp_1337, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3327 'xor' 'xor_ln125_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_845)   --->   "%and_ln125_842 = and i1 %icmp_ln125_481, i1 %xor_ln125_888" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3328 'and' 'and_ln125_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_845)   --->   "%select_ln125_481 = select i1 %and_ln125_841, i1 %and_ln125_842, i1 %icmp_ln125_482" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3329 'select' 'select_ln125_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_362)   --->   "%and_ln125_843 = and i1 %and_ln125_841, i1 %icmp_ln125_482" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3330 'and' 'and_ln125_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_844)   --->   "%xor_ln125_481 = xor i1 %select_ln125_480, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3331 'xor' 'xor_ln125_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_844)   --->   "%or_ln125_361 = or i1 %tmp_1336, i1 %xor_ln125_481" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3332 'or' 'or_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_844)   --->   "%xor_ln125_482 = xor i1 %tmp_1332, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3333 'xor' 'xor_ln125_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3334 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_844 = and i1 %or_ln125_361, i1 %xor_ln125_482" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3334 'and' 'and_ln125_844' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3335 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_845 = and i1 %tmp_1336, i1 %select_ln125_481" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3335 'and' 'and_ln125_845' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_362)   --->   "%or_ln125_696 = or i1 %and_ln125_843, i1 %and_ln125_845" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3336 'or' 'or_ln125_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_362)   --->   "%xor_ln125_483 = xor i1 %or_ln125_696, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3337 'xor' 'xor_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_362)   --->   "%and_ln125_846 = and i1 %tmp_1332, i1 %xor_ln125_483" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3338 'and' 'and_ln125_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3339 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_362 = or i1 %and_ln125_844, i1 %and_ln125_846" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3339 'or' 'or_ln125_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_210)   --->   "%select_ln125_482 = select i1 %and_ln125_844, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3340 'select' 'select_ln125_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_210)   --->   "%select_ln125_483 = select i1 %or_ln125_362, i13 %select_ln125_482, i13 %sum_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3341 'select' 'select_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_210)   --->   "%shl_ln125_89 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_483, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3342 'bitconcatenate' 'shl_ln125_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_210)   --->   "%sext_ln125_90 = sext i22 %shl_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3343 'sext' 'sext_ln125_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_210 = add i28 %sext_ln125_90, i28 %mul_ln126_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3344 'add' 'add_ln125_210' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_210, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3345 'bitselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%sum_302 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_210, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3346 'partselect' 'sum_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%tmp_1339 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_210, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3347 'bitselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%tmp_1340 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_210, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3348 'bitselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_848)   --->   "%tmp_1341 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_210, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3349 'bitselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%or_ln125_363 = or i1 %tmp_1339, i1 %icmp_ln125_484" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3350 'or' 'or_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%and_ln125_847 = and i1 %or_ln125_363, i1 %tmp_1340" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3351 'and' 'and_ln125_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node sum_303)   --->   "%zext_ln125_121 = zext i1 %and_ln125_847" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3352 'zext' 'zext_ln125_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_303 = add i13 %sum_302, i13 %zext_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3353 'add' 'sum_303' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_303, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3354 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_848)   --->   "%xor_ln125_484 = xor i1 %tmp_1342, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3355 'xor' 'xor_ln125_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3356 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_848 = and i1 %tmp_1341, i1 %xor_ln125_484" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3356 'and' 'and_ln125_848' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_210, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3357 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.70ns)   --->   "%icmp_ln125_485 = icmp_eq  i5 %tmp_481, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3358 'icmp' 'icmp_ln125_485' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3359 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_210, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3359 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.70ns)   --->   "%icmp_ln125_486 = icmp_eq  i6 %tmp_483, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3360 'icmp' 'icmp_ln125_486' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3361 [1/1] (0.70ns)   --->   "%icmp_ln125_487 = icmp_eq  i6 %tmp_483, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3361 'icmp' 'icmp_ln125_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_851)   --->   "%select_ln125_484 = select i1 %and_ln125_848, i1 %icmp_ln125_486, i1 %icmp_ln125_487" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3362 'select' 'select_ln125_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_852)   --->   "%tmp_1343 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_210, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3363 'bitselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_852)   --->   "%xor_ln125_889 = xor i1 %tmp_1343, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3364 'xor' 'xor_ln125_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_852)   --->   "%and_ln125_849 = and i1 %icmp_ln125_485, i1 %xor_ln125_889" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3365 'and' 'and_ln125_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_852)   --->   "%select_ln125_485 = select i1 %and_ln125_848, i1 %and_ln125_849, i1 %icmp_ln125_486" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3366 'select' 'select_ln125_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_365)   --->   "%and_ln125_850 = and i1 %and_ln125_848, i1 %icmp_ln125_486" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3367 'and' 'and_ln125_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_851)   --->   "%xor_ln125_485 = xor i1 %select_ln125_484, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3368 'xor' 'xor_ln125_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_851)   --->   "%or_ln125_364 = or i1 %tmp_1342, i1 %xor_ln125_485" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3369 'or' 'or_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_851)   --->   "%xor_ln125_486 = xor i1 %tmp_1338, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3370 'xor' 'xor_ln125_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3371 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_851 = and i1 %or_ln125_364, i1 %xor_ln125_486" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3371 'and' 'and_ln125_851' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3372 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_852 = and i1 %tmp_1342, i1 %select_ln125_485" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3372 'and' 'and_ln125_852' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_365)   --->   "%or_ln125_697 = or i1 %and_ln125_850, i1 %and_ln125_852" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3373 'or' 'or_ln125_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_365)   --->   "%xor_ln125_487 = xor i1 %or_ln125_697, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3374 'xor' 'xor_ln125_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_365)   --->   "%and_ln125_853 = and i1 %tmp_1338, i1 %xor_ln125_487" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3375 'and' 'and_ln125_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3376 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_365 = or i1 %and_ln125_851, i1 %and_ln125_853" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3376 'or' 'or_ln125_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln126_248 = sext i13 %query_62_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3377 'sext' 'sext_ln126_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_122)   --->   "%sub_ln126_122 = sub i14 %sext_ln126_248, i14 %sext_ln126_231" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3378 'sub' 'sub_ln126_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3379 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_122)   --->   "%sext_ln126_249 = sext i14 %sub_ln126_122" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3379 'sext' 'sext_ln126_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_122 = mul i28 %sext_ln126_249, i28 %sext_ln126_249" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3380 'mul' 'mul_ln126_122' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln125_122 = trunc i28 %mul_ln126_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3381 'trunc' 'trunc_ln125_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.70ns)   --->   "%icmp_ln125_488 = icmp_ne  i8 %trunc_ln125_122, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3382 'icmp' 'icmp_ln125_488' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln126_250 = sext i13 %query_63_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3383 'sext' 'sext_ln126_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3384 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_123)   --->   "%sub_ln126_123 = sub i14 %sext_ln126_250, i14 %sext_ln126_234" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3384 'sub' 'sub_ln126_123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3385 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_123)   --->   "%sext_ln126_251 = sext i14 %sub_ln126_123" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3385 'sext' 'sext_ln126_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_123 = mul i28 %sext_ln126_251, i28 %sext_ln126_251" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3386 'mul' 'mul_ln126_123' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3387 [1/1] (0.00ns)   --->   "%trunc_ln125_123 = trunc i28 %mul_ln126_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3387 'trunc' 'trunc_ln125_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.70ns)   --->   "%icmp_ln125_492 = icmp_ne  i8 %trunc_ln125_123, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3388 'icmp' 'icmp_ln125_492' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%sum_310 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_124, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3389 'partselect' 'sum_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_124, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3390 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_124, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3391 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_869)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_124, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3392 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%or_ln125_372 = or i1 %tmp_1363, i1 %icmp_ln125_496" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3393 'or' 'or_ln125_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%and_ln125_868 = and i1 %or_ln125_372, i1 %tmp_1364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3394 'and' 'and_ln125_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node sum_311)   --->   "%zext_ln125_124 = zext i1 %and_ln125_868" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3395 'zext' 'zext_ln125_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3396 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_311 = add i13 %sum_310, i13 %zext_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3396 'add' 'sum_311' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3397 [1/1] (0.00ns)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_311, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3397 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_869)   --->   "%xor_ln125_496 = xor i1 %tmp_1366, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3398 'xor' 'xor_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_869 = and i1 %tmp_1365, i1 %xor_ln125_496" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3399 'and' 'and_ln125_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_872)   --->   "%select_ln125_496 = select i1 %and_ln125_869, i1 %icmp_ln125_498, i1 %icmp_ln125_499" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3400 'select' 'select_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_873)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_124, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3401 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_873)   --->   "%xor_ln125_892 = xor i1 %tmp_1367, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3402 'xor' 'xor_ln125_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_873)   --->   "%and_ln125_870 = and i1 %icmp_ln125_497, i1 %xor_ln125_892" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3403 'and' 'and_ln125_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_873)   --->   "%select_ln125_497 = select i1 %and_ln125_869, i1 %and_ln125_870, i1 %icmp_ln125_498" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3404 'select' 'select_ln125_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_374)   --->   "%and_ln125_871 = and i1 %and_ln125_869, i1 %icmp_ln125_498" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3405 'and' 'and_ln125_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_872)   --->   "%xor_ln125_497 = xor i1 %select_ln125_496, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3406 'xor' 'xor_ln125_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_872)   --->   "%or_ln125_373 = or i1 %tmp_1366, i1 %xor_ln125_497" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3407 'or' 'or_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_872)   --->   "%xor_ln125_498 = xor i1 %tmp_1362, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3408 'xor' 'xor_ln125_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3409 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_872 = and i1 %or_ln125_373, i1 %xor_ln125_498" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3409 'and' 'and_ln125_872' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3410 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_873 = and i1 %tmp_1366, i1 %select_ln125_497" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3410 'and' 'and_ln125_873' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_374)   --->   "%or_ln125_700 = or i1 %and_ln125_871, i1 %and_ln125_873" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3411 'or' 'or_ln125_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_374)   --->   "%xor_ln125_499 = xor i1 %or_ln125_700, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3412 'xor' 'xor_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_374)   --->   "%and_ln125_874 = and i1 %tmp_1362, i1 %xor_ln125_499" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3413 'and' 'and_ln125_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3414 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_374 = or i1 %and_ln125_872, i1 %and_ln125_874" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3414 'or' 'or_ln125_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_217)   --->   "%select_ln125_498 = select i1 %and_ln125_872, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3415 'select' 'select_ln125_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_217)   --->   "%select_ln125_499 = select i1 %or_ln125_374, i13 %select_ln125_498, i13 %sum_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3416 'select' 'select_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_217)   --->   "%shl_ln125_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_499, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3417 'bitconcatenate' 'shl_ln125_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_217)   --->   "%sext_ln125_93 = sext i22 %shl_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3418 'sext' 'sext_ln125_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3419 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_217 = add i28 %sext_ln125_93, i28 %mul_ln126_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3419 'add' 'add_ln125_217' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3420 [1/1] (0.00ns)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_217, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3420 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%sum_312 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_217, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3421 'partselect' 'sum_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_217, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3422 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_217, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3423 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_876)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_217, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3424 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%or_ln125_375 = or i1 %tmp_1369, i1 %icmp_ln125_500" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3425 'or' 'or_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%and_ln125_875 = and i1 %or_ln125_375, i1 %tmp_1370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3426 'and' 'and_ln125_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node sum_313)   --->   "%zext_ln125_125 = zext i1 %and_ln125_875" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3427 'zext' 'zext_ln125_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3428 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_313 = add i13 %sum_312, i13 %zext_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3428 'add' 'sum_313' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3429 [1/1] (0.00ns)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_313, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3429 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_876)   --->   "%xor_ln125_500 = xor i1 %tmp_1372, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3430 'xor' 'xor_ln125_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3431 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_876 = and i1 %tmp_1371, i1 %xor_ln125_500" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3431 'and' 'and_ln125_876' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3432 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_217, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3432 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3433 [1/1] (0.70ns)   --->   "%icmp_ln125_501 = icmp_eq  i5 %tmp_497, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3433 'icmp' 'icmp_ln125_501' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3434 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_217, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3434 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3435 [1/1] (0.70ns)   --->   "%icmp_ln125_502 = icmp_eq  i6 %tmp_499, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3435 'icmp' 'icmp_ln125_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3436 [1/1] (0.70ns)   --->   "%icmp_ln125_503 = icmp_eq  i6 %tmp_499, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3436 'icmp' 'icmp_ln125_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_879)   --->   "%select_ln125_500 = select i1 %and_ln125_876, i1 %icmp_ln125_502, i1 %icmp_ln125_503" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3437 'select' 'select_ln125_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_880)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_217, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3438 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_880)   --->   "%xor_ln125_893 = xor i1 %tmp_1373, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3439 'xor' 'xor_ln125_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_880)   --->   "%and_ln125_877 = and i1 %icmp_ln125_501, i1 %xor_ln125_893" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3440 'and' 'and_ln125_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_880)   --->   "%select_ln125_501 = select i1 %and_ln125_876, i1 %and_ln125_877, i1 %icmp_ln125_502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3441 'select' 'select_ln125_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_377)   --->   "%and_ln125_878 = and i1 %and_ln125_876, i1 %icmp_ln125_502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3442 'and' 'and_ln125_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_879)   --->   "%xor_ln125_501 = xor i1 %select_ln125_500, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3443 'xor' 'xor_ln125_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_879)   --->   "%or_ln125_376 = or i1 %tmp_1372, i1 %xor_ln125_501" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3444 'or' 'or_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_879)   --->   "%xor_ln125_502 = xor i1 %tmp_1368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3445 'xor' 'xor_ln125_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_879 = and i1 %or_ln125_376, i1 %xor_ln125_502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3446 'and' 'and_ln125_879' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_880 = and i1 %tmp_1372, i1 %select_ln125_501" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3447 'and' 'and_ln125_880' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_377)   --->   "%or_ln125_701 = or i1 %and_ln125_878, i1 %and_ln125_880" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3448 'or' 'or_ln125_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_377)   --->   "%xor_ln125_503 = xor i1 %or_ln125_701, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3449 'xor' 'xor_ln125_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_377)   --->   "%and_ln125_881 = and i1 %tmp_1368, i1 %xor_ln125_503" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3450 'and' 'and_ln125_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3451 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_377 = or i1 %and_ln125_879, i1 %and_ln125_881" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3451 'or' 'or_ln125_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3452 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_126)   --->   "%sub_ln126_126 = sub i14 %sext_ln126_248, i14 %sext_ln126_240" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3452 'sub' 'sub_ln126_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3453 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_126)   --->   "%sext_ln126_254 = sext i14 %sub_ln126_126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3453 'sext' 'sext_ln126_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3454 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_126 = mul i28 %sext_ln126_254, i28 %sext_ln126_254" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3454 'mul' 'mul_ln126_126' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3455 [1/1] (0.00ns)   --->   "%trunc_ln125_126 = trunc i28 %mul_ln126_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3455 'trunc' 'trunc_ln125_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3456 [1/1] (0.70ns)   --->   "%icmp_ln125_504 = icmp_ne  i8 %trunc_ln125_126, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3456 'icmp' 'icmp_ln125_504' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3457 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_127)   --->   "%sub_ln126_127 = sub i14 %sext_ln126_250, i14 %sext_ln126_242" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3457 'sub' 'sub_ln126_127' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3458 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_127)   --->   "%sext_ln126_255 = sext i14 %sub_ln126_127" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3458 'sext' 'sext_ln126_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3459 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_127 = mul i28 %sext_ln126_255, i28 %sext_ln126_255" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3459 'mul' 'mul_ln126_127' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3460 [1/1] (0.00ns)   --->   "%trunc_ln125_127 = trunc i28 %mul_ln126_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3460 'trunc' 'trunc_ln125_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3461 [1/1] (0.70ns)   --->   "%icmp_ln125_508 = icmp_ne  i8 %trunc_ln125_127, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3461 'icmp' 'icmp_ln125_508' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%sum_320 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_128, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3462 'partselect' 'sum_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_128, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3463 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%tmp_1394 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_128, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3464 'bitselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_897)   --->   "%tmp_1395 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_128, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3465 'bitselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%or_ln125_384 = or i1 %tmp_1393, i1 %icmp_ln125_512" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3466 'or' 'or_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%and_ln125_896 = and i1 %or_ln125_384, i1 %tmp_1394" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3467 'and' 'and_ln125_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node sum_321)   --->   "%zext_ln125_128 = zext i1 %and_ln125_896" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3468 'zext' 'zext_ln125_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3469 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_321 = add i13 %sum_320, i13 %zext_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3469 'add' 'sum_321' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_1396 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_321, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3470 'bitselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_897)   --->   "%xor_ln125_512 = xor i1 %tmp_1396, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3471 'xor' 'xor_ln125_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_897 = and i1 %tmp_1395, i1 %xor_ln125_512" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3472 'and' 'and_ln125_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_900)   --->   "%select_ln125_512 = select i1 %and_ln125_897, i1 %icmp_ln125_514, i1 %icmp_ln125_515" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3473 'select' 'select_ln125_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_901)   --->   "%tmp_1397 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_128, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3474 'bitselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_901)   --->   "%xor_ln125_896 = xor i1 %tmp_1397, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3475 'xor' 'xor_ln125_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_901)   --->   "%and_ln125_898 = and i1 %icmp_ln125_513, i1 %xor_ln125_896" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3476 'and' 'and_ln125_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_901)   --->   "%select_ln125_513 = select i1 %and_ln125_897, i1 %and_ln125_898, i1 %icmp_ln125_514" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3477 'select' 'select_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_386)   --->   "%and_ln125_899 = and i1 %and_ln125_897, i1 %icmp_ln125_514" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3478 'and' 'and_ln125_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_900)   --->   "%xor_ln125_513 = xor i1 %select_ln125_512, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3479 'xor' 'xor_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_900)   --->   "%or_ln125_385 = or i1 %tmp_1396, i1 %xor_ln125_513" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3480 'or' 'or_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_900)   --->   "%xor_ln125_514 = xor i1 %tmp_1392, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3481 'xor' 'xor_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3482 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_900 = and i1 %or_ln125_385, i1 %xor_ln125_514" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3482 'and' 'and_ln125_900' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_901 = and i1 %tmp_1396, i1 %select_ln125_513" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3483 'and' 'and_ln125_901' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_386)   --->   "%or_ln125_704 = or i1 %and_ln125_899, i1 %and_ln125_901" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3484 'or' 'or_ln125_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_386)   --->   "%xor_ln125_515 = xor i1 %or_ln125_704, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3485 'xor' 'xor_ln125_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_386)   --->   "%and_ln125_902 = and i1 %tmp_1392, i1 %xor_ln125_515" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3486 'and' 'and_ln125_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3487 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_386 = or i1 %and_ln125_900, i1 %and_ln125_902" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3487 'or' 'or_ln125_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_224)   --->   "%select_ln125_514 = select i1 %and_ln125_900, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3488 'select' 'select_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_224)   --->   "%select_ln125_515 = select i1 %or_ln125_386, i13 %select_ln125_514, i13 %sum_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3489 'select' 'select_ln125_515' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_224)   --->   "%shl_ln125_95 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_515, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3490 'bitconcatenate' 'shl_ln125_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_224)   --->   "%sext_ln125_96 = sext i22 %shl_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3491 'sext' 'sext_ln125_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3492 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_224 = add i28 %sext_ln125_96, i28 %mul_ln126_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3492 'add' 'add_ln125_224' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_224, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3493 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%sum_322 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_224, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3494 'partselect' 'sum_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%tmp_1399 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_224, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3495 'bitselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%tmp_1400 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_224, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3496 'bitselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_904)   --->   "%tmp_1401 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_224, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3497 'bitselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%or_ln125_387 = or i1 %tmp_1399, i1 %icmp_ln125_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3498 'or' 'or_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%and_ln125_903 = and i1 %or_ln125_387, i1 %tmp_1400" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3499 'and' 'and_ln125_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node sum_323)   --->   "%zext_ln125_129 = zext i1 %and_ln125_903" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3500 'zext' 'zext_ln125_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3501 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_323 = add i13 %sum_322, i13 %zext_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3501 'add' 'sum_323' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3502 [1/1] (0.00ns)   --->   "%tmp_1402 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_323, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3502 'bitselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_904)   --->   "%xor_ln125_516 = xor i1 %tmp_1402, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3503 'xor' 'xor_ln125_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3504 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_904 = and i1 %tmp_1401, i1 %xor_ln125_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3504 'and' 'and_ln125_904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3505 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_224, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3505 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3506 [1/1] (0.70ns)   --->   "%icmp_ln125_517 = icmp_eq  i5 %tmp_513, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3506 'icmp' 'icmp_ln125_517' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3507 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_224, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3507 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3508 [1/1] (0.70ns)   --->   "%icmp_ln125_518 = icmp_eq  i6 %tmp_515, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3508 'icmp' 'icmp_ln125_518' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3509 [1/1] (0.70ns)   --->   "%icmp_ln125_519 = icmp_eq  i6 %tmp_515, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3509 'icmp' 'icmp_ln125_519' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_907)   --->   "%select_ln125_516 = select i1 %and_ln125_904, i1 %icmp_ln125_518, i1 %icmp_ln125_519" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3510 'select' 'select_ln125_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_908)   --->   "%tmp_1403 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_224, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3511 'bitselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_908)   --->   "%xor_ln125_897 = xor i1 %tmp_1403, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3512 'xor' 'xor_ln125_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_908)   --->   "%and_ln125_905 = and i1 %icmp_ln125_517, i1 %xor_ln125_897" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3513 'and' 'and_ln125_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_908)   --->   "%select_ln125_517 = select i1 %and_ln125_904, i1 %and_ln125_905, i1 %icmp_ln125_518" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3514 'select' 'select_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_389)   --->   "%and_ln125_906 = and i1 %and_ln125_904, i1 %icmp_ln125_518" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3515 'and' 'and_ln125_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_907)   --->   "%xor_ln125_517 = xor i1 %select_ln125_516, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3516 'xor' 'xor_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_907)   --->   "%or_ln125_388 = or i1 %tmp_1402, i1 %xor_ln125_517" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3517 'or' 'or_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_907)   --->   "%xor_ln125_518 = xor i1 %tmp_1398, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3518 'xor' 'xor_ln125_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_907 = and i1 %or_ln125_388, i1 %xor_ln125_518" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3519 'and' 'and_ln125_907' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3520 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_908 = and i1 %tmp_1402, i1 %select_ln125_517" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3520 'and' 'and_ln125_908' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_389)   --->   "%or_ln125_705 = or i1 %and_ln125_906, i1 %and_ln125_908" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3521 'or' 'or_ln125_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_389)   --->   "%xor_ln125_519 = xor i1 %or_ln125_705, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3522 'xor' 'xor_ln125_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_389)   --->   "%and_ln125_909 = and i1 %tmp_1398, i1 %xor_ln125_519" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3523 'and' 'and_ln125_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3524 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_389 = or i1 %and_ln125_907, i1 %and_ln125_909" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3524 'or' 'or_ln125_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln126_262 = sext i13 %query_66_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3525 'sext' 'sext_ln126_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln126_263 = sext i13 %key_66_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3526 'sext' 'sext_ln126_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3527 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_130)   --->   "%sub_ln126_130 = sub i14 %sext_ln126_262, i14 %sext_ln126_263" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3527 'sub' 'sub_ln126_130' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3528 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_130)   --->   "%sext_ln126_264 = sext i14 %sub_ln126_130" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3528 'sext' 'sext_ln126_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3529 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_130 = mul i28 %sext_ln126_264, i28 %sext_ln126_264" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3529 'mul' 'mul_ln126_130' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3530 [1/1] (0.00ns)   --->   "%trunc_ln125_130 = trunc i28 %mul_ln126_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3530 'trunc' 'trunc_ln125_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3531 [1/1] (0.70ns)   --->   "%icmp_ln125_520 = icmp_ne  i8 %trunc_ln125_130, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3531 'icmp' 'icmp_ln125_520' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln126_265 = sext i13 %query_67_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3532 'sext' 'sext_ln126_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln126_266 = sext i13 %key_67_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3533 'sext' 'sext_ln126_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3534 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_131)   --->   "%sub_ln126_131 = sub i14 %sext_ln126_265, i14 %sext_ln126_266" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3534 'sub' 'sub_ln126_131' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3535 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_131)   --->   "%sext_ln126_267 = sext i14 %sub_ln126_131" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3535 'sext' 'sext_ln126_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_131 = mul i28 %sext_ln126_267, i28 %sext_ln126_267" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3536 'mul' 'mul_ln126_131' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%trunc_ln125_131 = trunc i28 %mul_ln126_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3537 'trunc' 'trunc_ln125_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.70ns)   --->   "%icmp_ln125_524 = icmp_ne  i8 %trunc_ln125_131, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3538 'icmp' 'icmp_ln125_524' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%sum_330 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_132, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3539 'partselect' 'sum_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_132, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3540 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_132, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3541 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_925)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_132, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3542 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%or_ln125_396 = or i1 %tmp_1423, i1 %icmp_ln125_528" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3543 'or' 'or_ln125_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%and_ln125_924 = and i1 %or_ln125_396, i1 %tmp_1424" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3544 'and' 'and_ln125_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node sum_331)   --->   "%zext_ln125_132 = zext i1 %and_ln125_924" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3545 'zext' 'zext_ln125_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_331 = add i13 %sum_330, i13 %zext_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3546 'add' 'sum_331' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3547 [1/1] (0.00ns)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_331, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3547 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_925)   --->   "%xor_ln125_528 = xor i1 %tmp_1426, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3548 'xor' 'xor_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_925 = and i1 %tmp_1425, i1 %xor_ln125_528" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3549 'and' 'and_ln125_925' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_928)   --->   "%select_ln125_528 = select i1 %and_ln125_925, i1 %icmp_ln125_530, i1 %icmp_ln125_531" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3550 'select' 'select_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_929)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_132, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3551 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_929)   --->   "%xor_ln125_900 = xor i1 %tmp_1427, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3552 'xor' 'xor_ln125_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_929)   --->   "%and_ln125_926 = and i1 %icmp_ln125_529, i1 %xor_ln125_900" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3553 'and' 'and_ln125_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_929)   --->   "%select_ln125_529 = select i1 %and_ln125_925, i1 %and_ln125_926, i1 %icmp_ln125_530" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3554 'select' 'select_ln125_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_398)   --->   "%and_ln125_927 = and i1 %and_ln125_925, i1 %icmp_ln125_530" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3555 'and' 'and_ln125_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_928)   --->   "%xor_ln125_529 = xor i1 %select_ln125_528, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3556 'xor' 'xor_ln125_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_928)   --->   "%or_ln125_397 = or i1 %tmp_1426, i1 %xor_ln125_529" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3557 'or' 'or_ln125_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_928)   --->   "%xor_ln125_530 = xor i1 %tmp_1422, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3558 'xor' 'xor_ln125_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3559 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_928 = and i1 %or_ln125_397, i1 %xor_ln125_530" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3559 'and' 'and_ln125_928' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3560 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_929 = and i1 %tmp_1426, i1 %select_ln125_529" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3560 'and' 'and_ln125_929' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_398)   --->   "%or_ln125_708 = or i1 %and_ln125_927, i1 %and_ln125_929" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3561 'or' 'or_ln125_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_398)   --->   "%xor_ln125_531 = xor i1 %or_ln125_708, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3562 'xor' 'xor_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_398)   --->   "%and_ln125_930 = and i1 %tmp_1422, i1 %xor_ln125_531" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3563 'and' 'and_ln125_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3564 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_398 = or i1 %and_ln125_928, i1 %and_ln125_930" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3564 'or' 'or_ln125_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_231)   --->   "%select_ln125_530 = select i1 %and_ln125_928, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3565 'select' 'select_ln125_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_231)   --->   "%select_ln125_531 = select i1 %or_ln125_398, i13 %select_ln125_530, i13 %sum_331" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3566 'select' 'select_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_231)   --->   "%shl_ln125_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_531, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3567 'bitconcatenate' 'shl_ln125_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_231)   --->   "%sext_ln125_99 = sext i22 %shl_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3568 'sext' 'sext_ln125_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3569 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_231 = add i28 %sext_ln125_99, i28 %mul_ln126_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3569 'add' 'add_ln125_231' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3570 [1/1] (0.00ns)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_231, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3570 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%sum_332 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_231, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3571 'partselect' 'sum_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_231, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3572 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_231, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3573 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_932)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_231, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3574 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%or_ln125_399 = or i1 %tmp_1429, i1 %icmp_ln125_532" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3575 'or' 'or_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%and_ln125_931 = and i1 %or_ln125_399, i1 %tmp_1430" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3576 'and' 'and_ln125_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node sum_333)   --->   "%zext_ln125_133 = zext i1 %and_ln125_931" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3577 'zext' 'zext_ln125_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3578 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_333 = add i13 %sum_332, i13 %zext_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3578 'add' 'sum_333' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3579 [1/1] (0.00ns)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_333, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3579 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_932)   --->   "%xor_ln125_532 = xor i1 %tmp_1432, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3580 'xor' 'xor_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3581 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_932 = and i1 %tmp_1431, i1 %xor_ln125_532" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3581 'and' 'and_ln125_932' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3582 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_231, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3582 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3583 [1/1] (0.70ns)   --->   "%icmp_ln125_533 = icmp_eq  i5 %tmp_529, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3583 'icmp' 'icmp_ln125_533' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_231, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3584 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3585 [1/1] (0.70ns)   --->   "%icmp_ln125_534 = icmp_eq  i6 %tmp_531, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3585 'icmp' 'icmp_ln125_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3586 [1/1] (0.70ns)   --->   "%icmp_ln125_535 = icmp_eq  i6 %tmp_531, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3586 'icmp' 'icmp_ln125_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_935)   --->   "%select_ln125_532 = select i1 %and_ln125_932, i1 %icmp_ln125_534, i1 %icmp_ln125_535" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3587 'select' 'select_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_936)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_231, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3588 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_936)   --->   "%xor_ln125_901 = xor i1 %tmp_1433, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3589 'xor' 'xor_ln125_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_936)   --->   "%and_ln125_933 = and i1 %icmp_ln125_533, i1 %xor_ln125_901" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3590 'and' 'and_ln125_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_936)   --->   "%select_ln125_533 = select i1 %and_ln125_932, i1 %and_ln125_933, i1 %icmp_ln125_534" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3591 'select' 'select_ln125_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_401)   --->   "%and_ln125_934 = and i1 %and_ln125_932, i1 %icmp_ln125_534" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3592 'and' 'and_ln125_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_935)   --->   "%xor_ln125_533 = xor i1 %select_ln125_532, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3593 'xor' 'xor_ln125_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_935)   --->   "%or_ln125_400 = or i1 %tmp_1432, i1 %xor_ln125_533" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3594 'or' 'or_ln125_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_935)   --->   "%xor_ln125_534 = xor i1 %tmp_1428, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3595 'xor' 'xor_ln125_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_935 = and i1 %or_ln125_400, i1 %xor_ln125_534" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3596 'and' 'and_ln125_935' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_936 = and i1 %tmp_1432, i1 %select_ln125_533" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3597 'and' 'and_ln125_936' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_401)   --->   "%or_ln125_709 = or i1 %and_ln125_934, i1 %and_ln125_936" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3598 'or' 'or_ln125_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_401)   --->   "%xor_ln125_535 = xor i1 %or_ln125_709, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3599 'xor' 'xor_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_401)   --->   "%and_ln125_937 = and i1 %tmp_1428, i1 %xor_ln125_535" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3600 'and' 'and_ln125_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3601 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_401 = or i1 %and_ln125_935, i1 %and_ln125_937" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3601 'or' 'or_ln125_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln126_272 = sext i13 %key_70_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3602 'sext' 'sext_ln126_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_134)   --->   "%sub_ln126_134 = sub i14 %sext_ln126_262, i14 %sext_ln126_272" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3603 'sub' 'sub_ln126_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3604 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_134)   --->   "%sext_ln126_273 = sext i14 %sub_ln126_134" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3604 'sext' 'sext_ln126_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3605 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_134 = mul i28 %sext_ln126_273, i28 %sext_ln126_273" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3605 'mul' 'mul_ln126_134' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3606 [1/1] (0.00ns)   --->   "%trunc_ln125_134 = trunc i28 %mul_ln126_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3606 'trunc' 'trunc_ln125_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3607 [1/1] (0.70ns)   --->   "%icmp_ln125_536 = icmp_ne  i8 %trunc_ln125_134, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3607 'icmp' 'icmp_ln125_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln126_274 = sext i13 %key_71_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3608 'sext' 'sext_ln126_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3609 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_135)   --->   "%sub_ln126_135 = sub i14 %sext_ln126_265, i14 %sext_ln126_274" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3609 'sub' 'sub_ln126_135' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3610 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_135)   --->   "%sext_ln126_275 = sext i14 %sub_ln126_135" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3610 'sext' 'sext_ln126_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3611 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_135 = mul i28 %sext_ln126_275, i28 %sext_ln126_275" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3611 'mul' 'mul_ln126_135' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3612 [1/1] (0.00ns)   --->   "%trunc_ln125_135 = trunc i28 %mul_ln126_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3612 'trunc' 'trunc_ln125_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3613 [1/1] (0.70ns)   --->   "%icmp_ln125_540 = icmp_ne  i8 %trunc_ln125_135, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3613 'icmp' 'icmp_ln125_540' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%sum_340 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_136, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3614 'partselect' 'sum_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%tmp_1453 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_136, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3615 'bitselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%tmp_1454 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_136, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3616 'bitselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_953)   --->   "%tmp_1455 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_136, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3617 'bitselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%or_ln125_408 = or i1 %tmp_1453, i1 %icmp_ln125_544" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3618 'or' 'or_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%and_ln125_952 = and i1 %or_ln125_408, i1 %tmp_1454" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3619 'and' 'and_ln125_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node sum_341)   --->   "%zext_ln125_136 = zext i1 %and_ln125_952" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3620 'zext' 'zext_ln125_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3621 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_341 = add i13 %sum_340, i13 %zext_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3621 'add' 'sum_341' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3622 [1/1] (0.00ns)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_341, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3622 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_953)   --->   "%xor_ln125_544 = xor i1 %tmp_1456, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3623 'xor' 'xor_ln125_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3624 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_953 = and i1 %tmp_1455, i1 %xor_ln125_544" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3624 'and' 'and_ln125_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_956)   --->   "%select_ln125_544 = select i1 %and_ln125_953, i1 %icmp_ln125_546, i1 %icmp_ln125_547" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3625 'select' 'select_ln125_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_957)   --->   "%tmp_1457 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_136, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3626 'bitselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_957)   --->   "%xor_ln125_904 = xor i1 %tmp_1457, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3627 'xor' 'xor_ln125_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_957)   --->   "%and_ln125_954 = and i1 %icmp_ln125_545, i1 %xor_ln125_904" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3628 'and' 'and_ln125_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_957)   --->   "%select_ln125_545 = select i1 %and_ln125_953, i1 %and_ln125_954, i1 %icmp_ln125_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3629 'select' 'select_ln125_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_410)   --->   "%and_ln125_955 = and i1 %and_ln125_953, i1 %icmp_ln125_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3630 'and' 'and_ln125_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_956)   --->   "%xor_ln125_545 = xor i1 %select_ln125_544, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3631 'xor' 'xor_ln125_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_956)   --->   "%or_ln125_409 = or i1 %tmp_1456, i1 %xor_ln125_545" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3632 'or' 'or_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_956)   --->   "%xor_ln125_546 = xor i1 %tmp_1452, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3633 'xor' 'xor_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3634 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_956 = and i1 %or_ln125_409, i1 %xor_ln125_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3634 'and' 'and_ln125_956' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3635 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_957 = and i1 %tmp_1456, i1 %select_ln125_545" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3635 'and' 'and_ln125_957' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_410)   --->   "%or_ln125_712 = or i1 %and_ln125_955, i1 %and_ln125_957" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3636 'or' 'or_ln125_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_410)   --->   "%xor_ln125_547 = xor i1 %or_ln125_712, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3637 'xor' 'xor_ln125_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_410)   --->   "%and_ln125_958 = and i1 %tmp_1452, i1 %xor_ln125_547" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3638 'and' 'and_ln125_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3639 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_410 = or i1 %and_ln125_956, i1 %and_ln125_958" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3639 'or' 'or_ln125_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_238)   --->   "%select_ln125_546 = select i1 %and_ln125_956, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3640 'select' 'select_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_238)   --->   "%select_ln125_547 = select i1 %or_ln125_410, i13 %select_ln125_546, i13 %sum_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3641 'select' 'select_ln125_547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_238)   --->   "%shl_ln125_101 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_547, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3642 'bitconcatenate' 'shl_ln125_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_238)   --->   "%sext_ln125_102 = sext i22 %shl_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3643 'sext' 'sext_ln125_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3644 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_238 = add i28 %sext_ln125_102, i28 %mul_ln126_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3644 'add' 'add_ln125_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3645 [1/1] (0.00ns)   --->   "%tmp_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_238, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3645 'bitselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%sum_342 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_238, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3646 'partselect' 'sum_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%tmp_1459 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_238, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3647 'bitselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%tmp_1460 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_238, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3648 'bitselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_960)   --->   "%tmp_1461 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_238, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3649 'bitselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%or_ln125_411 = or i1 %tmp_1459, i1 %icmp_ln125_548" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3650 'or' 'or_ln125_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%and_ln125_959 = and i1 %or_ln125_411, i1 %tmp_1460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3651 'and' 'and_ln125_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node sum_343)   --->   "%zext_ln125_137 = zext i1 %and_ln125_959" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3652 'zext' 'zext_ln125_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3653 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_343 = add i13 %sum_342, i13 %zext_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3653 'add' 'sum_343' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_1462 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_343, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3654 'bitselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_960)   --->   "%xor_ln125_548 = xor i1 %tmp_1462, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3655 'xor' 'xor_ln125_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3656 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_960 = and i1 %tmp_1461, i1 %xor_ln125_548" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3656 'and' 'and_ln125_960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3657 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_238, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3657 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3658 [1/1] (0.70ns)   --->   "%icmp_ln125_549 = icmp_eq  i5 %tmp_545, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3658 'icmp' 'icmp_ln125_549' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3659 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_238, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3659 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3660 [1/1] (0.70ns)   --->   "%icmp_ln125_550 = icmp_eq  i6 %tmp_547, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3660 'icmp' 'icmp_ln125_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3661 [1/1] (0.70ns)   --->   "%icmp_ln125_551 = icmp_eq  i6 %tmp_547, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3661 'icmp' 'icmp_ln125_551' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_963)   --->   "%select_ln125_548 = select i1 %and_ln125_960, i1 %icmp_ln125_550, i1 %icmp_ln125_551" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3662 'select' 'select_ln125_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_964)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_238, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3663 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_964)   --->   "%xor_ln125_905 = xor i1 %tmp_1463, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3664 'xor' 'xor_ln125_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_964)   --->   "%and_ln125_961 = and i1 %icmp_ln125_549, i1 %xor_ln125_905" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3665 'and' 'and_ln125_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_964)   --->   "%select_ln125_549 = select i1 %and_ln125_960, i1 %and_ln125_961, i1 %icmp_ln125_550" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3666 'select' 'select_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_413)   --->   "%and_ln125_962 = and i1 %and_ln125_960, i1 %icmp_ln125_550" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3667 'and' 'and_ln125_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_963)   --->   "%xor_ln125_549 = xor i1 %select_ln125_548, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3668 'xor' 'xor_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_963)   --->   "%or_ln125_412 = or i1 %tmp_1462, i1 %xor_ln125_549" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3669 'or' 'or_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_963)   --->   "%xor_ln125_550 = xor i1 %tmp_1458, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3670 'xor' 'xor_ln125_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_963 = and i1 %or_ln125_412, i1 %xor_ln125_550" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3671 'and' 'and_ln125_963' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_964 = and i1 %tmp_1462, i1 %select_ln125_549" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3672 'and' 'and_ln125_964' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_413)   --->   "%or_ln125_713 = or i1 %and_ln125_962, i1 %and_ln125_964" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3673 'or' 'or_ln125_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_413)   --->   "%xor_ln125_551 = xor i1 %or_ln125_713, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3674 'xor' 'xor_ln125_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_413)   --->   "%and_ln125_965 = and i1 %tmp_1458, i1 %xor_ln125_551" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3675 'and' 'and_ln125_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3676 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_413 = or i1 %and_ln125_963, i1 %and_ln125_965" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3676 'or' 'or_ln125_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln126_280 = sext i13 %query_70_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3677 'sext' 'sext_ln126_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3678 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_138)   --->   "%sub_ln126_138 = sub i14 %sext_ln126_280, i14 %sext_ln126_263" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3678 'sub' 'sub_ln126_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3679 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_138)   --->   "%sext_ln126_281 = sext i14 %sub_ln126_138" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3679 'sext' 'sext_ln126_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3680 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_138 = mul i28 %sext_ln126_281, i28 %sext_ln126_281" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3680 'mul' 'mul_ln126_138' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3681 [1/1] (0.00ns)   --->   "%trunc_ln125_138 = trunc i28 %mul_ln126_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3681 'trunc' 'trunc_ln125_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3682 [1/1] (0.70ns)   --->   "%icmp_ln125_552 = icmp_ne  i8 %trunc_ln125_138, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3682 'icmp' 'icmp_ln125_552' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln126_282 = sext i13 %query_71_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3683 'sext' 'sext_ln126_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3684 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_139)   --->   "%sub_ln126_139 = sub i14 %sext_ln126_282, i14 %sext_ln126_266" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3684 'sub' 'sub_ln126_139' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3685 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_139)   --->   "%sext_ln126_283 = sext i14 %sub_ln126_139" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3685 'sext' 'sext_ln126_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3686 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_139 = mul i28 %sext_ln126_283, i28 %sext_ln126_283" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3686 'mul' 'mul_ln126_139' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3687 [1/1] (0.00ns)   --->   "%trunc_ln125_139 = trunc i28 %mul_ln126_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3687 'trunc' 'trunc_ln125_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3688 [1/1] (0.70ns)   --->   "%icmp_ln125_556 = icmp_ne  i8 %trunc_ln125_139, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3688 'icmp' 'icmp_ln125_556' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%sum_350 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_140, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3689 'partselect' 'sum_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_140, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3690 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_140, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3691 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_981)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_140, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3692 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%or_ln125_420 = or i1 %tmp_1483, i1 %icmp_ln125_560" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3693 'or' 'or_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%and_ln125_980 = and i1 %or_ln125_420, i1 %tmp_1484" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3694 'and' 'and_ln125_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node sum_351)   --->   "%zext_ln125_140 = zext i1 %and_ln125_980" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3695 'zext' 'zext_ln125_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3696 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_351 = add i13 %sum_350, i13 %zext_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3696 'add' 'sum_351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_351, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3697 'bitselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_981)   --->   "%xor_ln125_560 = xor i1 %tmp_1486, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3698 'xor' 'xor_ln125_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3699 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_981 = and i1 %tmp_1485, i1 %xor_ln125_560" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3699 'and' 'and_ln125_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_984)   --->   "%select_ln125_560 = select i1 %and_ln125_981, i1 %icmp_ln125_562, i1 %icmp_ln125_563" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3700 'select' 'select_ln125_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_985)   --->   "%tmp_1487 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_140, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3701 'bitselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_985)   --->   "%xor_ln125_908 = xor i1 %tmp_1487, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3702 'xor' 'xor_ln125_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_985)   --->   "%and_ln125_982 = and i1 %icmp_ln125_561, i1 %xor_ln125_908" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3703 'and' 'and_ln125_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_985)   --->   "%select_ln125_561 = select i1 %and_ln125_981, i1 %and_ln125_982, i1 %icmp_ln125_562" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3704 'select' 'select_ln125_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_422)   --->   "%and_ln125_983 = and i1 %and_ln125_981, i1 %icmp_ln125_562" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3705 'and' 'and_ln125_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_984)   --->   "%xor_ln125_561 = xor i1 %select_ln125_560, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3706 'xor' 'xor_ln125_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_984)   --->   "%or_ln125_421 = or i1 %tmp_1486, i1 %xor_ln125_561" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3707 'or' 'or_ln125_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_984)   --->   "%xor_ln125_562 = xor i1 %tmp_1482, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3708 'xor' 'xor_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3709 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_984 = and i1 %or_ln125_421, i1 %xor_ln125_562" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3709 'and' 'and_ln125_984' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3710 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_985 = and i1 %tmp_1486, i1 %select_ln125_561" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3710 'and' 'and_ln125_985' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_422)   --->   "%or_ln125_716 = or i1 %and_ln125_983, i1 %and_ln125_985" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3711 'or' 'or_ln125_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_422)   --->   "%xor_ln125_563 = xor i1 %or_ln125_716, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3712 'xor' 'xor_ln125_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_422)   --->   "%and_ln125_986 = and i1 %tmp_1482, i1 %xor_ln125_563" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3713 'and' 'and_ln125_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3714 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_422 = or i1 %and_ln125_984, i1 %and_ln125_986" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3714 'or' 'or_ln125_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_245)   --->   "%select_ln125_562 = select i1 %and_ln125_984, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3715 'select' 'select_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_245)   --->   "%select_ln125_563 = select i1 %or_ln125_422, i13 %select_ln125_562, i13 %sum_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3716 'select' 'select_ln125_563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_245)   --->   "%shl_ln125_104 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_563, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3717 'bitconcatenate' 'shl_ln125_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_245)   --->   "%sext_ln125_105 = sext i22 %shl_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3718 'sext' 'sext_ln125_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3719 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_245 = add i28 %sext_ln125_105, i28 %mul_ln126_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3719 'add' 'add_ln125_245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3720 [1/1] (0.00ns)   --->   "%tmp_1488 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_245, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3720 'bitselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%sum_352 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_245, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3721 'partselect' 'sum_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%tmp_1489 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_245, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3722 'bitselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%tmp_1490 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_245, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3723 'bitselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_988)   --->   "%tmp_1491 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_245, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3724 'bitselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%or_ln125_423 = or i1 %tmp_1489, i1 %icmp_ln125_564" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3725 'or' 'or_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%and_ln125_987 = and i1 %or_ln125_423, i1 %tmp_1490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3726 'and' 'and_ln125_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node sum_353)   --->   "%zext_ln125_141 = zext i1 %and_ln125_987" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3727 'zext' 'zext_ln125_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3728 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_353 = add i13 %sum_352, i13 %zext_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3728 'add' 'sum_353' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3729 [1/1] (0.00ns)   --->   "%tmp_1492 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_353, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3729 'bitselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_988)   --->   "%xor_ln125_564 = xor i1 %tmp_1492, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3730 'xor' 'xor_ln125_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3731 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_988 = and i1 %tmp_1491, i1 %xor_ln125_564" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3731 'and' 'and_ln125_988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3732 [1/1] (0.00ns)   --->   "%tmp_561 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_245, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3732 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3733 [1/1] (0.70ns)   --->   "%icmp_ln125_565 = icmp_eq  i5 %tmp_561, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3733 'icmp' 'icmp_ln125_565' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3734 [1/1] (0.00ns)   --->   "%tmp_563 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_245, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3734 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3735 [1/1] (0.70ns)   --->   "%icmp_ln125_566 = icmp_eq  i6 %tmp_563, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3735 'icmp' 'icmp_ln125_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3736 [1/1] (0.70ns)   --->   "%icmp_ln125_567 = icmp_eq  i6 %tmp_563, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3736 'icmp' 'icmp_ln125_567' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_991)   --->   "%select_ln125_564 = select i1 %and_ln125_988, i1 %icmp_ln125_566, i1 %icmp_ln125_567" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3737 'select' 'select_ln125_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_992)   --->   "%tmp_1493 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_245, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3738 'bitselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_992)   --->   "%xor_ln125_909 = xor i1 %tmp_1493, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3739 'xor' 'xor_ln125_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_992)   --->   "%and_ln125_989 = and i1 %icmp_ln125_565, i1 %xor_ln125_909" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3740 'and' 'and_ln125_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_992)   --->   "%select_ln125_565 = select i1 %and_ln125_988, i1 %and_ln125_989, i1 %icmp_ln125_566" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3741 'select' 'select_ln125_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_425)   --->   "%and_ln125_990 = and i1 %and_ln125_988, i1 %icmp_ln125_566" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3742 'and' 'and_ln125_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_991)   --->   "%xor_ln125_565 = xor i1 %select_ln125_564, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3743 'xor' 'xor_ln125_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_991)   --->   "%or_ln125_424 = or i1 %tmp_1492, i1 %xor_ln125_565" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3744 'or' 'or_ln125_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_991)   --->   "%xor_ln125_566 = xor i1 %tmp_1488, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3745 'xor' 'xor_ln125_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_991 = and i1 %or_ln125_424, i1 %xor_ln125_566" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3746 'and' 'and_ln125_991' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3747 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_992 = and i1 %tmp_1492, i1 %select_ln125_565" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3747 'and' 'and_ln125_992' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_425)   --->   "%or_ln125_717 = or i1 %and_ln125_990, i1 %and_ln125_992" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3748 'or' 'or_ln125_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_425)   --->   "%xor_ln125_567 = xor i1 %or_ln125_717, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3749 'xor' 'xor_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_425)   --->   "%and_ln125_993 = and i1 %tmp_1488, i1 %xor_ln125_567" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3750 'and' 'and_ln125_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_425 = or i1 %and_ln125_991, i1 %and_ln125_993" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3751 'or' 'or_ln125_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3752 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_142)   --->   "%sub_ln126_142 = sub i14 %sext_ln126_280, i14 %sext_ln126_272" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3752 'sub' 'sub_ln126_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3753 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_142)   --->   "%sext_ln126_286 = sext i14 %sub_ln126_142" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3753 'sext' 'sext_ln126_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3754 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_142 = mul i28 %sext_ln126_286, i28 %sext_ln126_286" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3754 'mul' 'mul_ln126_142' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3755 [1/1] (0.00ns)   --->   "%trunc_ln125_142 = trunc i28 %mul_ln126_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3755 'trunc' 'trunc_ln125_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3756 [1/1] (0.70ns)   --->   "%icmp_ln125_568 = icmp_ne  i8 %trunc_ln125_142, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3756 'icmp' 'icmp_ln125_568' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3757 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_143)   --->   "%sub_ln126_143 = sub i14 %sext_ln126_282, i14 %sext_ln126_274" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3757 'sub' 'sub_ln126_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3758 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_143)   --->   "%sext_ln126_287 = sext i14 %sub_ln126_143" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3758 'sext' 'sext_ln126_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3759 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_143 = mul i28 %sext_ln126_287, i28 %sext_ln126_287" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3759 'mul' 'mul_ln126_143' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3760 [1/1] (0.00ns)   --->   "%trunc_ln125_143 = trunc i28 %mul_ln126_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3760 'trunc' 'trunc_ln125_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3761 [1/1] (0.70ns)   --->   "%icmp_ln125_572 = icmp_ne  i8 %trunc_ln125_143, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3761 'icmp' 'icmp_ln125_572' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%sum_360 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_144, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3762 'partselect' 'sum_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%tmp_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_144, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3763 'bitselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%tmp_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_144, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3764 'bitselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1009)   --->   "%tmp_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_144, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3765 'bitselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%or_ln125_432 = or i1 %tmp_1513, i1 %icmp_ln125_576" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3766 'or' 'or_ln125_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%and_ln125_1008 = and i1 %or_ln125_432, i1 %tmp_1514" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3767 'and' 'and_ln125_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node sum_361)   --->   "%zext_ln125_144 = zext i1 %and_ln125_1008" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3768 'zext' 'zext_ln125_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3769 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_361 = add i13 %sum_360, i13 %zext_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3769 'add' 'sum_361' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_361, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3770 'bitselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1009)   --->   "%xor_ln125_576 = xor i1 %tmp_1516, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3771 'xor' 'xor_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3772 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1009 = and i1 %tmp_1515, i1 %xor_ln125_576" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3772 'and' 'and_ln125_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1012)   --->   "%select_ln125_576 = select i1 %and_ln125_1009, i1 %icmp_ln125_578, i1 %icmp_ln125_579" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3773 'select' 'select_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1013)   --->   "%tmp_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_144, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3774 'bitselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1013)   --->   "%xor_ln125_912 = xor i1 %tmp_1517, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3775 'xor' 'xor_ln125_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1013)   --->   "%and_ln125_1010 = and i1 %icmp_ln125_577, i1 %xor_ln125_912" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3776 'and' 'and_ln125_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1013)   --->   "%select_ln125_577 = select i1 %and_ln125_1009, i1 %and_ln125_1010, i1 %icmp_ln125_578" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3777 'select' 'select_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_434)   --->   "%and_ln125_1011 = and i1 %and_ln125_1009, i1 %icmp_ln125_578" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3778 'and' 'and_ln125_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1012)   --->   "%xor_ln125_577 = xor i1 %select_ln125_576, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3779 'xor' 'xor_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1012)   --->   "%or_ln125_433 = or i1 %tmp_1516, i1 %xor_ln125_577" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3780 'or' 'or_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1012)   --->   "%xor_ln125_578 = xor i1 %tmp_1512, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3781 'xor' 'xor_ln125_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3782 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1012 = and i1 %or_ln125_433, i1 %xor_ln125_578" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3782 'and' 'and_ln125_1012' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3783 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1013 = and i1 %tmp_1516, i1 %select_ln125_577" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3783 'and' 'and_ln125_1013' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_434)   --->   "%or_ln125_720 = or i1 %and_ln125_1011, i1 %and_ln125_1013" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3784 'or' 'or_ln125_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_434)   --->   "%xor_ln125_579 = xor i1 %or_ln125_720, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3785 'xor' 'xor_ln125_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_434)   --->   "%and_ln125_1014 = and i1 %tmp_1512, i1 %xor_ln125_579" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3786 'and' 'and_ln125_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3787 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_434 = or i1 %and_ln125_1012, i1 %and_ln125_1014" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3787 'or' 'or_ln125_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_252)   --->   "%select_ln125_578 = select i1 %and_ln125_1012, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3788 'select' 'select_ln125_578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_252)   --->   "%select_ln125_579 = select i1 %or_ln125_434, i13 %select_ln125_578, i13 %sum_361" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3789 'select' 'select_ln125_579' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_252)   --->   "%shl_ln125_107 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_579, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3790 'bitconcatenate' 'shl_ln125_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_252)   --->   "%sext_ln125_108 = sext i22 %shl_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3791 'sext' 'sext_ln125_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3792 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_252 = add i28 %sext_ln125_108, i28 %mul_ln126_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3792 'add' 'add_ln125_252' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3793 [1/1] (0.00ns)   --->   "%tmp_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_252, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3793 'bitselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%sum_362 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_252, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3794 'partselect' 'sum_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_252, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3795 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%tmp_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_252, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3796 'bitselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1016)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_252, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3797 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%or_ln125_435 = or i1 %tmp_1519, i1 %icmp_ln125_580" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3798 'or' 'or_ln125_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%and_ln125_1015 = and i1 %or_ln125_435, i1 %tmp_1520" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3799 'and' 'and_ln125_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node sum_363)   --->   "%zext_ln125_145 = zext i1 %and_ln125_1015" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3800 'zext' 'zext_ln125_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3801 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_363 = add i13 %sum_362, i13 %zext_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3801 'add' 'sum_363' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_363, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3802 'bitselect' 'tmp_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1016)   --->   "%xor_ln125_580 = xor i1 %tmp_1522, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3803 'xor' 'xor_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3804 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1016 = and i1 %tmp_1521, i1 %xor_ln125_580" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3804 'and' 'and_ln125_1016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_252, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3805 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3806 [1/1] (0.70ns)   --->   "%icmp_ln125_581 = icmp_eq  i5 %tmp_577, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3806 'icmp' 'icmp_ln125_581' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3807 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_252, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3807 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3808 [1/1] (0.70ns)   --->   "%icmp_ln125_582 = icmp_eq  i6 %tmp_579, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3808 'icmp' 'icmp_ln125_582' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3809 [1/1] (0.70ns)   --->   "%icmp_ln125_583 = icmp_eq  i6 %tmp_579, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3809 'icmp' 'icmp_ln125_583' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1019)   --->   "%select_ln125_580 = select i1 %and_ln125_1016, i1 %icmp_ln125_582, i1 %icmp_ln125_583" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3810 'select' 'select_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1020)   --->   "%tmp_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_252, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3811 'bitselect' 'tmp_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1020)   --->   "%xor_ln125_913 = xor i1 %tmp_1523, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3812 'xor' 'xor_ln125_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1020)   --->   "%and_ln125_1017 = and i1 %icmp_ln125_581, i1 %xor_ln125_913" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3813 'and' 'and_ln125_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1020)   --->   "%select_ln125_581 = select i1 %and_ln125_1016, i1 %and_ln125_1017, i1 %icmp_ln125_582" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3814 'select' 'select_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_437)   --->   "%and_ln125_1018 = and i1 %and_ln125_1016, i1 %icmp_ln125_582" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3815 'and' 'and_ln125_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1019)   --->   "%xor_ln125_581 = xor i1 %select_ln125_580, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3816 'xor' 'xor_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1019)   --->   "%or_ln125_436 = or i1 %tmp_1522, i1 %xor_ln125_581" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3817 'or' 'or_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1019)   --->   "%xor_ln125_582 = xor i1 %tmp_1518, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3818 'xor' 'xor_ln125_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3819 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1019 = and i1 %or_ln125_436, i1 %xor_ln125_582" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3819 'and' 'and_ln125_1019' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1020 = and i1 %tmp_1522, i1 %select_ln125_581" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3820 'and' 'and_ln125_1020' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_437)   --->   "%or_ln125_721 = or i1 %and_ln125_1018, i1 %and_ln125_1020" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3821 'or' 'or_ln125_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_437)   --->   "%xor_ln125_583 = xor i1 %or_ln125_721, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3822 'xor' 'xor_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_437)   --->   "%and_ln125_1021 = and i1 %tmp_1518, i1 %xor_ln125_583" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3823 'and' 'and_ln125_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3824 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_437 = or i1 %and_ln125_1019, i1 %and_ln125_1021" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3824 'or' 'or_ln125_437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln126_294 = sext i13 %query_74_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3825 'sext' 'sext_ln126_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln126_295 = sext i13 %key_74_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3826 'sext' 'sext_ln126_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3827 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_146)   --->   "%sub_ln126_146 = sub i14 %sext_ln126_294, i14 %sext_ln126_295" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3827 'sub' 'sub_ln126_146' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3828 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_146)   --->   "%sext_ln126_296 = sext i14 %sub_ln126_146" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3828 'sext' 'sext_ln126_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3829 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_146 = mul i28 %sext_ln126_296, i28 %sext_ln126_296" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3829 'mul' 'mul_ln126_146' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3830 [1/1] (0.00ns)   --->   "%trunc_ln125_146 = trunc i28 %mul_ln126_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3830 'trunc' 'trunc_ln125_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3831 [1/1] (0.70ns)   --->   "%icmp_ln125_584 = icmp_ne  i8 %trunc_ln125_146, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3831 'icmp' 'icmp_ln125_584' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln126_297 = sext i13 %query_75_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3832 'sext' 'sext_ln126_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln126_298 = sext i13 %key_75_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3833 'sext' 'sext_ln126_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3834 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_147)   --->   "%sub_ln126_147 = sub i14 %sext_ln126_297, i14 %sext_ln126_298" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3834 'sub' 'sub_ln126_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3835 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_147)   --->   "%sext_ln126_299 = sext i14 %sub_ln126_147" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3835 'sext' 'sext_ln126_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3836 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_147 = mul i28 %sext_ln126_299, i28 %sext_ln126_299" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3836 'mul' 'mul_ln126_147' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3837 [1/1] (0.00ns)   --->   "%trunc_ln125_147 = trunc i28 %mul_ln126_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3837 'trunc' 'trunc_ln125_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3838 [1/1] (0.70ns)   --->   "%icmp_ln125_588 = icmp_ne  i8 %trunc_ln125_147, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3838 'icmp' 'icmp_ln125_588' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%sum_370 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_148, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3839 'partselect' 'sum_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%tmp_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_148, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3840 'bitselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%tmp_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_148, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3841 'bitselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1037)   --->   "%tmp_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_148, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3842 'bitselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%or_ln125_444 = or i1 %tmp_1543, i1 %icmp_ln125_592" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3843 'or' 'or_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%and_ln125_1036 = and i1 %or_ln125_444, i1 %tmp_1544" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3844 'and' 'and_ln125_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node sum_371)   --->   "%zext_ln125_148 = zext i1 %and_ln125_1036" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3845 'zext' 'zext_ln125_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3846 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_371 = add i13 %sum_370, i13 %zext_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3846 'add' 'sum_371' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3847 [1/1] (0.00ns)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_371, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3847 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1037)   --->   "%xor_ln125_592 = xor i1 %tmp_1546, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3848 'xor' 'xor_ln125_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3849 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1037 = and i1 %tmp_1545, i1 %xor_ln125_592" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3849 'and' 'and_ln125_1037' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1040)   --->   "%select_ln125_592 = select i1 %and_ln125_1037, i1 %icmp_ln125_594, i1 %icmp_ln125_595" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3850 'select' 'select_ln125_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1041)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_148, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3851 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1041)   --->   "%xor_ln125_916 = xor i1 %tmp_1547, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3852 'xor' 'xor_ln125_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1041)   --->   "%and_ln125_1038 = and i1 %icmp_ln125_593, i1 %xor_ln125_916" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3853 'and' 'and_ln125_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1041)   --->   "%select_ln125_593 = select i1 %and_ln125_1037, i1 %and_ln125_1038, i1 %icmp_ln125_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3854 'select' 'select_ln125_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_446)   --->   "%and_ln125_1039 = and i1 %and_ln125_1037, i1 %icmp_ln125_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3855 'and' 'and_ln125_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1040)   --->   "%xor_ln125_593 = xor i1 %select_ln125_592, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3856 'xor' 'xor_ln125_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1040)   --->   "%or_ln125_445 = or i1 %tmp_1546, i1 %xor_ln125_593" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3857 'or' 'or_ln125_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1040)   --->   "%xor_ln125_594 = xor i1 %tmp_1542, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3858 'xor' 'xor_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3859 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1040 = and i1 %or_ln125_445, i1 %xor_ln125_594" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3859 'and' 'and_ln125_1040' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3860 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1041 = and i1 %tmp_1546, i1 %select_ln125_593" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3860 'and' 'and_ln125_1041' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_446)   --->   "%or_ln125_724 = or i1 %and_ln125_1039, i1 %and_ln125_1041" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3861 'or' 'or_ln125_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_446)   --->   "%xor_ln125_595 = xor i1 %or_ln125_724, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3862 'xor' 'xor_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_446)   --->   "%and_ln125_1042 = and i1 %tmp_1542, i1 %xor_ln125_595" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3863 'and' 'and_ln125_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3864 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_446 = or i1 %and_ln125_1040, i1 %and_ln125_1042" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3864 'or' 'or_ln125_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_259)   --->   "%select_ln125_594 = select i1 %and_ln125_1040, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3865 'select' 'select_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_259)   --->   "%select_ln125_595 = select i1 %or_ln125_446, i13 %select_ln125_594, i13 %sum_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3866 'select' 'select_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_259)   --->   "%shl_ln125_110 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_595, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3867 'bitconcatenate' 'shl_ln125_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_259)   --->   "%sext_ln125_111 = sext i22 %shl_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3868 'sext' 'sext_ln125_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3869 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_259 = add i28 %sext_ln125_111, i28 %mul_ln126_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3869 'add' 'add_ln125_259' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3870 [1/1] (0.00ns)   --->   "%tmp_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_259, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3870 'bitselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%sum_372 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_259, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3871 'partselect' 'sum_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_259, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3872 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%tmp_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_259, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3873 'bitselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1044)   --->   "%tmp_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_259, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3874 'bitselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%or_ln125_447 = or i1 %tmp_1549, i1 %icmp_ln125_596" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3875 'or' 'or_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%and_ln125_1043 = and i1 %or_ln125_447, i1 %tmp_1550" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3876 'and' 'and_ln125_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node sum_373)   --->   "%zext_ln125_149 = zext i1 %and_ln125_1043" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3877 'zext' 'zext_ln125_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3878 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_373 = add i13 %sum_372, i13 %zext_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3878 'add' 'sum_373' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3879 [1/1] (0.00ns)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_373, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3879 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1044)   --->   "%xor_ln125_596 = xor i1 %tmp_1552, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3880 'xor' 'xor_ln125_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3881 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1044 = and i1 %tmp_1551, i1 %xor_ln125_596" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3881 'and' 'and_ln125_1044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_259, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3882 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3883 [1/1] (0.70ns)   --->   "%icmp_ln125_597 = icmp_eq  i5 %tmp_593, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3883 'icmp' 'icmp_ln125_597' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3884 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_259, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3884 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3885 [1/1] (0.70ns)   --->   "%icmp_ln125_598 = icmp_eq  i6 %tmp_595, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3885 'icmp' 'icmp_ln125_598' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3886 [1/1] (0.70ns)   --->   "%icmp_ln125_599 = icmp_eq  i6 %tmp_595, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3886 'icmp' 'icmp_ln125_599' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1047)   --->   "%select_ln125_596 = select i1 %and_ln125_1044, i1 %icmp_ln125_598, i1 %icmp_ln125_599" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3887 'select' 'select_ln125_596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1048)   --->   "%tmp_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_259, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3888 'bitselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1048)   --->   "%xor_ln125_917 = xor i1 %tmp_1553, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3889 'xor' 'xor_ln125_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1048)   --->   "%and_ln125_1045 = and i1 %icmp_ln125_597, i1 %xor_ln125_917" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3890 'and' 'and_ln125_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1048)   --->   "%select_ln125_597 = select i1 %and_ln125_1044, i1 %and_ln125_1045, i1 %icmp_ln125_598" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3891 'select' 'select_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_449)   --->   "%and_ln125_1046 = and i1 %and_ln125_1044, i1 %icmp_ln125_598" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3892 'and' 'and_ln125_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1047)   --->   "%xor_ln125_597 = xor i1 %select_ln125_596, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3893 'xor' 'xor_ln125_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3894 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1047)   --->   "%or_ln125_448 = or i1 %tmp_1552, i1 %xor_ln125_597" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3894 'or' 'or_ln125_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1047)   --->   "%xor_ln125_598 = xor i1 %tmp_1548, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3895 'xor' 'xor_ln125_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3896 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1047 = and i1 %or_ln125_448, i1 %xor_ln125_598" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3896 'and' 'and_ln125_1047' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3897 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1048 = and i1 %tmp_1552, i1 %select_ln125_597" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3897 'and' 'and_ln125_1048' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_449)   --->   "%or_ln125_725 = or i1 %and_ln125_1046, i1 %and_ln125_1048" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3898 'or' 'or_ln125_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_449)   --->   "%xor_ln125_599 = xor i1 %or_ln125_725, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3899 'xor' 'xor_ln125_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_449)   --->   "%and_ln125_1049 = and i1 %tmp_1548, i1 %xor_ln125_599" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3900 'and' 'and_ln125_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3901 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_449 = or i1 %and_ln125_1047, i1 %and_ln125_1049" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3901 'or' 'or_ln125_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln126_304 = sext i13 %key_78_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3902 'sext' 'sext_ln126_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3903 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_150)   --->   "%sub_ln126_150 = sub i14 %sext_ln126_294, i14 %sext_ln126_304" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3903 'sub' 'sub_ln126_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3904 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_150)   --->   "%sext_ln126_305 = sext i14 %sub_ln126_150" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3904 'sext' 'sext_ln126_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3905 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_150 = mul i28 %sext_ln126_305, i28 %sext_ln126_305" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3905 'mul' 'mul_ln126_150' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3906 [1/1] (0.00ns)   --->   "%trunc_ln125_150 = trunc i28 %mul_ln126_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3906 'trunc' 'trunc_ln125_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3907 [1/1] (0.70ns)   --->   "%icmp_ln125_600 = icmp_ne  i8 %trunc_ln125_150, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3907 'icmp' 'icmp_ln125_600' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln126_306 = sext i13 %key_79_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3908 'sext' 'sext_ln126_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3909 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_151)   --->   "%sub_ln126_151 = sub i14 %sext_ln126_297, i14 %sext_ln126_306" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3909 'sub' 'sub_ln126_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3910 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_151)   --->   "%sext_ln126_307 = sext i14 %sub_ln126_151" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3910 'sext' 'sext_ln126_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3911 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_151 = mul i28 %sext_ln126_307, i28 %sext_ln126_307" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3911 'mul' 'mul_ln126_151' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3912 [1/1] (0.00ns)   --->   "%trunc_ln125_151 = trunc i28 %mul_ln126_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3912 'trunc' 'trunc_ln125_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3913 [1/1] (0.70ns)   --->   "%icmp_ln125_604 = icmp_ne  i8 %trunc_ln125_151, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3913 'icmp' 'icmp_ln125_604' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%sum_380 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_152, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3914 'partselect' 'sum_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_152, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3915 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_152, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3916 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1065)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_152, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3917 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%or_ln125_456 = or i1 %tmp_1573, i1 %icmp_ln125_608" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3918 'or' 'or_ln125_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%and_ln125_1064 = and i1 %or_ln125_456, i1 %tmp_1574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3919 'and' 'and_ln125_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node sum_381)   --->   "%zext_ln125_152 = zext i1 %and_ln125_1064" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3920 'zext' 'zext_ln125_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3921 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_381 = add i13 %sum_380, i13 %zext_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3921 'add' 'sum_381' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3922 [1/1] (0.00ns)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_381, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3922 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1065)   --->   "%xor_ln125_608 = xor i1 %tmp_1576, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3923 'xor' 'xor_ln125_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3924 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1065 = and i1 %tmp_1575, i1 %xor_ln125_608" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3924 'and' 'and_ln125_1065' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1068)   --->   "%select_ln125_608 = select i1 %and_ln125_1065, i1 %icmp_ln125_610, i1 %icmp_ln125_611" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3925 'select' 'select_ln125_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1069)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_152, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3926 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1069)   --->   "%xor_ln125_920 = xor i1 %tmp_1577, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3927 'xor' 'xor_ln125_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1069)   --->   "%and_ln125_1066 = and i1 %icmp_ln125_609, i1 %xor_ln125_920" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3928 'and' 'and_ln125_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1069)   --->   "%select_ln125_609 = select i1 %and_ln125_1065, i1 %and_ln125_1066, i1 %icmp_ln125_610" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3929 'select' 'select_ln125_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_458)   --->   "%and_ln125_1067 = and i1 %and_ln125_1065, i1 %icmp_ln125_610" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3930 'and' 'and_ln125_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1068)   --->   "%xor_ln125_609 = xor i1 %select_ln125_608, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3931 'xor' 'xor_ln125_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1068)   --->   "%or_ln125_457 = or i1 %tmp_1576, i1 %xor_ln125_609" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3932 'or' 'or_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1068)   --->   "%xor_ln125_610 = xor i1 %tmp_1572, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3933 'xor' 'xor_ln125_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3934 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1068 = and i1 %or_ln125_457, i1 %xor_ln125_610" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3934 'and' 'and_ln125_1068' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3935 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1069 = and i1 %tmp_1576, i1 %select_ln125_609" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3935 'and' 'and_ln125_1069' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_458)   --->   "%or_ln125_728 = or i1 %and_ln125_1067, i1 %and_ln125_1069" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3936 'or' 'or_ln125_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_458)   --->   "%xor_ln125_611 = xor i1 %or_ln125_728, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3937 'xor' 'xor_ln125_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_458)   --->   "%and_ln125_1070 = and i1 %tmp_1572, i1 %xor_ln125_611" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3938 'and' 'and_ln125_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3939 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_458 = or i1 %and_ln125_1068, i1 %and_ln125_1070" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3939 'or' 'or_ln125_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_266)   --->   "%select_ln125_610 = select i1 %and_ln125_1068, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3940 'select' 'select_ln125_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_266)   --->   "%select_ln125_611 = select i1 %or_ln125_458, i13 %select_ln125_610, i13 %sum_381" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3941 'select' 'select_ln125_611' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_266)   --->   "%shl_ln125_113 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_611, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3942 'bitconcatenate' 'shl_ln125_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_266)   --->   "%sext_ln125_114 = sext i22 %shl_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3943 'sext' 'sext_ln125_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3944 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_266 = add i28 %sext_ln125_114, i28 %mul_ln126_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3944 'add' 'add_ln125_266' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3945 [1/1] (0.00ns)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_266, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3945 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%sum_382 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_266, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3946 'partselect' 'sum_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_266, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3947 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_266, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3948 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1072)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_266, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3949 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%or_ln125_459 = or i1 %tmp_1579, i1 %icmp_ln125_612" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3950 'or' 'or_ln125_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%and_ln125_1071 = and i1 %or_ln125_459, i1 %tmp_1580" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3951 'and' 'and_ln125_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node sum_383)   --->   "%zext_ln125_153 = zext i1 %and_ln125_1071" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3952 'zext' 'zext_ln125_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3953 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_383 = add i13 %sum_382, i13 %zext_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3953 'add' 'sum_383' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3954 [1/1] (0.00ns)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_383, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3954 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1072)   --->   "%xor_ln125_612 = xor i1 %tmp_1582, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3955 'xor' 'xor_ln125_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3956 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1072 = and i1 %tmp_1581, i1 %xor_ln125_612" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3956 'and' 'and_ln125_1072' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3957 [1/1] (0.00ns)   --->   "%tmp_609 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_266, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3957 'partselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3958 [1/1] (0.70ns)   --->   "%icmp_ln125_613 = icmp_eq  i5 %tmp_609, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3958 'icmp' 'icmp_ln125_613' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3959 [1/1] (0.00ns)   --->   "%tmp_611 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_266, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3959 'partselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3960 [1/1] (0.70ns)   --->   "%icmp_ln125_614 = icmp_eq  i6 %tmp_611, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3960 'icmp' 'icmp_ln125_614' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3961 [1/1] (0.70ns)   --->   "%icmp_ln125_615 = icmp_eq  i6 %tmp_611, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3961 'icmp' 'icmp_ln125_615' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1075)   --->   "%select_ln125_612 = select i1 %and_ln125_1072, i1 %icmp_ln125_614, i1 %icmp_ln125_615" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3962 'select' 'select_ln125_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1076)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_266, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3963 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1076)   --->   "%xor_ln125_921 = xor i1 %tmp_1583, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3964 'xor' 'xor_ln125_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1076)   --->   "%and_ln125_1073 = and i1 %icmp_ln125_613, i1 %xor_ln125_921" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3965 'and' 'and_ln125_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1076)   --->   "%select_ln125_613 = select i1 %and_ln125_1072, i1 %and_ln125_1073, i1 %icmp_ln125_614" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3966 'select' 'select_ln125_613' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_461)   --->   "%and_ln125_1074 = and i1 %and_ln125_1072, i1 %icmp_ln125_614" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3967 'and' 'and_ln125_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1075)   --->   "%xor_ln125_613 = xor i1 %select_ln125_612, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3968 'xor' 'xor_ln125_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1075)   --->   "%or_ln125_460 = or i1 %tmp_1582, i1 %xor_ln125_613" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3969 'or' 'or_ln125_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1075)   --->   "%xor_ln125_614 = xor i1 %tmp_1578, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3970 'xor' 'xor_ln125_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3971 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1075 = and i1 %or_ln125_460, i1 %xor_ln125_614" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3971 'and' 'and_ln125_1075' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3972 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1076 = and i1 %tmp_1582, i1 %select_ln125_613" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3972 'and' 'and_ln125_1076' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_461)   --->   "%or_ln125_729 = or i1 %and_ln125_1074, i1 %and_ln125_1076" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3973 'or' 'or_ln125_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_461)   --->   "%xor_ln125_615 = xor i1 %or_ln125_729, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3974 'xor' 'xor_ln125_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_461)   --->   "%and_ln125_1077 = and i1 %tmp_1578, i1 %xor_ln125_615" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3975 'and' 'and_ln125_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3976 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_461 = or i1 %and_ln125_1075, i1 %and_ln125_1077" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3976 'or' 'or_ln125_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln126_312 = sext i13 %query_78_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3977 'sext' 'sext_ln126_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3978 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_154)   --->   "%sub_ln126_154 = sub i14 %sext_ln126_312, i14 %sext_ln126_295" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3978 'sub' 'sub_ln126_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3979 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_154)   --->   "%sext_ln126_313 = sext i14 %sub_ln126_154" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3979 'sext' 'sext_ln126_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3980 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_154 = mul i28 %sext_ln126_313, i28 %sext_ln126_313" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3980 'mul' 'mul_ln126_154' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3981 [1/1] (0.00ns)   --->   "%trunc_ln125_154 = trunc i28 %mul_ln126_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3981 'trunc' 'trunc_ln125_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3982 [1/1] (0.70ns)   --->   "%icmp_ln125_616 = icmp_ne  i8 %trunc_ln125_154, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3982 'icmp' 'icmp_ln125_616' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln126_314 = sext i13 %query_79_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3983 'sext' 'sext_ln126_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3984 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_155)   --->   "%sub_ln126_155 = sub i14 %sext_ln126_314, i14 %sext_ln126_298" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3984 'sub' 'sub_ln126_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3985 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_155)   --->   "%sext_ln126_315 = sext i14 %sub_ln126_155" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3985 'sext' 'sext_ln126_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3986 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_155 = mul i28 %sext_ln126_315, i28 %sext_ln126_315" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3986 'mul' 'mul_ln126_155' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3987 [1/1] (0.00ns)   --->   "%trunc_ln125_155 = trunc i28 %mul_ln126_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3987 'trunc' 'trunc_ln125_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3988 [1/1] (0.70ns)   --->   "%icmp_ln125_620 = icmp_ne  i8 %trunc_ln125_155, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3988 'icmp' 'icmp_ln125_620' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%sum_390 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_156, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3989 'partselect' 'sum_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_156, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 3990 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_156, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3991 'bitselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1093)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_156, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3992 'bitselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%or_ln125_468 = or i1 %tmp_1603, i1 %icmp_ln125_624" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3993 'or' 'or_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%and_ln125_1092 = and i1 %or_ln125_468, i1 %tmp_1604" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3994 'and' 'and_ln125_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node sum_391)   --->   "%zext_ln125_156 = zext i1 %and_ln125_1092" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3995 'zext' 'zext_ln125_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3996 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_391 = add i13 %sum_390, i13 %zext_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3996 'add' 'sum_391' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3997 [1/1] (0.00ns)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_391, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3997 'bitselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1093)   --->   "%xor_ln125_624 = xor i1 %tmp_1606, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3998 'xor' 'xor_ln125_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3999 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1093 = and i1 %tmp_1605, i1 %xor_ln125_624" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 3999 'and' 'and_ln125_1093' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1096)   --->   "%select_ln125_624 = select i1 %and_ln125_1093, i1 %icmp_ln125_626, i1 %icmp_ln125_627" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4000 'select' 'select_ln125_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1097)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_156, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4001 'bitselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1097)   --->   "%xor_ln125_924 = xor i1 %tmp_1607, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4002 'xor' 'xor_ln125_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1097)   --->   "%and_ln125_1094 = and i1 %icmp_ln125_625, i1 %xor_ln125_924" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4003 'and' 'and_ln125_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1097)   --->   "%select_ln125_625 = select i1 %and_ln125_1093, i1 %and_ln125_1094, i1 %icmp_ln125_626" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4004 'select' 'select_ln125_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_470)   --->   "%and_ln125_1095 = and i1 %and_ln125_1093, i1 %icmp_ln125_626" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4005 'and' 'and_ln125_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1096)   --->   "%xor_ln125_625 = xor i1 %select_ln125_624, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4006 'xor' 'xor_ln125_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1096)   --->   "%or_ln125_469 = or i1 %tmp_1606, i1 %xor_ln125_625" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4007 'or' 'or_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1096)   --->   "%xor_ln125_626 = xor i1 %tmp_1602, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4008 'xor' 'xor_ln125_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4009 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1096 = and i1 %or_ln125_469, i1 %xor_ln125_626" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4009 'and' 'and_ln125_1096' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4010 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1097 = and i1 %tmp_1606, i1 %select_ln125_625" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4010 'and' 'and_ln125_1097' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_470)   --->   "%or_ln125_732 = or i1 %and_ln125_1095, i1 %and_ln125_1097" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4011 'or' 'or_ln125_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_470)   --->   "%xor_ln125_627 = xor i1 %or_ln125_732, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4012 'xor' 'xor_ln125_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_470)   --->   "%and_ln125_1098 = and i1 %tmp_1602, i1 %xor_ln125_627" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4013 'and' 'and_ln125_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4014 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_470 = or i1 %and_ln125_1096, i1 %and_ln125_1098" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4014 'or' 'or_ln125_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_273)   --->   "%select_ln125_626 = select i1 %and_ln125_1096, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4015 'select' 'select_ln125_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_273)   --->   "%select_ln125_627 = select i1 %or_ln125_470, i13 %select_ln125_626, i13 %sum_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4016 'select' 'select_ln125_627' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_273)   --->   "%shl_ln125_116 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_627, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4017 'bitconcatenate' 'shl_ln125_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_273)   --->   "%sext_ln125_117 = sext i22 %shl_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4018 'sext' 'sext_ln125_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4019 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_273 = add i28 %sext_ln125_117, i28 %mul_ln126_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4019 'add' 'add_ln125_273' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_273, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4020 'bitselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%sum_392 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_273, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4021 'partselect' 'sum_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_273, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4022 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_273, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4023 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1100)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_273, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4024 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%or_ln125_471 = or i1 %tmp_1609, i1 %icmp_ln125_628" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4025 'or' 'or_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%and_ln125_1099 = and i1 %or_ln125_471, i1 %tmp_1610" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4026 'and' 'and_ln125_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node sum_393)   --->   "%zext_ln125_157 = zext i1 %and_ln125_1099" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4027 'zext' 'zext_ln125_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4028 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_393 = add i13 %sum_392, i13 %zext_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4028 'add' 'sum_393' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4029 [1/1] (0.00ns)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_393, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4029 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1100)   --->   "%xor_ln125_628 = xor i1 %tmp_1612, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4030 'xor' 'xor_ln125_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4031 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1100 = and i1 %tmp_1611, i1 %xor_ln125_628" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4031 'and' 'and_ln125_1100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4032 [1/1] (0.00ns)   --->   "%tmp_625 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_273, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4032 'partselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4033 [1/1] (0.70ns)   --->   "%icmp_ln125_629 = icmp_eq  i5 %tmp_625, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4033 'icmp' 'icmp_ln125_629' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_273, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4034 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4035 [1/1] (0.70ns)   --->   "%icmp_ln125_630 = icmp_eq  i6 %tmp_627, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4035 'icmp' 'icmp_ln125_630' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4036 [1/1] (0.70ns)   --->   "%icmp_ln125_631 = icmp_eq  i6 %tmp_627, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4036 'icmp' 'icmp_ln125_631' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1103)   --->   "%select_ln125_628 = select i1 %and_ln125_1100, i1 %icmp_ln125_630, i1 %icmp_ln125_631" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4037 'select' 'select_ln125_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1104)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_273, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4038 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1104)   --->   "%xor_ln125_925 = xor i1 %tmp_1613, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4039 'xor' 'xor_ln125_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1104)   --->   "%and_ln125_1101 = and i1 %icmp_ln125_629, i1 %xor_ln125_925" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4040 'and' 'and_ln125_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1104)   --->   "%select_ln125_629 = select i1 %and_ln125_1100, i1 %and_ln125_1101, i1 %icmp_ln125_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4041 'select' 'select_ln125_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_473)   --->   "%and_ln125_1102 = and i1 %and_ln125_1100, i1 %icmp_ln125_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4042 'and' 'and_ln125_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1103)   --->   "%xor_ln125_629 = xor i1 %select_ln125_628, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4043 'xor' 'xor_ln125_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1103)   --->   "%or_ln125_472 = or i1 %tmp_1612, i1 %xor_ln125_629" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4044 'or' 'or_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1103)   --->   "%xor_ln125_630 = xor i1 %tmp_1608, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4045 'xor' 'xor_ln125_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4046 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1103 = and i1 %or_ln125_472, i1 %xor_ln125_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4046 'and' 'and_ln125_1103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4047 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1104 = and i1 %tmp_1612, i1 %select_ln125_629" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4047 'and' 'and_ln125_1104' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_473)   --->   "%or_ln125_733 = or i1 %and_ln125_1102, i1 %and_ln125_1104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4048 'or' 'or_ln125_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_473)   --->   "%xor_ln125_631 = xor i1 %or_ln125_733, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4049 'xor' 'xor_ln125_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_473)   --->   "%and_ln125_1105 = and i1 %tmp_1608, i1 %xor_ln125_631" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4050 'and' 'and_ln125_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4051 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_473 = or i1 %and_ln125_1103, i1 %and_ln125_1105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4051 'or' 'or_ln125_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4052 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_158)   --->   "%sub_ln126_158 = sub i14 %sext_ln126_312, i14 %sext_ln126_304" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4052 'sub' 'sub_ln126_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4053 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_158)   --->   "%sext_ln126_318 = sext i14 %sub_ln126_158" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4053 'sext' 'sext_ln126_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4054 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_158 = mul i28 %sext_ln126_318, i28 %sext_ln126_318" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4054 'mul' 'mul_ln126_158' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4055 [1/1] (0.00ns)   --->   "%trunc_ln125_158 = trunc i28 %mul_ln126_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4055 'trunc' 'trunc_ln125_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4056 [1/1] (0.70ns)   --->   "%icmp_ln125_632 = icmp_ne  i8 %trunc_ln125_158, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4056 'icmp' 'icmp_ln125_632' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4057 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_159)   --->   "%sub_ln126_159 = sub i14 %sext_ln126_314, i14 %sext_ln126_306" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4057 'sub' 'sub_ln126_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4058 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_159)   --->   "%sext_ln126_319 = sext i14 %sub_ln126_159" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4058 'sext' 'sext_ln126_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4059 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_159 = mul i28 %sext_ln126_319, i28 %sext_ln126_319" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4059 'mul' 'mul_ln126_159' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln125_159 = trunc i28 %mul_ln126_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4060 'trunc' 'trunc_ln125_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4061 [1/1] (0.70ns)   --->   "%icmp_ln125_636 = icmp_ne  i8 %trunc_ln125_159, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4061 'icmp' 'icmp_ln125_636' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%sum_400 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_160, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4062 'partselect' 'sum_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_160, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4063 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_160, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4064 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1121)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_160, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4065 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%or_ln125_480 = or i1 %tmp_1633, i1 %icmp_ln125_640" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4066 'or' 'or_ln125_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%and_ln125_1120 = and i1 %or_ln125_480, i1 %tmp_1634" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4067 'and' 'and_ln125_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node sum_401)   --->   "%zext_ln125_160 = zext i1 %and_ln125_1120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4068 'zext' 'zext_ln125_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4069 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_401 = add i13 %sum_400, i13 %zext_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4069 'add' 'sum_401' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4070 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_401, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4070 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1121)   --->   "%xor_ln125_640 = xor i1 %tmp_1636, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4071 'xor' 'xor_ln125_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4072 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1121 = and i1 %tmp_1635, i1 %xor_ln125_640" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4072 'and' 'and_ln125_1121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1124)   --->   "%select_ln125_640 = select i1 %and_ln125_1121, i1 %icmp_ln125_642, i1 %icmp_ln125_643" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4073 'select' 'select_ln125_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1125)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_160, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4074 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1125)   --->   "%xor_ln125_928 = xor i1 %tmp_1637, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4075 'xor' 'xor_ln125_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1125)   --->   "%and_ln125_1122 = and i1 %icmp_ln125_641, i1 %xor_ln125_928" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4076 'and' 'and_ln125_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1125)   --->   "%select_ln125_641 = select i1 %and_ln125_1121, i1 %and_ln125_1122, i1 %icmp_ln125_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4077 'select' 'select_ln125_641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_482)   --->   "%and_ln125_1123 = and i1 %and_ln125_1121, i1 %icmp_ln125_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4078 'and' 'and_ln125_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1124)   --->   "%xor_ln125_641 = xor i1 %select_ln125_640, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4079 'xor' 'xor_ln125_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1124)   --->   "%or_ln125_481 = or i1 %tmp_1636, i1 %xor_ln125_641" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4080 'or' 'or_ln125_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1124)   --->   "%xor_ln125_642 = xor i1 %tmp_1632, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4081 'xor' 'xor_ln125_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4082 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1124 = and i1 %or_ln125_481, i1 %xor_ln125_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4082 'and' 'and_ln125_1124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4083 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1125 = and i1 %tmp_1636, i1 %select_ln125_641" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4083 'and' 'and_ln125_1125' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_482)   --->   "%or_ln125_736 = or i1 %and_ln125_1123, i1 %and_ln125_1125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4084 'or' 'or_ln125_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_482)   --->   "%xor_ln125_643 = xor i1 %or_ln125_736, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4085 'xor' 'xor_ln125_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_482)   --->   "%and_ln125_1126 = and i1 %tmp_1632, i1 %xor_ln125_643" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4086 'and' 'and_ln125_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4087 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_482 = or i1 %and_ln125_1124, i1 %and_ln125_1126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4087 'or' 'or_ln125_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_280)   --->   "%select_ln125_642 = select i1 %and_ln125_1124, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4088 'select' 'select_ln125_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_280)   --->   "%select_ln125_643 = select i1 %or_ln125_482, i13 %select_ln125_642, i13 %sum_401" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4089 'select' 'select_ln125_643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_280)   --->   "%shl_ln125_119 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_643, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4090 'bitconcatenate' 'shl_ln125_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_280)   --->   "%sext_ln125_120 = sext i22 %shl_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4091 'sext' 'sext_ln125_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4092 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_280 = add i28 %sext_ln125_120, i28 %mul_ln126_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4092 'add' 'add_ln125_280' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_280, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4093 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%sum_402 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_280, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4094 'partselect' 'sum_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_280, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4095 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_280, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4096 'bitselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1128)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_280, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4097 'bitselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%or_ln125_483 = or i1 %tmp_1639, i1 %icmp_ln125_644" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4098 'or' 'or_ln125_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%and_ln125_1127 = and i1 %or_ln125_483, i1 %tmp_1640" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4099 'and' 'and_ln125_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node sum_403)   --->   "%zext_ln125_161 = zext i1 %and_ln125_1127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4100 'zext' 'zext_ln125_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4101 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_403 = add i13 %sum_402, i13 %zext_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4101 'add' 'sum_403' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4102 [1/1] (0.00ns)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_403, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4102 'bitselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1128)   --->   "%xor_ln125_644 = xor i1 %tmp_1642, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4103 'xor' 'xor_ln125_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1128 = and i1 %tmp_1641, i1 %xor_ln125_644" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4104 'and' 'and_ln125_1128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4105 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_280, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4105 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4106 [1/1] (0.70ns)   --->   "%icmp_ln125_645 = icmp_eq  i5 %tmp_641, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4106 'icmp' 'icmp_ln125_645' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4107 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_280, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4107 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4108 [1/1] (0.70ns)   --->   "%icmp_ln125_646 = icmp_eq  i6 %tmp_643, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4108 'icmp' 'icmp_ln125_646' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4109 [1/1] (0.70ns)   --->   "%icmp_ln125_647 = icmp_eq  i6 %tmp_643, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4109 'icmp' 'icmp_ln125_647' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1131)   --->   "%select_ln125_644 = select i1 %and_ln125_1128, i1 %icmp_ln125_646, i1 %icmp_ln125_647" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4110 'select' 'select_ln125_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1132)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_280, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4111 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1132)   --->   "%xor_ln125_929 = xor i1 %tmp_1643, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4112 'xor' 'xor_ln125_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1132)   --->   "%and_ln125_1129 = and i1 %icmp_ln125_645, i1 %xor_ln125_929" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4113 'and' 'and_ln125_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1132)   --->   "%select_ln125_645 = select i1 %and_ln125_1128, i1 %and_ln125_1129, i1 %icmp_ln125_646" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4114 'select' 'select_ln125_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_485)   --->   "%and_ln125_1130 = and i1 %and_ln125_1128, i1 %icmp_ln125_646" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4115 'and' 'and_ln125_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1131)   --->   "%xor_ln125_645 = xor i1 %select_ln125_644, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4116 'xor' 'xor_ln125_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1131)   --->   "%or_ln125_484 = or i1 %tmp_1642, i1 %xor_ln125_645" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4117 'or' 'or_ln125_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1131)   --->   "%xor_ln125_646 = xor i1 %tmp_1638, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4118 'xor' 'xor_ln125_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4119 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1131 = and i1 %or_ln125_484, i1 %xor_ln125_646" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4119 'and' 'and_ln125_1131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4120 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1132 = and i1 %tmp_1642, i1 %select_ln125_645" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4120 'and' 'and_ln125_1132' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_485)   --->   "%or_ln125_737 = or i1 %and_ln125_1130, i1 %and_ln125_1132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4121 'or' 'or_ln125_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_485)   --->   "%xor_ln125_647 = xor i1 %or_ln125_737, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4122 'xor' 'xor_ln125_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_485)   --->   "%and_ln125_1133 = and i1 %tmp_1638, i1 %xor_ln125_647" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4123 'and' 'and_ln125_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4124 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_485 = or i1 %and_ln125_1131, i1 %and_ln125_1133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4124 'or' 'or_ln125_485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln126_326 = sext i13 %query_82_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4125 'sext' 'sext_ln126_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln126_327 = sext i13 %key_82_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4126 'sext' 'sext_ln126_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4127 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_162)   --->   "%sub_ln126_162 = sub i14 %sext_ln126_326, i14 %sext_ln126_327" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4127 'sub' 'sub_ln126_162' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4128 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_162)   --->   "%sext_ln126_328 = sext i14 %sub_ln126_162" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4128 'sext' 'sext_ln126_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4129 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_162 = mul i28 %sext_ln126_328, i28 %sext_ln126_328" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4129 'mul' 'mul_ln126_162' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4130 [1/1] (0.00ns)   --->   "%trunc_ln125_162 = trunc i28 %mul_ln126_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4130 'trunc' 'trunc_ln125_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4131 [1/1] (0.70ns)   --->   "%icmp_ln125_648 = icmp_ne  i8 %trunc_ln125_162, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4131 'icmp' 'icmp_ln125_648' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln126_329 = sext i13 %query_83_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4132 'sext' 'sext_ln126_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln126_330 = sext i13 %key_83_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4133 'sext' 'sext_ln126_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_163)   --->   "%sub_ln126_163 = sub i14 %sext_ln126_329, i14 %sext_ln126_330" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4134 'sub' 'sub_ln126_163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4135 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_163)   --->   "%sext_ln126_331 = sext i14 %sub_ln126_163" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4135 'sext' 'sext_ln126_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_163 = mul i28 %sext_ln126_331, i28 %sext_ln126_331" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4136 'mul' 'mul_ln126_163' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4137 [1/1] (0.00ns)   --->   "%trunc_ln125_163 = trunc i28 %mul_ln126_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4137 'trunc' 'trunc_ln125_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4138 [1/1] (0.70ns)   --->   "%icmp_ln125_652 = icmp_ne  i8 %trunc_ln125_163, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4138 'icmp' 'icmp_ln125_652' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%sum_410 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_164, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4139 'partselect' 'sum_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_164, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4140 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_164, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4141 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1149)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_164, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4142 'bitselect' 'tmp_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%or_ln125_492 = or i1 %tmp_1663, i1 %icmp_ln125_656" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4143 'or' 'or_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%and_ln125_1148 = and i1 %or_ln125_492, i1 %tmp_1664" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4144 'and' 'and_ln125_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node sum_411)   --->   "%zext_ln125_164 = zext i1 %and_ln125_1148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4145 'zext' 'zext_ln125_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4146 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_411 = add i13 %sum_410, i13 %zext_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4146 'add' 'sum_411' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4147 [1/1] (0.00ns)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_411, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4147 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1149)   --->   "%xor_ln125_656 = xor i1 %tmp_1666, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4148 'xor' 'xor_ln125_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4149 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1149 = and i1 %tmp_1665, i1 %xor_ln125_656" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4149 'and' 'and_ln125_1149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1152)   --->   "%select_ln125_656 = select i1 %and_ln125_1149, i1 %icmp_ln125_658, i1 %icmp_ln125_659" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4150 'select' 'select_ln125_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1153)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_164, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4151 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1153)   --->   "%xor_ln125_932 = xor i1 %tmp_1667, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4152 'xor' 'xor_ln125_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1153)   --->   "%and_ln125_1150 = and i1 %icmp_ln125_657, i1 %xor_ln125_932" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4153 'and' 'and_ln125_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1153)   --->   "%select_ln125_657 = select i1 %and_ln125_1149, i1 %and_ln125_1150, i1 %icmp_ln125_658" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4154 'select' 'select_ln125_657' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_494)   --->   "%and_ln125_1151 = and i1 %and_ln125_1149, i1 %icmp_ln125_658" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4155 'and' 'and_ln125_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1152)   --->   "%xor_ln125_657 = xor i1 %select_ln125_656, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4156 'xor' 'xor_ln125_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1152)   --->   "%or_ln125_493 = or i1 %tmp_1666, i1 %xor_ln125_657" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4157 'or' 'or_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1152)   --->   "%xor_ln125_658 = xor i1 %tmp_1662, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4158 'xor' 'xor_ln125_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4159 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1152 = and i1 %or_ln125_493, i1 %xor_ln125_658" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4159 'and' 'and_ln125_1152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4160 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1153 = and i1 %tmp_1666, i1 %select_ln125_657" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4160 'and' 'and_ln125_1153' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_494)   --->   "%or_ln125_740 = or i1 %and_ln125_1151, i1 %and_ln125_1153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4161 'or' 'or_ln125_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_494)   --->   "%xor_ln125_659 = xor i1 %or_ln125_740, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4162 'xor' 'xor_ln125_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_494)   --->   "%and_ln125_1154 = and i1 %tmp_1662, i1 %xor_ln125_659" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4163 'and' 'and_ln125_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4164 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_494 = or i1 %and_ln125_1152, i1 %and_ln125_1154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4164 'or' 'or_ln125_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_287)   --->   "%select_ln125_658 = select i1 %and_ln125_1152, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4165 'select' 'select_ln125_658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_287)   --->   "%select_ln125_659 = select i1 %or_ln125_494, i13 %select_ln125_658, i13 %sum_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4166 'select' 'select_ln125_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_287)   --->   "%shl_ln125_122 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_659, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4167 'bitconcatenate' 'shl_ln125_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_287)   --->   "%sext_ln125_123 = sext i22 %shl_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4168 'sext' 'sext_ln125_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4169 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_287 = add i28 %sext_ln125_123, i28 %mul_ln126_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4169 'add' 'add_ln125_287' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4170 [1/1] (0.00ns)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_287, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4170 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%sum_412 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_287, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4171 'partselect' 'sum_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_287, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4172 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_287, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4173 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1156)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_287, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4174 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%or_ln125_495 = or i1 %tmp_1669, i1 %icmp_ln125_660" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4175 'or' 'or_ln125_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%and_ln125_1155 = and i1 %or_ln125_495, i1 %tmp_1670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4176 'and' 'and_ln125_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node sum_413)   --->   "%zext_ln125_165 = zext i1 %and_ln125_1155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4177 'zext' 'zext_ln125_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4178 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_413 = add i13 %sum_412, i13 %zext_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4178 'add' 'sum_413' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4179 [1/1] (0.00ns)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_413, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4179 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1156)   --->   "%xor_ln125_660 = xor i1 %tmp_1672, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4180 'xor' 'xor_ln125_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1156 = and i1 %tmp_1671, i1 %xor_ln125_660" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4181 'and' 'and_ln125_1156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4182 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_287, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4182 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4183 [1/1] (0.70ns)   --->   "%icmp_ln125_661 = icmp_eq  i5 %tmp_657, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4183 'icmp' 'icmp_ln125_661' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4184 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_287, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4184 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4185 [1/1] (0.70ns)   --->   "%icmp_ln125_662 = icmp_eq  i6 %tmp_659, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4185 'icmp' 'icmp_ln125_662' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4186 [1/1] (0.70ns)   --->   "%icmp_ln125_663 = icmp_eq  i6 %tmp_659, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4186 'icmp' 'icmp_ln125_663' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1159)   --->   "%select_ln125_660 = select i1 %and_ln125_1156, i1 %icmp_ln125_662, i1 %icmp_ln125_663" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4187 'select' 'select_ln125_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1160)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_287, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4188 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1160)   --->   "%xor_ln125_933 = xor i1 %tmp_1673, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4189 'xor' 'xor_ln125_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1160)   --->   "%and_ln125_1157 = and i1 %icmp_ln125_661, i1 %xor_ln125_933" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4190 'and' 'and_ln125_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1160)   --->   "%select_ln125_661 = select i1 %and_ln125_1156, i1 %and_ln125_1157, i1 %icmp_ln125_662" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4191 'select' 'select_ln125_661' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_497)   --->   "%and_ln125_1158 = and i1 %and_ln125_1156, i1 %icmp_ln125_662" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4192 'and' 'and_ln125_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1159)   --->   "%xor_ln125_661 = xor i1 %select_ln125_660, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4193 'xor' 'xor_ln125_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1159)   --->   "%or_ln125_496 = or i1 %tmp_1672, i1 %xor_ln125_661" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4194 'or' 'or_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1159)   --->   "%xor_ln125_662 = xor i1 %tmp_1668, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4195 'xor' 'xor_ln125_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4196 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1159 = and i1 %or_ln125_496, i1 %xor_ln125_662" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4196 'and' 'and_ln125_1159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1160 = and i1 %tmp_1672, i1 %select_ln125_661" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4197 'and' 'and_ln125_1160' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_497)   --->   "%or_ln125_741 = or i1 %and_ln125_1158, i1 %and_ln125_1160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4198 'or' 'or_ln125_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_497)   --->   "%xor_ln125_663 = xor i1 %or_ln125_741, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4199 'xor' 'xor_ln125_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_497)   --->   "%and_ln125_1161 = and i1 %tmp_1668, i1 %xor_ln125_663" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4200 'and' 'and_ln125_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4201 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_497 = or i1 %and_ln125_1159, i1 %and_ln125_1161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4201 'or' 'or_ln125_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln126_336 = sext i13 %key_86_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4202 'sext' 'sext_ln126_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4203 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_166)   --->   "%sub_ln126_166 = sub i14 %sext_ln126_326, i14 %sext_ln126_336" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4203 'sub' 'sub_ln126_166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4204 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_166)   --->   "%sext_ln126_337 = sext i14 %sub_ln126_166" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4204 'sext' 'sext_ln126_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4205 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_166 = mul i28 %sext_ln126_337, i28 %sext_ln126_337" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4205 'mul' 'mul_ln126_166' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln125_166 = trunc i28 %mul_ln126_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4206 'trunc' 'trunc_ln125_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4207 [1/1] (0.70ns)   --->   "%icmp_ln125_664 = icmp_ne  i8 %trunc_ln125_166, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4207 'icmp' 'icmp_ln125_664' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln126_338 = sext i13 %key_87_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4208 'sext' 'sext_ln126_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4209 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_167)   --->   "%sub_ln126_167 = sub i14 %sext_ln126_329, i14 %sext_ln126_338" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4209 'sub' 'sub_ln126_167' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4210 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_167)   --->   "%sext_ln126_339 = sext i14 %sub_ln126_167" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4210 'sext' 'sext_ln126_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4211 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_167 = mul i28 %sext_ln126_339, i28 %sext_ln126_339" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4211 'mul' 'mul_ln126_167' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4212 [1/1] (0.00ns)   --->   "%trunc_ln125_167 = trunc i28 %mul_ln126_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4212 'trunc' 'trunc_ln125_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4213 [1/1] (0.70ns)   --->   "%icmp_ln125_668 = icmp_ne  i8 %trunc_ln125_167, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4213 'icmp' 'icmp_ln125_668' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%sum_420 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_168, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4214 'partselect' 'sum_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%tmp_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_168, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4215 'bitselect' 'tmp_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_168, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4216 'bitselect' 'tmp_1694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1177)   --->   "%tmp_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_168, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4217 'bitselect' 'tmp_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%or_ln125_504 = or i1 %tmp_1693, i1 %icmp_ln125_672" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4218 'or' 'or_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%and_ln125_1176 = and i1 %or_ln125_504, i1 %tmp_1694" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4219 'and' 'and_ln125_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node sum_421)   --->   "%zext_ln125_168 = zext i1 %and_ln125_1176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4220 'zext' 'zext_ln125_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4221 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_421 = add i13 %sum_420, i13 %zext_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4221 'add' 'sum_421' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4222 [1/1] (0.00ns)   --->   "%tmp_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_421, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4222 'bitselect' 'tmp_1696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1177)   --->   "%xor_ln125_672 = xor i1 %tmp_1696, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4223 'xor' 'xor_ln125_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4224 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1177 = and i1 %tmp_1695, i1 %xor_ln125_672" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4224 'and' 'and_ln125_1177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1180)   --->   "%select_ln125_672 = select i1 %and_ln125_1177, i1 %icmp_ln125_674, i1 %icmp_ln125_675" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4225 'select' 'select_ln125_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1181)   --->   "%tmp_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_168, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4226 'bitselect' 'tmp_1697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1181)   --->   "%xor_ln125_936 = xor i1 %tmp_1697, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4227 'xor' 'xor_ln125_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1181)   --->   "%and_ln125_1178 = and i1 %icmp_ln125_673, i1 %xor_ln125_936" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4228 'and' 'and_ln125_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1181)   --->   "%select_ln125_673 = select i1 %and_ln125_1177, i1 %and_ln125_1178, i1 %icmp_ln125_674" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4229 'select' 'select_ln125_673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_506)   --->   "%and_ln125_1179 = and i1 %and_ln125_1177, i1 %icmp_ln125_674" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4230 'and' 'and_ln125_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1180)   --->   "%xor_ln125_673 = xor i1 %select_ln125_672, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4231 'xor' 'xor_ln125_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1180)   --->   "%or_ln125_505 = or i1 %tmp_1696, i1 %xor_ln125_673" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4232 'or' 'or_ln125_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1180)   --->   "%xor_ln125_674 = xor i1 %tmp_1692, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4233 'xor' 'xor_ln125_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4234 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1180 = and i1 %or_ln125_505, i1 %xor_ln125_674" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4234 'and' 'and_ln125_1180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4235 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1181 = and i1 %tmp_1696, i1 %select_ln125_673" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4235 'and' 'and_ln125_1181' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_506)   --->   "%or_ln125_744 = or i1 %and_ln125_1179, i1 %and_ln125_1181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4236 'or' 'or_ln125_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_506)   --->   "%xor_ln125_675 = xor i1 %or_ln125_744, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4237 'xor' 'xor_ln125_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_506)   --->   "%and_ln125_1182 = and i1 %tmp_1692, i1 %xor_ln125_675" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4238 'and' 'and_ln125_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4239 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_506 = or i1 %and_ln125_1180, i1 %and_ln125_1182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4239 'or' 'or_ln125_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_294)   --->   "%select_ln125_674 = select i1 %and_ln125_1180, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4240 'select' 'select_ln125_674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_294)   --->   "%select_ln125_675 = select i1 %or_ln125_506, i13 %select_ln125_674, i13 %sum_421" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4241 'select' 'select_ln125_675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_294)   --->   "%shl_ln125_125 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_675, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4242 'bitconcatenate' 'shl_ln125_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_294)   --->   "%sext_ln125_126 = sext i22 %shl_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4243 'sext' 'sext_ln125_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4244 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_294 = add i28 %sext_ln125_126, i28 %mul_ln126_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4244 'add' 'add_ln125_294' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4245 [1/1] (0.00ns)   --->   "%tmp_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_294, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4245 'bitselect' 'tmp_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%sum_422 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_294, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4246 'partselect' 'sum_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_294, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4247 'bitselect' 'tmp_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%tmp_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_294, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4248 'bitselect' 'tmp_1700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1184)   --->   "%tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_294, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4249 'bitselect' 'tmp_1701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%or_ln125_507 = or i1 %tmp_1699, i1 %icmp_ln125_676" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4250 'or' 'or_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%and_ln125_1183 = and i1 %or_ln125_507, i1 %tmp_1700" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4251 'and' 'and_ln125_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%zext_ln125_169 = zext i1 %and_ln125_1183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4252 'zext' 'zext_ln125_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4253 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_423 = add i13 %sum_422, i13 %zext_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4253 'add' 'sum_423' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4254 [1/1] (0.00ns)   --->   "%tmp_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_423, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4254 'bitselect' 'tmp_1702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1184)   --->   "%xor_ln125_676 = xor i1 %tmp_1702, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4255 'xor' 'xor_ln125_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4256 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1184 = and i1 %tmp_1701, i1 %xor_ln125_676" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4256 'and' 'and_ln125_1184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4257 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_294, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4257 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4258 [1/1] (0.70ns)   --->   "%icmp_ln125_677 = icmp_eq  i5 %tmp_673, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4258 'icmp' 'icmp_ln125_677' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4259 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_294, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4259 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4260 [1/1] (0.70ns)   --->   "%icmp_ln125_678 = icmp_eq  i6 %tmp_675, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4260 'icmp' 'icmp_ln125_678' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4261 [1/1] (0.70ns)   --->   "%icmp_ln125_679 = icmp_eq  i6 %tmp_675, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4261 'icmp' 'icmp_ln125_679' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1187)   --->   "%select_ln125_676 = select i1 %and_ln125_1184, i1 %icmp_ln125_678, i1 %icmp_ln125_679" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4262 'select' 'select_ln125_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1188)   --->   "%tmp_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_294, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4263 'bitselect' 'tmp_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1188)   --->   "%xor_ln125_937 = xor i1 %tmp_1703, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4264 'xor' 'xor_ln125_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1188)   --->   "%and_ln125_1185 = and i1 %icmp_ln125_677, i1 %xor_ln125_937" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4265 'and' 'and_ln125_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1188)   --->   "%select_ln125_677 = select i1 %and_ln125_1184, i1 %and_ln125_1185, i1 %icmp_ln125_678" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4266 'select' 'select_ln125_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_509)   --->   "%and_ln125_1186 = and i1 %and_ln125_1184, i1 %icmp_ln125_678" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4267 'and' 'and_ln125_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1187)   --->   "%xor_ln125_677 = xor i1 %select_ln125_676, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4268 'xor' 'xor_ln125_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1187)   --->   "%or_ln125_508 = or i1 %tmp_1702, i1 %xor_ln125_677" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4269 'or' 'or_ln125_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1187)   --->   "%xor_ln125_678 = xor i1 %tmp_1698, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4270 'xor' 'xor_ln125_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1187 = and i1 %or_ln125_508, i1 %xor_ln125_678" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4271 'and' 'and_ln125_1187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1188 = and i1 %tmp_1702, i1 %select_ln125_677" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4272 'and' 'and_ln125_1188' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_509)   --->   "%or_ln125_745 = or i1 %and_ln125_1186, i1 %and_ln125_1188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4273 'or' 'or_ln125_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_509)   --->   "%xor_ln125_679 = xor i1 %or_ln125_745, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4274 'xor' 'xor_ln125_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_509)   --->   "%and_ln125_1189 = and i1 %tmp_1698, i1 %xor_ln125_679" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4275 'and' 'and_ln125_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4276 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_509 = or i1 %and_ln125_1187, i1 %and_ln125_1189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4276 'or' 'or_ln125_509' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln126_344 = sext i13 %query_86_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4277 'sext' 'sext_ln126_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4278 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_170)   --->   "%sub_ln126_170 = sub i14 %sext_ln126_344, i14 %sext_ln126_327" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4278 'sub' 'sub_ln126_170' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4279 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_170)   --->   "%sext_ln126_345 = sext i14 %sub_ln126_170" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4279 'sext' 'sext_ln126_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4280 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_170 = mul i28 %sext_ln126_345, i28 %sext_ln126_345" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4280 'mul' 'mul_ln126_170' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln125_170 = trunc i28 %mul_ln126_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4281 'trunc' 'trunc_ln125_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4282 [1/1] (0.70ns)   --->   "%icmp_ln125_680 = icmp_ne  i8 %trunc_ln125_170, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4282 'icmp' 'icmp_ln125_680' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln126_346 = sext i13 %query_87_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4283 'sext' 'sext_ln126_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4284 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_171)   --->   "%sub_ln126_171 = sub i14 %sext_ln126_346, i14 %sext_ln126_330" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4284 'sub' 'sub_ln126_171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4285 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_171)   --->   "%sext_ln126_347 = sext i14 %sub_ln126_171" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4285 'sext' 'sext_ln126_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4286 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_171 = mul i28 %sext_ln126_347, i28 %sext_ln126_347" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4286 'mul' 'mul_ln126_171' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4287 [1/1] (0.00ns)   --->   "%trunc_ln125_171 = trunc i28 %mul_ln126_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4287 'trunc' 'trunc_ln125_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4288 [1/1] (0.70ns)   --->   "%icmp_ln125_684 = icmp_ne  i8 %trunc_ln125_171, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4288 'icmp' 'icmp_ln125_684' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%sum_430 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_172, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4289 'partselect' 'sum_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_172, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4290 'bitselect' 'tmp_1723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_172, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4291 'bitselect' 'tmp_1724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1205)   --->   "%tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_172, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4292 'bitselect' 'tmp_1725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%or_ln125_516 = or i1 %tmp_1723, i1 %icmp_ln125_688" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4293 'or' 'or_ln125_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%and_ln125_1204 = and i1 %or_ln125_516, i1 %tmp_1724" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4294 'and' 'and_ln125_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node sum_431)   --->   "%zext_ln125_172 = zext i1 %and_ln125_1204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4295 'zext' 'zext_ln125_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4296 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_431 = add i13 %sum_430, i13 %zext_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4296 'add' 'sum_431' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_431, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4297 'bitselect' 'tmp_1726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1205)   --->   "%xor_ln125_688 = xor i1 %tmp_1726, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4298 'xor' 'xor_ln125_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4299 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1205 = and i1 %tmp_1725, i1 %xor_ln125_688" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4299 'and' 'and_ln125_1205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1208)   --->   "%select_ln125_688 = select i1 %and_ln125_1205, i1 %icmp_ln125_690, i1 %icmp_ln125_691" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4300 'select' 'select_ln125_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1209)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_172, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4301 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1209)   --->   "%xor_ln125_940 = xor i1 %tmp_1727, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4302 'xor' 'xor_ln125_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1209)   --->   "%and_ln125_1206 = and i1 %icmp_ln125_689, i1 %xor_ln125_940" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4303 'and' 'and_ln125_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1209)   --->   "%select_ln125_689 = select i1 %and_ln125_1205, i1 %and_ln125_1206, i1 %icmp_ln125_690" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4304 'select' 'select_ln125_689' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_518)   --->   "%and_ln125_1207 = and i1 %and_ln125_1205, i1 %icmp_ln125_690" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4305 'and' 'and_ln125_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1208)   --->   "%xor_ln125_689 = xor i1 %select_ln125_688, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4306 'xor' 'xor_ln125_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1208)   --->   "%or_ln125_517 = or i1 %tmp_1726, i1 %xor_ln125_689" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4307 'or' 'or_ln125_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1208)   --->   "%xor_ln125_690 = xor i1 %tmp_1722, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4308 'xor' 'xor_ln125_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4309 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1208 = and i1 %or_ln125_517, i1 %xor_ln125_690" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4309 'and' 'and_ln125_1208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4310 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1209 = and i1 %tmp_1726, i1 %select_ln125_689" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4310 'and' 'and_ln125_1209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_518)   --->   "%or_ln125_748 = or i1 %and_ln125_1207, i1 %and_ln125_1209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4311 'or' 'or_ln125_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_518)   --->   "%xor_ln125_691 = xor i1 %or_ln125_748, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4312 'xor' 'xor_ln125_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_518)   --->   "%and_ln125_1210 = and i1 %tmp_1722, i1 %xor_ln125_691" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4313 'and' 'and_ln125_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4314 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_518 = or i1 %and_ln125_1208, i1 %and_ln125_1210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4314 'or' 'or_ln125_518' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_301)   --->   "%select_ln125_690 = select i1 %and_ln125_1208, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4315 'select' 'select_ln125_690' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_301)   --->   "%select_ln125_691 = select i1 %or_ln125_518, i13 %select_ln125_690, i13 %sum_431" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4316 'select' 'select_ln125_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_301)   --->   "%shl_ln125_128 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_691, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4317 'bitconcatenate' 'shl_ln125_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_301)   --->   "%sext_ln125_129 = sext i22 %shl_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4318 'sext' 'sext_ln125_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4319 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_301 = add i28 %sext_ln125_129, i28 %mul_ln126_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4319 'add' 'add_ln125_301' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_301, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4320 'bitselect' 'tmp_1728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%sum_432 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_301, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4321 'partselect' 'sum_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_301, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4322 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_301, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4323 'bitselect' 'tmp_1730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1212)   --->   "%tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_301, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4324 'bitselect' 'tmp_1731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%or_ln125_519 = or i1 %tmp_1729, i1 %icmp_ln125_692" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4325 'or' 'or_ln125_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%and_ln125_1211 = and i1 %or_ln125_519, i1 %tmp_1730" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4326 'and' 'and_ln125_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node sum_433)   --->   "%zext_ln125_173 = zext i1 %and_ln125_1211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4327 'zext' 'zext_ln125_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4328 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_433 = add i13 %sum_432, i13 %zext_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4328 'add' 'sum_433' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4329 [1/1] (0.00ns)   --->   "%tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_433, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4329 'bitselect' 'tmp_1732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1212)   --->   "%xor_ln125_692 = xor i1 %tmp_1732, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4330 'xor' 'xor_ln125_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4331 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1212 = and i1 %tmp_1731, i1 %xor_ln125_692" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4331 'and' 'and_ln125_1212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4332 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_301, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4332 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4333 [1/1] (0.70ns)   --->   "%icmp_ln125_693 = icmp_eq  i5 %tmp_689, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4333 'icmp' 'icmp_ln125_693' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4334 [1/1] (0.00ns)   --->   "%tmp_691 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_301, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4334 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4335 [1/1] (0.70ns)   --->   "%icmp_ln125_694 = icmp_eq  i6 %tmp_691, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4335 'icmp' 'icmp_ln125_694' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4336 [1/1] (0.70ns)   --->   "%icmp_ln125_695 = icmp_eq  i6 %tmp_691, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4336 'icmp' 'icmp_ln125_695' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1215)   --->   "%select_ln125_692 = select i1 %and_ln125_1212, i1 %icmp_ln125_694, i1 %icmp_ln125_695" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4337 'select' 'select_ln125_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1216)   --->   "%tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_301, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4338 'bitselect' 'tmp_1733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1216)   --->   "%xor_ln125_941 = xor i1 %tmp_1733, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4339 'xor' 'xor_ln125_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1216)   --->   "%and_ln125_1213 = and i1 %icmp_ln125_693, i1 %xor_ln125_941" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4340 'and' 'and_ln125_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1216)   --->   "%select_ln125_693 = select i1 %and_ln125_1212, i1 %and_ln125_1213, i1 %icmp_ln125_694" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4341 'select' 'select_ln125_693' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_521)   --->   "%and_ln125_1214 = and i1 %and_ln125_1212, i1 %icmp_ln125_694" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4342 'and' 'and_ln125_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1215)   --->   "%xor_ln125_693 = xor i1 %select_ln125_692, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4343 'xor' 'xor_ln125_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1215)   --->   "%or_ln125_520 = or i1 %tmp_1732, i1 %xor_ln125_693" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4344 'or' 'or_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1215)   --->   "%xor_ln125_694 = xor i1 %tmp_1728, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4345 'xor' 'xor_ln125_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4346 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1215 = and i1 %or_ln125_520, i1 %xor_ln125_694" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4346 'and' 'and_ln125_1215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4347 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1216 = and i1 %tmp_1732, i1 %select_ln125_693" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4347 'and' 'and_ln125_1216' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_521)   --->   "%or_ln125_749 = or i1 %and_ln125_1214, i1 %and_ln125_1216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4348 'or' 'or_ln125_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_521)   --->   "%xor_ln125_695 = xor i1 %or_ln125_749, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4349 'xor' 'xor_ln125_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_521)   --->   "%and_ln125_1217 = and i1 %tmp_1728, i1 %xor_ln125_695" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4350 'and' 'and_ln125_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4351 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_521 = or i1 %and_ln125_1215, i1 %and_ln125_1217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4351 'or' 'or_ln125_521' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4352 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_174)   --->   "%sub_ln126_174 = sub i14 %sext_ln126_344, i14 %sext_ln126_336" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4352 'sub' 'sub_ln126_174' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4353 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_174)   --->   "%sext_ln126_350 = sext i14 %sub_ln126_174" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4353 'sext' 'sext_ln126_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4354 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_174 = mul i28 %sext_ln126_350, i28 %sext_ln126_350" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4354 'mul' 'mul_ln126_174' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4355 [1/1] (0.00ns)   --->   "%trunc_ln125_174 = trunc i28 %mul_ln126_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4355 'trunc' 'trunc_ln125_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4356 [1/1] (0.70ns)   --->   "%icmp_ln125_696 = icmp_ne  i8 %trunc_ln125_174, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4356 'icmp' 'icmp_ln125_696' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4357 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_175)   --->   "%sub_ln126_175 = sub i14 %sext_ln126_346, i14 %sext_ln126_338" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4357 'sub' 'sub_ln126_175' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4358 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_175)   --->   "%sext_ln126_351 = sext i14 %sub_ln126_175" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4358 'sext' 'sext_ln126_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4359 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_175 = mul i28 %sext_ln126_351, i28 %sext_ln126_351" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4359 'mul' 'mul_ln126_175' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4360 [1/1] (0.00ns)   --->   "%trunc_ln125_175 = trunc i28 %mul_ln126_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4360 'trunc' 'trunc_ln125_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4361 [1/1] (0.70ns)   --->   "%icmp_ln125_700 = icmp_ne  i8 %trunc_ln125_175, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4361 'icmp' 'icmp_ln125_700' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%sum_440 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_176, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4362 'partselect' 'sum_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%tmp_1753 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_176, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4363 'bitselect' 'tmp_1753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%tmp_1754 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_176, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4364 'bitselect' 'tmp_1754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1233)   --->   "%tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_176, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4365 'bitselect' 'tmp_1755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%or_ln125_528 = or i1 %tmp_1753, i1 %icmp_ln125_704" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4366 'or' 'or_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%and_ln125_1232 = and i1 %or_ln125_528, i1 %tmp_1754" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4367 'and' 'and_ln125_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node sum_441)   --->   "%zext_ln125_176 = zext i1 %and_ln125_1232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4368 'zext' 'zext_ln125_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4369 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_441 = add i13 %sum_440, i13 %zext_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4369 'add' 'sum_441' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4370 [1/1] (0.00ns)   --->   "%tmp_1756 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_441, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4370 'bitselect' 'tmp_1756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1233)   --->   "%xor_ln125_704 = xor i1 %tmp_1756, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4371 'xor' 'xor_ln125_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4372 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1233 = and i1 %tmp_1755, i1 %xor_ln125_704" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4372 'and' 'and_ln125_1233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1236)   --->   "%select_ln125_704 = select i1 %and_ln125_1233, i1 %icmp_ln125_706, i1 %icmp_ln125_707" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4373 'select' 'select_ln125_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1237)   --->   "%tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_176, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4374 'bitselect' 'tmp_1757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1237)   --->   "%xor_ln125_944 = xor i1 %tmp_1757, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4375 'xor' 'xor_ln125_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1237)   --->   "%and_ln125_1234 = and i1 %icmp_ln125_705, i1 %xor_ln125_944" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4376 'and' 'and_ln125_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1237)   --->   "%select_ln125_705 = select i1 %and_ln125_1233, i1 %and_ln125_1234, i1 %icmp_ln125_706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4377 'select' 'select_ln125_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_530)   --->   "%and_ln125_1235 = and i1 %and_ln125_1233, i1 %icmp_ln125_706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4378 'and' 'and_ln125_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1236)   --->   "%xor_ln125_705 = xor i1 %select_ln125_704, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4379 'xor' 'xor_ln125_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1236)   --->   "%or_ln125_529 = or i1 %tmp_1756, i1 %xor_ln125_705" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4380 'or' 'or_ln125_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1236)   --->   "%xor_ln125_706 = xor i1 %tmp_1752, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4381 'xor' 'xor_ln125_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1236 = and i1 %or_ln125_529, i1 %xor_ln125_706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4382 'and' 'and_ln125_1236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1237 = and i1 %tmp_1756, i1 %select_ln125_705" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4383 'and' 'and_ln125_1237' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_530)   --->   "%or_ln125_752 = or i1 %and_ln125_1235, i1 %and_ln125_1237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4384 'or' 'or_ln125_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_530)   --->   "%xor_ln125_707 = xor i1 %or_ln125_752, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4385 'xor' 'xor_ln125_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_530)   --->   "%and_ln125_1238 = and i1 %tmp_1752, i1 %xor_ln125_707" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4386 'and' 'and_ln125_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4387 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_530 = or i1 %and_ln125_1236, i1 %and_ln125_1238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4387 'or' 'or_ln125_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_308)   --->   "%select_ln125_706 = select i1 %and_ln125_1236, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4388 'select' 'select_ln125_706' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_308)   --->   "%select_ln125_707 = select i1 %or_ln125_530, i13 %select_ln125_706, i13 %sum_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4389 'select' 'select_ln125_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_308)   --->   "%shl_ln125_131 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_707, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4390 'bitconcatenate' 'shl_ln125_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_308)   --->   "%sext_ln125_132 = sext i22 %shl_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4391 'sext' 'sext_ln125_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4392 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_308 = add i28 %sext_ln125_132, i28 %mul_ln126_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4392 'add' 'add_ln125_308' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4393 [1/1] (0.00ns)   --->   "%tmp_1758 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_308, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4393 'bitselect' 'tmp_1758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%sum_442 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_308, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4394 'partselect' 'sum_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%tmp_1759 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_308, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4395 'bitselect' 'tmp_1759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%tmp_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_308, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4396 'bitselect' 'tmp_1760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1240)   --->   "%tmp_1761 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_308, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4397 'bitselect' 'tmp_1761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%or_ln125_531 = or i1 %tmp_1759, i1 %icmp_ln125_708" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4398 'or' 'or_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%and_ln125_1239 = and i1 %or_ln125_531, i1 %tmp_1760" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4399 'and' 'and_ln125_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node sum_443)   --->   "%zext_ln125_177 = zext i1 %and_ln125_1239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4400 'zext' 'zext_ln125_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4401 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_443 = add i13 %sum_442, i13 %zext_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4401 'add' 'sum_443' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4402 [1/1] (0.00ns)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_443, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4402 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1240)   --->   "%xor_ln125_708 = xor i1 %tmp_1762, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4403 'xor' 'xor_ln125_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4404 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1240 = and i1 %tmp_1761, i1 %xor_ln125_708" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4404 'and' 'and_ln125_1240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4405 [1/1] (0.00ns)   --->   "%tmp_705 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_308, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4405 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4406 [1/1] (0.70ns)   --->   "%icmp_ln125_709 = icmp_eq  i5 %tmp_705, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4406 'icmp' 'icmp_ln125_709' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4407 [1/1] (0.00ns)   --->   "%tmp_707 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_308, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4407 'partselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4408 [1/1] (0.70ns)   --->   "%icmp_ln125_710 = icmp_eq  i6 %tmp_707, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4408 'icmp' 'icmp_ln125_710' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4409 [1/1] (0.70ns)   --->   "%icmp_ln125_711 = icmp_eq  i6 %tmp_707, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4409 'icmp' 'icmp_ln125_711' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1243)   --->   "%select_ln125_708 = select i1 %and_ln125_1240, i1 %icmp_ln125_710, i1 %icmp_ln125_711" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4410 'select' 'select_ln125_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1244)   --->   "%tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_308, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4411 'bitselect' 'tmp_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1244)   --->   "%xor_ln125_945 = xor i1 %tmp_1763, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4412 'xor' 'xor_ln125_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1244)   --->   "%and_ln125_1241 = and i1 %icmp_ln125_709, i1 %xor_ln125_945" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4413 'and' 'and_ln125_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1244)   --->   "%select_ln125_709 = select i1 %and_ln125_1240, i1 %and_ln125_1241, i1 %icmp_ln125_710" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4414 'select' 'select_ln125_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_533)   --->   "%and_ln125_1242 = and i1 %and_ln125_1240, i1 %icmp_ln125_710" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4415 'and' 'and_ln125_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1243)   --->   "%xor_ln125_709 = xor i1 %select_ln125_708, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4416 'xor' 'xor_ln125_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1243)   --->   "%or_ln125_532 = or i1 %tmp_1762, i1 %xor_ln125_709" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4417 'or' 'or_ln125_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1243)   --->   "%xor_ln125_710 = xor i1 %tmp_1758, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4418 'xor' 'xor_ln125_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1243 = and i1 %or_ln125_532, i1 %xor_ln125_710" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4419 'and' 'and_ln125_1243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1244 = and i1 %tmp_1762, i1 %select_ln125_709" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4420 'and' 'and_ln125_1244' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_533)   --->   "%or_ln125_753 = or i1 %and_ln125_1242, i1 %and_ln125_1244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4421 'or' 'or_ln125_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_533)   --->   "%xor_ln125_711 = xor i1 %or_ln125_753, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4422 'xor' 'xor_ln125_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_533)   --->   "%and_ln125_1245 = and i1 %tmp_1758, i1 %xor_ln125_711" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4423 'and' 'and_ln125_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4424 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_533 = or i1 %and_ln125_1243, i1 %and_ln125_1245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4424 'or' 'or_ln125_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln126_358 = sext i13 %query_90_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4425 'sext' 'sext_ln126_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln126_359 = sext i13 %key_90_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4426 'sext' 'sext_ln126_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4427 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_178)   --->   "%sub_ln126_178 = sub i14 %sext_ln126_358, i14 %sext_ln126_359" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4427 'sub' 'sub_ln126_178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4428 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_178)   --->   "%sext_ln126_360 = sext i14 %sub_ln126_178" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4428 'sext' 'sext_ln126_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4429 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_178 = mul i28 %sext_ln126_360, i28 %sext_ln126_360" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4429 'mul' 'mul_ln126_178' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4430 [1/1] (0.00ns)   --->   "%trunc_ln125_178 = trunc i28 %mul_ln126_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4430 'trunc' 'trunc_ln125_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4431 [1/1] (0.70ns)   --->   "%icmp_ln125_712 = icmp_ne  i8 %trunc_ln125_178, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4431 'icmp' 'icmp_ln125_712' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln126_361 = sext i13 %query_91_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4432 'sext' 'sext_ln126_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln126_362 = sext i13 %key_91_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4433 'sext' 'sext_ln126_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4434 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_179)   --->   "%sub_ln126_179 = sub i14 %sext_ln126_361, i14 %sext_ln126_362" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4434 'sub' 'sub_ln126_179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4435 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_179)   --->   "%sext_ln126_363 = sext i14 %sub_ln126_179" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4435 'sext' 'sext_ln126_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4436 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_179 = mul i28 %sext_ln126_363, i28 %sext_ln126_363" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4436 'mul' 'mul_ln126_179' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4437 [1/1] (0.00ns)   --->   "%trunc_ln125_179 = trunc i28 %mul_ln126_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4437 'trunc' 'trunc_ln125_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4438 [1/1] (0.70ns)   --->   "%icmp_ln125_716 = icmp_ne  i8 %trunc_ln125_179, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4438 'icmp' 'icmp_ln125_716' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%sum_450 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_180, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4439 'partselect' 'sum_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_180, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4440 'bitselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_180, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4441 'bitselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1261)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_180, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4442 'bitselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%or_ln125_540 = or i1 %tmp_1783, i1 %icmp_ln125_720" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4443 'or' 'or_ln125_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%and_ln125_1260 = and i1 %or_ln125_540, i1 %tmp_1784" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4444 'and' 'and_ln125_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node sum_451)   --->   "%zext_ln125_180 = zext i1 %and_ln125_1260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4445 'zext' 'zext_ln125_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4446 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_451 = add i13 %sum_450, i13 %zext_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4446 'add' 'sum_451' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4447 [1/1] (0.00ns)   --->   "%tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_451, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4447 'bitselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1261)   --->   "%xor_ln125_720 = xor i1 %tmp_1786, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4448 'xor' 'xor_ln125_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1261 = and i1 %tmp_1785, i1 %xor_ln125_720" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4449 'and' 'and_ln125_1261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1264)   --->   "%select_ln125_720 = select i1 %and_ln125_1261, i1 %icmp_ln125_722, i1 %icmp_ln125_723" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4450 'select' 'select_ln125_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1265)   --->   "%tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_180, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4451 'bitselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1265)   --->   "%xor_ln125_948 = xor i1 %tmp_1787, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4452 'xor' 'xor_ln125_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1265)   --->   "%and_ln125_1262 = and i1 %icmp_ln125_721, i1 %xor_ln125_948" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4453 'and' 'and_ln125_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1265)   --->   "%select_ln125_721 = select i1 %and_ln125_1261, i1 %and_ln125_1262, i1 %icmp_ln125_722" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4454 'select' 'select_ln125_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_542)   --->   "%and_ln125_1263 = and i1 %and_ln125_1261, i1 %icmp_ln125_722" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4455 'and' 'and_ln125_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1264)   --->   "%xor_ln125_721 = xor i1 %select_ln125_720, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4456 'xor' 'xor_ln125_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1264)   --->   "%or_ln125_541 = or i1 %tmp_1786, i1 %xor_ln125_721" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4457 'or' 'or_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1264)   --->   "%xor_ln125_722 = xor i1 %tmp_1782, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4458 'xor' 'xor_ln125_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4459 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1264 = and i1 %or_ln125_541, i1 %xor_ln125_722" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4459 'and' 'and_ln125_1264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1265 = and i1 %tmp_1786, i1 %select_ln125_721" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4460 'and' 'and_ln125_1265' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_542)   --->   "%or_ln125_756 = or i1 %and_ln125_1263, i1 %and_ln125_1265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4461 'or' 'or_ln125_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_542)   --->   "%xor_ln125_723 = xor i1 %or_ln125_756, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4462 'xor' 'xor_ln125_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_542)   --->   "%and_ln125_1266 = and i1 %tmp_1782, i1 %xor_ln125_723" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4463 'and' 'and_ln125_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4464 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_542 = or i1 %and_ln125_1264, i1 %and_ln125_1266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4464 'or' 'or_ln125_542' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_315)   --->   "%select_ln125_722 = select i1 %and_ln125_1264, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4465 'select' 'select_ln125_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_315)   --->   "%select_ln125_723 = select i1 %or_ln125_542, i13 %select_ln125_722, i13 %sum_451" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4466 'select' 'select_ln125_723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_315)   --->   "%shl_ln125_134 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_723, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4467 'bitconcatenate' 'shl_ln125_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_315)   --->   "%sext_ln125_135 = sext i22 %shl_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4468 'sext' 'sext_ln125_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_315 = add i28 %sext_ln125_135, i28 %mul_ln126_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4469 'add' 'add_ln125_315' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4470 [1/1] (0.00ns)   --->   "%tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_315, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4470 'bitselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%sum_452 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_315, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4471 'partselect' 'sum_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_315, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4472 'bitselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_315, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4473 'bitselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1268)   --->   "%tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_315, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4474 'bitselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%or_ln125_543 = or i1 %tmp_1789, i1 %icmp_ln125_724" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4475 'or' 'or_ln125_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%and_ln125_1267 = and i1 %or_ln125_543, i1 %tmp_1790" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4476 'and' 'and_ln125_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node sum_453)   --->   "%zext_ln125_181 = zext i1 %and_ln125_1267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4477 'zext' 'zext_ln125_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4478 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_453 = add i13 %sum_452, i13 %zext_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4478 'add' 'sum_453' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4479 [1/1] (0.00ns)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_453, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4479 'bitselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1268)   --->   "%xor_ln125_724 = xor i1 %tmp_1792, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4480 'xor' 'xor_ln125_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4481 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1268 = and i1 %tmp_1791, i1 %xor_ln125_724" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4481 'and' 'and_ln125_1268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4482 [1/1] (0.00ns)   --->   "%tmp_721 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_315, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4482 'partselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4483 [1/1] (0.70ns)   --->   "%icmp_ln125_725 = icmp_eq  i5 %tmp_721, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4483 'icmp' 'icmp_ln125_725' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4484 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_315, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4484 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4485 [1/1] (0.70ns)   --->   "%icmp_ln125_726 = icmp_eq  i6 %tmp_723, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4485 'icmp' 'icmp_ln125_726' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4486 [1/1] (0.70ns)   --->   "%icmp_ln125_727 = icmp_eq  i6 %tmp_723, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4486 'icmp' 'icmp_ln125_727' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1271)   --->   "%select_ln125_724 = select i1 %and_ln125_1268, i1 %icmp_ln125_726, i1 %icmp_ln125_727" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4487 'select' 'select_ln125_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1272)   --->   "%tmp_1793 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_315, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4488 'bitselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1272)   --->   "%xor_ln125_949 = xor i1 %tmp_1793, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4489 'xor' 'xor_ln125_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1272)   --->   "%and_ln125_1269 = and i1 %icmp_ln125_725, i1 %xor_ln125_949" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4490 'and' 'and_ln125_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1272)   --->   "%select_ln125_725 = select i1 %and_ln125_1268, i1 %and_ln125_1269, i1 %icmp_ln125_726" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4491 'select' 'select_ln125_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_545)   --->   "%and_ln125_1270 = and i1 %and_ln125_1268, i1 %icmp_ln125_726" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4492 'and' 'and_ln125_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1271)   --->   "%xor_ln125_725 = xor i1 %select_ln125_724, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4493 'xor' 'xor_ln125_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1271)   --->   "%or_ln125_544 = or i1 %tmp_1792, i1 %xor_ln125_725" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4494 'or' 'or_ln125_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1271)   --->   "%xor_ln125_726 = xor i1 %tmp_1788, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4495 'xor' 'xor_ln125_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4496 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1271 = and i1 %or_ln125_544, i1 %xor_ln125_726" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4496 'and' 'and_ln125_1271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4497 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1272 = and i1 %tmp_1792, i1 %select_ln125_725" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4497 'and' 'and_ln125_1272' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_545)   --->   "%or_ln125_757 = or i1 %and_ln125_1270, i1 %and_ln125_1272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4498 'or' 'or_ln125_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_545)   --->   "%xor_ln125_727 = xor i1 %or_ln125_757, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4499 'xor' 'xor_ln125_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_545)   --->   "%and_ln125_1273 = and i1 %tmp_1788, i1 %xor_ln125_727" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4500 'and' 'and_ln125_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4501 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_545 = or i1 %and_ln125_1271, i1 %and_ln125_1273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4501 'or' 'or_ln125_545' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln126_368 = sext i13 %key_94_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4502 'sext' 'sext_ln126_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_182)   --->   "%sub_ln126_182 = sub i14 %sext_ln126_358, i14 %sext_ln126_368" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4503 'sub' 'sub_ln126_182' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4504 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_182)   --->   "%sext_ln126_369 = sext i14 %sub_ln126_182" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4504 'sext' 'sext_ln126_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4505 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_182 = mul i28 %sext_ln126_369, i28 %sext_ln126_369" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4505 'mul' 'mul_ln126_182' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln125_182 = trunc i28 %mul_ln126_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4506 'trunc' 'trunc_ln125_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4507 [1/1] (0.70ns)   --->   "%icmp_ln125_728 = icmp_ne  i8 %trunc_ln125_182, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4507 'icmp' 'icmp_ln125_728' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4508 [1/1] (0.00ns)   --->   "%sext_ln126_370 = sext i13 %key_95_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4508 'sext' 'sext_ln126_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4509 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_183)   --->   "%sub_ln126_183 = sub i14 %sext_ln126_361, i14 %sext_ln126_370" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4509 'sub' 'sub_ln126_183' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4510 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_183)   --->   "%sext_ln126_371 = sext i14 %sub_ln126_183" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4510 'sext' 'sext_ln126_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4511 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_183 = mul i28 %sext_ln126_371, i28 %sext_ln126_371" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4511 'mul' 'mul_ln126_183' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4512 [1/1] (0.00ns)   --->   "%trunc_ln125_183 = trunc i28 %mul_ln126_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4512 'trunc' 'trunc_ln125_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4513 [1/1] (0.70ns)   --->   "%icmp_ln125_732 = icmp_ne  i8 %trunc_ln125_183, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4513 'icmp' 'icmp_ln125_732' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%sum_460 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_184, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4514 'partselect' 'sum_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%tmp_1813 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_184, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4515 'bitselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%tmp_1814 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_184, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4516 'bitselect' 'tmp_1814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1289)   --->   "%tmp_1815 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_184, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4517 'bitselect' 'tmp_1815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%or_ln125_552 = or i1 %tmp_1813, i1 %icmp_ln125_736" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4518 'or' 'or_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%and_ln125_1288 = and i1 %or_ln125_552, i1 %tmp_1814" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4519 'and' 'and_ln125_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node sum_461)   --->   "%zext_ln125_184 = zext i1 %and_ln125_1288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4520 'zext' 'zext_ln125_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4521 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_461 = add i13 %sum_460, i13 %zext_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4521 'add' 'sum_461' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4522 [1/1] (0.00ns)   --->   "%tmp_1816 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_461, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4522 'bitselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1289)   --->   "%xor_ln125_736 = xor i1 %tmp_1816, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4523 'xor' 'xor_ln125_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1289 = and i1 %tmp_1815, i1 %xor_ln125_736" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4524 'and' 'and_ln125_1289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1292)   --->   "%select_ln125_736 = select i1 %and_ln125_1289, i1 %icmp_ln125_738, i1 %icmp_ln125_739" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4525 'select' 'select_ln125_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1293)   --->   "%tmp_1817 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_184, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4526 'bitselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1293)   --->   "%xor_ln125_952 = xor i1 %tmp_1817, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4527 'xor' 'xor_ln125_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1293)   --->   "%and_ln125_1290 = and i1 %icmp_ln125_737, i1 %xor_ln125_952" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4528 'and' 'and_ln125_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1293)   --->   "%select_ln125_737 = select i1 %and_ln125_1289, i1 %and_ln125_1290, i1 %icmp_ln125_738" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4529 'select' 'select_ln125_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_554)   --->   "%and_ln125_1291 = and i1 %and_ln125_1289, i1 %icmp_ln125_738" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4530 'and' 'and_ln125_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1292)   --->   "%xor_ln125_737 = xor i1 %select_ln125_736, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4531 'xor' 'xor_ln125_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1292)   --->   "%or_ln125_553 = or i1 %tmp_1816, i1 %xor_ln125_737" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4532 'or' 'or_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1292)   --->   "%xor_ln125_738 = xor i1 %tmp_1812, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4533 'xor' 'xor_ln125_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1292 = and i1 %or_ln125_553, i1 %xor_ln125_738" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4534 'and' 'and_ln125_1292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4535 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1293 = and i1 %tmp_1816, i1 %select_ln125_737" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4535 'and' 'and_ln125_1293' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_554)   --->   "%or_ln125_760 = or i1 %and_ln125_1291, i1 %and_ln125_1293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4536 'or' 'or_ln125_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_554)   --->   "%xor_ln125_739 = xor i1 %or_ln125_760, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4537 'xor' 'xor_ln125_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_554)   --->   "%and_ln125_1294 = and i1 %tmp_1812, i1 %xor_ln125_739" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4538 'and' 'and_ln125_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_554 = or i1 %and_ln125_1292, i1 %and_ln125_1294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4539 'or' 'or_ln125_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_322)   --->   "%select_ln125_738 = select i1 %and_ln125_1292, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4540 'select' 'select_ln125_738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_322)   --->   "%select_ln125_739 = select i1 %or_ln125_554, i13 %select_ln125_738, i13 %sum_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4541 'select' 'select_ln125_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_322)   --->   "%shl_ln125_137 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_739, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4542 'bitconcatenate' 'shl_ln125_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_322)   --->   "%sext_ln125_138 = sext i22 %shl_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4543 'sext' 'sext_ln125_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4544 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_322 = add i28 %sext_ln125_138, i28 %mul_ln126_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4544 'add' 'add_ln125_322' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4545 [1/1] (0.00ns)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_322, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4545 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%sum_462 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_322, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4546 'partselect' 'sum_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%tmp_1819 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_322, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4547 'bitselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_322, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4548 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1296)   --->   "%tmp_1821 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_322, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4549 'bitselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%or_ln125_555 = or i1 %tmp_1819, i1 %icmp_ln125_740" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4550 'or' 'or_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%and_ln125_1295 = and i1 %or_ln125_555, i1 %tmp_1820" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4551 'and' 'and_ln125_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node sum_463)   --->   "%zext_ln125_185 = zext i1 %and_ln125_1295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4552 'zext' 'zext_ln125_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4553 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_463 = add i13 %sum_462, i13 %zext_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4553 'add' 'sum_463' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_1822 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_463, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4554 'bitselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1296)   --->   "%xor_ln125_740 = xor i1 %tmp_1822, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4555 'xor' 'xor_ln125_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1296 = and i1 %tmp_1821, i1 %xor_ln125_740" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4556 'and' 'and_ln125_1296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4557 [1/1] (0.00ns)   --->   "%tmp_737 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_322, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4557 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4558 [1/1] (0.70ns)   --->   "%icmp_ln125_741 = icmp_eq  i5 %tmp_737, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4558 'icmp' 'icmp_ln125_741' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_322, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4559 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.70ns)   --->   "%icmp_ln125_742 = icmp_eq  i6 %tmp_739, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4560 'icmp' 'icmp_ln125_742' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4561 [1/1] (0.70ns)   --->   "%icmp_ln125_743 = icmp_eq  i6 %tmp_739, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4561 'icmp' 'icmp_ln125_743' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1299)   --->   "%select_ln125_740 = select i1 %and_ln125_1296, i1 %icmp_ln125_742, i1 %icmp_ln125_743" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4562 'select' 'select_ln125_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1300)   --->   "%tmp_1823 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_322, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4563 'bitselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1300)   --->   "%xor_ln125_953 = xor i1 %tmp_1823, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4564 'xor' 'xor_ln125_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1300)   --->   "%and_ln125_1297 = and i1 %icmp_ln125_741, i1 %xor_ln125_953" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4565 'and' 'and_ln125_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1300)   --->   "%select_ln125_741 = select i1 %and_ln125_1296, i1 %and_ln125_1297, i1 %icmp_ln125_742" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4566 'select' 'select_ln125_741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_557)   --->   "%and_ln125_1298 = and i1 %and_ln125_1296, i1 %icmp_ln125_742" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4567 'and' 'and_ln125_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1299)   --->   "%xor_ln125_741 = xor i1 %select_ln125_740, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4568 'xor' 'xor_ln125_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1299)   --->   "%or_ln125_556 = or i1 %tmp_1822, i1 %xor_ln125_741" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4569 'or' 'or_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1299)   --->   "%xor_ln125_742 = xor i1 %tmp_1818, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4570 'xor' 'xor_ln125_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1299 = and i1 %or_ln125_556, i1 %xor_ln125_742" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4571 'and' 'and_ln125_1299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1300 = and i1 %tmp_1822, i1 %select_ln125_741" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4572 'and' 'and_ln125_1300' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_557)   --->   "%or_ln125_761 = or i1 %and_ln125_1298, i1 %and_ln125_1300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4573 'or' 'or_ln125_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_557)   --->   "%xor_ln125_743 = xor i1 %or_ln125_761, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4574 'xor' 'xor_ln125_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_557)   --->   "%and_ln125_1301 = and i1 %tmp_1818, i1 %xor_ln125_743" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4575 'and' 'and_ln125_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4576 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_557 = or i1 %and_ln125_1299, i1 %and_ln125_1301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4576 'or' 'or_ln125_557' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln126_376 = sext i13 %query_94_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4577 'sext' 'sext_ln126_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4578 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_186)   --->   "%sub_ln126_186 = sub i14 %sext_ln126_376, i14 %sext_ln126_359" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4578 'sub' 'sub_ln126_186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4579 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_186)   --->   "%sext_ln126_377 = sext i14 %sub_ln126_186" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4579 'sext' 'sext_ln126_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_186 = mul i28 %sext_ln126_377, i28 %sext_ln126_377" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4580 'mul' 'mul_ln126_186' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4581 [1/1] (0.00ns)   --->   "%trunc_ln125_186 = trunc i28 %mul_ln126_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4581 'trunc' 'trunc_ln125_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4582 [1/1] (0.70ns)   --->   "%icmp_ln125_744 = icmp_ne  i8 %trunc_ln125_186, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4582 'icmp' 'icmp_ln125_744' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln126_378 = sext i13 %query_95_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4583 'sext' 'sext_ln126_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4584 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_187)   --->   "%sub_ln126_187 = sub i14 %sext_ln126_378, i14 %sext_ln126_362" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4584 'sub' 'sub_ln126_187' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4585 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_187)   --->   "%sext_ln126_379 = sext i14 %sub_ln126_187" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4585 'sext' 'sext_ln126_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4586 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_187 = mul i28 %sext_ln126_379, i28 %sext_ln126_379" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4586 'mul' 'mul_ln126_187' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4587 [1/1] (0.00ns)   --->   "%trunc_ln125_187 = trunc i28 %mul_ln126_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4587 'trunc' 'trunc_ln125_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4588 [1/1] (0.70ns)   --->   "%icmp_ln125_748 = icmp_ne  i8 %trunc_ln125_187, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4588 'icmp' 'icmp_ln125_748' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%sum_470 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_188, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4589 'partselect' 'sum_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%tmp_1843 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_188, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4590 'bitselect' 'tmp_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%tmp_1844 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_188, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4591 'bitselect' 'tmp_1844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1317)   --->   "%tmp_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_188, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4592 'bitselect' 'tmp_1845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%or_ln125_564 = or i1 %tmp_1843, i1 %icmp_ln125_752" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4593 'or' 'or_ln125_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%and_ln125_1316 = and i1 %or_ln125_564, i1 %tmp_1844" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4594 'and' 'and_ln125_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node sum_471)   --->   "%zext_ln125_188 = zext i1 %and_ln125_1316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4595 'zext' 'zext_ln125_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_471 = add i13 %sum_470, i13 %zext_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4596 'add' 'sum_471' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_471, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4597 'bitselect' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1317)   --->   "%xor_ln125_752 = xor i1 %tmp_1846, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4598 'xor' 'xor_ln125_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4599 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1317 = and i1 %tmp_1845, i1 %xor_ln125_752" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4599 'and' 'and_ln125_1317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1320)   --->   "%select_ln125_752 = select i1 %and_ln125_1317, i1 %icmp_ln125_754, i1 %icmp_ln125_755" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4600 'select' 'select_ln125_752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1321)   --->   "%tmp_1847 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_188, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4601 'bitselect' 'tmp_1847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1321)   --->   "%xor_ln125_956 = xor i1 %tmp_1847, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4602 'xor' 'xor_ln125_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1321)   --->   "%and_ln125_1318 = and i1 %icmp_ln125_753, i1 %xor_ln125_956" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4603 'and' 'and_ln125_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1321)   --->   "%select_ln125_753 = select i1 %and_ln125_1317, i1 %and_ln125_1318, i1 %icmp_ln125_754" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4604 'select' 'select_ln125_753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_566)   --->   "%and_ln125_1319 = and i1 %and_ln125_1317, i1 %icmp_ln125_754" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4605 'and' 'and_ln125_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1320)   --->   "%xor_ln125_753 = xor i1 %select_ln125_752, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4606 'xor' 'xor_ln125_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1320)   --->   "%or_ln125_565 = or i1 %tmp_1846, i1 %xor_ln125_753" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4607 'or' 'or_ln125_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1320)   --->   "%xor_ln125_754 = xor i1 %tmp_1842, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4608 'xor' 'xor_ln125_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1320 = and i1 %or_ln125_565, i1 %xor_ln125_754" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4609 'and' 'and_ln125_1320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1321 = and i1 %tmp_1846, i1 %select_ln125_753" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4610 'and' 'and_ln125_1321' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_566)   --->   "%or_ln125_764 = or i1 %and_ln125_1319, i1 %and_ln125_1321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4611 'or' 'or_ln125_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_566)   --->   "%xor_ln125_755 = xor i1 %or_ln125_764, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4612 'xor' 'xor_ln125_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_566)   --->   "%and_ln125_1322 = and i1 %tmp_1842, i1 %xor_ln125_755" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4613 'and' 'and_ln125_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4614 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_566 = or i1 %and_ln125_1320, i1 %and_ln125_1322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4614 'or' 'or_ln125_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_329)   --->   "%select_ln125_754 = select i1 %and_ln125_1320, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4615 'select' 'select_ln125_754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_329)   --->   "%select_ln125_755 = select i1 %or_ln125_566, i13 %select_ln125_754, i13 %sum_471" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4616 'select' 'select_ln125_755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_329)   --->   "%shl_ln125_140 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_755, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4617 'bitconcatenate' 'shl_ln125_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_329)   --->   "%sext_ln125_141 = sext i22 %shl_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4618 'sext' 'sext_ln125_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4619 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_329 = add i28 %sext_ln125_141, i28 %mul_ln126_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4619 'add' 'add_ln125_329' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4620 [1/1] (0.00ns)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_329, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4620 'bitselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%sum_472 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_329, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4621 'partselect' 'sum_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%tmp_1849 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_329, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4622 'bitselect' 'tmp_1849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%tmp_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_329, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4623 'bitselect' 'tmp_1850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1324)   --->   "%tmp_1851 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_329, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4624 'bitselect' 'tmp_1851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%or_ln125_567 = or i1 %tmp_1849, i1 %icmp_ln125_756" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4625 'or' 'or_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%and_ln125_1323 = and i1 %or_ln125_567, i1 %tmp_1850" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4626 'and' 'and_ln125_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node sum_473)   --->   "%zext_ln125_189 = zext i1 %and_ln125_1323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4627 'zext' 'zext_ln125_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4628 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_473 = add i13 %sum_472, i13 %zext_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4628 'add' 'sum_473' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4629 [1/1] (0.00ns)   --->   "%tmp_1852 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_473, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4629 'bitselect' 'tmp_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1324)   --->   "%xor_ln125_756 = xor i1 %tmp_1852, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4630 'xor' 'xor_ln125_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1324 = and i1 %tmp_1851, i1 %xor_ln125_756" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4631 'and' 'and_ln125_1324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4632 [1/1] (0.00ns)   --->   "%tmp_753 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_329, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4632 'partselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4633 [1/1] (0.70ns)   --->   "%icmp_ln125_757 = icmp_eq  i5 %tmp_753, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4633 'icmp' 'icmp_ln125_757' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_755 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_329, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4634 'partselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4635 [1/1] (0.70ns)   --->   "%icmp_ln125_758 = icmp_eq  i6 %tmp_755, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4635 'icmp' 'icmp_ln125_758' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4636 [1/1] (0.70ns)   --->   "%icmp_ln125_759 = icmp_eq  i6 %tmp_755, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4636 'icmp' 'icmp_ln125_759' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1327)   --->   "%select_ln125_756 = select i1 %and_ln125_1324, i1 %icmp_ln125_758, i1 %icmp_ln125_759" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4637 'select' 'select_ln125_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1328)   --->   "%tmp_1853 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_329, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4638 'bitselect' 'tmp_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1328)   --->   "%xor_ln125_957 = xor i1 %tmp_1853, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4639 'xor' 'xor_ln125_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1328)   --->   "%and_ln125_1325 = and i1 %icmp_ln125_757, i1 %xor_ln125_957" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4640 'and' 'and_ln125_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1328)   --->   "%select_ln125_757 = select i1 %and_ln125_1324, i1 %and_ln125_1325, i1 %icmp_ln125_758" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4641 'select' 'select_ln125_757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_569)   --->   "%and_ln125_1326 = and i1 %and_ln125_1324, i1 %icmp_ln125_758" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4642 'and' 'and_ln125_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1327)   --->   "%xor_ln125_757 = xor i1 %select_ln125_756, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4643 'xor' 'xor_ln125_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1327)   --->   "%or_ln125_568 = or i1 %tmp_1852, i1 %xor_ln125_757" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4644 'or' 'or_ln125_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1327)   --->   "%xor_ln125_758 = xor i1 %tmp_1848, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4645 'xor' 'xor_ln125_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1327 = and i1 %or_ln125_568, i1 %xor_ln125_758" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4646 'and' 'and_ln125_1327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1328 = and i1 %tmp_1852, i1 %select_ln125_757" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4647 'and' 'and_ln125_1328' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_569)   --->   "%or_ln125_765 = or i1 %and_ln125_1326, i1 %and_ln125_1328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4648 'or' 'or_ln125_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_569)   --->   "%xor_ln125_759 = xor i1 %or_ln125_765, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4649 'xor' 'xor_ln125_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_569)   --->   "%and_ln125_1329 = and i1 %tmp_1848, i1 %xor_ln125_759" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4650 'and' 'and_ln125_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_569 = or i1 %and_ln125_1327, i1 %and_ln125_1329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4651 'or' 'or_ln125_569' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4652 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_190)   --->   "%sub_ln126_190 = sub i14 %sext_ln126_376, i14 %sext_ln126_368" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4652 'sub' 'sub_ln126_190' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4653 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_190)   --->   "%sext_ln126_382 = sext i14 %sub_ln126_190" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4653 'sext' 'sext_ln126_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4654 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_190 = mul i28 %sext_ln126_382, i28 %sext_ln126_382" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4654 'mul' 'mul_ln126_190' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4655 [1/1] (0.00ns)   --->   "%trunc_ln125_190 = trunc i28 %mul_ln126_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4655 'trunc' 'trunc_ln125_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4656 [1/1] (0.70ns)   --->   "%icmp_ln125_760 = icmp_ne  i8 %trunc_ln125_190, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4656 'icmp' 'icmp_ln125_760' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4657 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_191)   --->   "%sub_ln126_191 = sub i14 %sext_ln126_378, i14 %sext_ln126_370" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4657 'sub' 'sub_ln126_191' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4658 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_191)   --->   "%sext_ln126_383 = sext i14 %sub_ln126_191" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4658 'sext' 'sext_ln126_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4659 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_191 = mul i28 %sext_ln126_383, i28 %sext_ln126_383" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 4659 'mul' 'mul_ln126_191' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4660 [1/1] (0.00ns)   --->   "%trunc_ln125_191 = trunc i28 %mul_ln126_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4660 'trunc' 'trunc_ln125_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4661 [1/1] (0.70ns)   --->   "%icmp_ln125_764 = icmp_ne  i8 %trunc_ln125_191, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4661 'icmp' 'icmp_ln125_764' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_6 = select i1 %and_ln125_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4662 'select' 'select_ln125_6' <Predicate = (or_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_7 = select i1 %or_ln125_5, i13 %select_ln125_6, i13 %sum_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4663 'select' 'select_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%shl_ln125_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_7, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4664 'bitconcatenate' 'shl_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%sext_ln125_1 = sext i22 %shl_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4665 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4666 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_2 = add i28 %sext_ln125_1, i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4666 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4667 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4667 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%sum_4 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4668 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4669 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4670 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4671 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln125_6 = or i1 %tmp_32, i1 %icmp_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4672 'or' 'or_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%and_ln125_14 = and i1 %or_ln125_6, i1 %tmp_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4673 'and' 'and_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%zext_ln125_2 = zext i1 %and_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4674 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4675 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_5 = add i13 %sum_4, i13 %zext_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4675 'add' 'sum_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4676 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_5, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4676 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%xor_ln125_8 = xor i1 %tmp_40, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4677 'xor' 'xor_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4678 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_15 = and i1 %tmp_37, i1 %xor_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4678 'and' 'and_ln125_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4679 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_2, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4679 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4680 [1/1] (0.70ns)   --->   "%icmp_ln125_9 = icmp_eq  i5 %tmp_6, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4680 'icmp' 'icmp_ln125_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4681 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_2, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4681 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4682 [1/1] (0.70ns)   --->   "%icmp_ln125_10 = icmp_eq  i6 %tmp_7, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4682 'icmp' 'icmp_ln125_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4683 [1/1] (0.70ns)   --->   "%icmp_ln125_11 = icmp_eq  i6 %tmp_7, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4683 'icmp' 'icmp_ln125_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%select_ln125_8 = select i1 %and_ln125_15, i1 %icmp_ln125_10, i1 %icmp_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4684 'select' 'select_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4685 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%xor_ln125_770 = xor i1 %tmp_43, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4686 'xor' 'xor_ln125_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%and_ln125_16 = and i1 %icmp_ln125_9, i1 %xor_ln125_770" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4687 'and' 'and_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%select_ln125_9 = select i1 %and_ln125_15, i1 %and_ln125_16, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4688 'select' 'select_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_17 = and i1 %and_ln125_15, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4689 'and' 'and_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_9 = xor i1 %select_ln125_8, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4690 'xor' 'xor_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%or_ln125_7 = or i1 %tmp_40, i1 %xor_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4691 'or' 'or_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_10 = xor i1 %tmp_31, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4692 'xor' 'xor_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4693 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_18 = and i1 %or_ln125_7, i1 %xor_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4693 'and' 'and_ln125_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4694 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_19 = and i1 %tmp_40, i1 %select_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4694 'and' 'and_ln125_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%or_ln125_578 = or i1 %and_ln125_17, i1 %and_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4695 'or' 'or_ln125_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%xor_ln125_11 = xor i1 %or_ln125_578, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4696 'xor' 'xor_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_20 = and i1 %tmp_31, i1 %xor_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4697 'and' 'and_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4698 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_8 = or i1 %and_ln125_18, i1 %and_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4698 'or' 'or_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_10 = select i1 %and_ln125_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4699 'select' 'select_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_11 = select i1 %or_ln125_8, i13 %select_ln125_10, i13 %sum_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4700 'select' 'select_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%shl_ln125_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_11, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4701 'bitconcatenate' 'shl_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%sext_ln125_2 = sext i22 %shl_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4702 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4703 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_4 = add i28 %sext_ln125_2, i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4703 'add' 'add_ln125_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4704 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4704 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%sum_6 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4705 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4706 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4707 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4708 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln125_9 = or i1 %tmp_47, i1 %icmp_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4709 'or' 'or_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%and_ln125_21 = and i1 %or_ln125_9, i1 %tmp_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4710 'and' 'and_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%zext_ln125_3 = zext i1 %and_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4711 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4712 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_7 = add i13 %sum_6, i13 %zext_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4712 'add' 'sum_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4713 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_7, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4713 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%xor_ln125_12 = xor i1 %tmp_53, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4714 'xor' 'xor_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4715 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_22 = and i1 %tmp_50, i1 %xor_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4715 'and' 'and_ln125_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_4, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4716 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4717 [1/1] (0.70ns)   --->   "%icmp_ln125_13 = icmp_eq  i5 %tmp_9, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4717 'icmp' 'icmp_ln125_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4718 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_4, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4718 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4719 [1/1] (0.70ns)   --->   "%icmp_ln125_14 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4719 'icmp' 'icmp_ln125_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4720 [1/1] (0.70ns)   --->   "%icmp_ln125_15 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4720 'icmp' 'icmp_ln125_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%select_ln125_12 = select i1 %and_ln125_22, i1 %icmp_ln125_14, i1 %icmp_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4721 'select' 'select_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4722 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%xor_ln125_771 = xor i1 %tmp_56, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4723 'xor' 'xor_ln125_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%and_ln125_23 = and i1 %icmp_ln125_13, i1 %xor_ln125_771" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4724 'and' 'and_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%select_ln125_13 = select i1 %and_ln125_22, i1 %and_ln125_23, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4725 'select' 'select_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_24 = and i1 %and_ln125_22, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4726 'and' 'and_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_13 = xor i1 %select_ln125_12, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4727 'xor' 'xor_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%or_ln125_10 = or i1 %tmp_53, i1 %xor_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4728 'or' 'or_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_14 = xor i1 %tmp_44, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4729 'xor' 'xor_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4730 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_25 = and i1 %or_ln125_10, i1 %xor_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4730 'and' 'and_ln125_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4731 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_26 = and i1 %tmp_53, i1 %select_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4731 'and' 'and_ln125_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%or_ln125_579 = or i1 %and_ln125_24, i1 %and_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4732 'or' 'or_ln125_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%xor_ln125_15 = xor i1 %or_ln125_579, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4733 'xor' 'xor_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_27 = and i1 %tmp_44, i1 %xor_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4734 'and' 'and_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4735 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_11 = or i1 %and_ln125_25, i1 %and_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4735 'or' 'or_ln125_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_9)   --->   "%select_ln125_22 = select i1 %and_ln125_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4736 'select' 'select_ln125_22' <Predicate = (or_ln125_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_9)   --->   "%select_ln125_23 = select i1 %or_ln125_17, i13 %select_ln125_22, i13 %sum_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4737 'select' 'select_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_9)   --->   "%shl_ln125_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_23, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4738 'bitconcatenate' 'shl_ln125_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_9)   --->   "%sext_ln125_4 = sext i22 %shl_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4739 'sext' 'sext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4740 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_9 = add i28 %sext_ln125_4, i28 %mul_ln126_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4740 'add' 'add_ln125_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4741 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_9, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4741 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%sum_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_9, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4742 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_9, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4743 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_9, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4744 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4745 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%or_ln125_18 = or i1 %tmp_101, i1 %icmp_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4746 'or' 'or_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%and_ln125_42 = and i1 %or_ln125_18, i1 %tmp_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4747 'and' 'and_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%zext_ln125_6 = zext i1 %and_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4748 'zext' 'zext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4749 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_15 = add i13 %sum_14, i13 %zext_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4749 'add' 'sum_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4750 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_15, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4750 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%xor_ln125_24 = xor i1 %tmp_108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4751 'xor' 'xor_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4752 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_43 = and i1 %tmp_107, i1 %xor_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4752 'and' 'and_ln125_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4753 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_9, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4753 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4754 [1/1] (0.70ns)   --->   "%icmp_ln125_25 = icmp_eq  i5 %tmp_20, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4754 'icmp' 'icmp_ln125_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4755 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_9, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4755 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4756 [1/1] (0.70ns)   --->   "%icmp_ln125_26 = icmp_eq  i6 %tmp_22, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4756 'icmp' 'icmp_ln125_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4757 [1/1] (0.70ns)   --->   "%icmp_ln125_27 = icmp_eq  i6 %tmp_22, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4757 'icmp' 'icmp_ln125_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%select_ln125_24 = select i1 %and_ln125_43, i1 %icmp_ln125_26, i1 %icmp_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4758 'select' 'select_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_9, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4759 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%xor_ln125_774 = xor i1 %tmp_111, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4760 'xor' 'xor_ln125_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%and_ln125_44 = and i1 %icmp_ln125_25, i1 %xor_ln125_774" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4761 'and' 'and_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%select_ln125_25 = select i1 %and_ln125_43, i1 %and_ln125_44, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4762 'select' 'select_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_45 = and i1 %and_ln125_43, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4763 'and' 'and_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_25 = xor i1 %select_ln125_24, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4764 'xor' 'xor_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%or_ln125_19 = or i1 %tmp_108, i1 %xor_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4765 'or' 'or_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_26 = xor i1 %tmp_98, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4766 'xor' 'xor_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_46 = and i1 %or_ln125_19, i1 %xor_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4767 'and' 'and_ln125_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4768 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_47 = and i1 %tmp_108, i1 %select_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4768 'and' 'and_ln125_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%or_ln125_582 = or i1 %and_ln125_45, i1 %and_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4769 'or' 'or_ln125_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%xor_ln125_27 = xor i1 %or_ln125_582, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4770 'xor' 'xor_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_48 = and i1 %tmp_98, i1 %xor_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4771 'and' 'and_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4772 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_20 = or i1 %and_ln125_46, i1 %and_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4772 'or' 'or_ln125_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%select_ln125_26 = select i1 %and_ln125_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4773 'select' 'select_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%select_ln125_27 = select i1 %or_ln125_20, i13 %select_ln125_26, i13 %sum_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4774 'select' 'select_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%shl_ln125_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_27, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4775 'bitconcatenate' 'shl_ln125_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_11)   --->   "%sext_ln125_5 = sext i22 %shl_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4776 'sext' 'sext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4777 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_11 = add i28 %sext_ln125_5, i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4777 'add' 'add_ln125_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4778 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4778 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%sum_16 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_11, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4779 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4780 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4781 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4782 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%or_ln125_21 = or i1 %tmp_114, i1 %icmp_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4783 'or' 'or_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%and_ln125_49 = and i1 %or_ln125_21, i1 %tmp_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4784 'and' 'and_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%zext_ln125_7 = zext i1 %and_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4785 'zext' 'zext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4786 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_17 = add i13 %sum_16, i13 %zext_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4786 'add' 'sum_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_17, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4787 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%xor_ln125_28 = xor i1 %tmp_123, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4788 'xor' 'xor_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4789 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_50 = and i1 %tmp_120, i1 %xor_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4789 'and' 'and_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4790 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_11, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4790 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4791 [1/1] (0.70ns)   --->   "%icmp_ln125_29 = icmp_eq  i5 %tmp_23, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4791 'icmp' 'icmp_ln125_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4792 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_11, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4792 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4793 [1/1] (0.70ns)   --->   "%icmp_ln125_30 = icmp_eq  i6 %tmp_25, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4793 'icmp' 'icmp_ln125_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4794 [1/1] (0.70ns)   --->   "%icmp_ln125_31 = icmp_eq  i6 %tmp_25, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4794 'icmp' 'icmp_ln125_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%select_ln125_28 = select i1 %and_ln125_50, i1 %icmp_ln125_30, i1 %icmp_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4795 'select' 'select_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_11, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4796 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%xor_ln125_775 = xor i1 %tmp_124, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4797 'xor' 'xor_ln125_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%and_ln125_51 = and i1 %icmp_ln125_29, i1 %xor_ln125_775" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4798 'and' 'and_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%select_ln125_29 = select i1 %and_ln125_50, i1 %and_ln125_51, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4799 'select' 'select_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_52 = and i1 %and_ln125_50, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4800 'and' 'and_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_29 = xor i1 %select_ln125_28, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4801 'xor' 'xor_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%or_ln125_22 = or i1 %tmp_123, i1 %xor_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4802 'or' 'or_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_30 = xor i1 %tmp_112, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4803 'xor' 'xor_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4804 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_53 = and i1 %or_ln125_22, i1 %xor_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4804 'and' 'and_ln125_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4805 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_54 = and i1 %tmp_123, i1 %select_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4805 'and' 'and_ln125_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%or_ln125_583 = or i1 %and_ln125_52, i1 %and_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4806 'or' 'or_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%xor_ln125_31 = xor i1 %or_ln125_583, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4807 'xor' 'xor_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_55 = and i1 %tmp_112, i1 %xor_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4808 'and' 'and_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_23 = or i1 %and_ln125_53, i1 %and_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4809 'or' 'or_ln125_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_16)   --->   "%select_ln125_38 = select i1 %and_ln125_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4810 'select' 'select_ln125_38' <Predicate = (or_ln125_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_16)   --->   "%select_ln125_39 = select i1 %or_ln125_29, i13 %select_ln125_38, i13 %sum_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4811 'select' 'select_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_16)   --->   "%shl_ln125_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_39, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4812 'bitconcatenate' 'shl_ln125_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_16)   --->   "%sext_ln125_7 = sext i22 %shl_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4813 'sext' 'sext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4814 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_16 = add i28 %sext_ln125_7, i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4814 'add' 'add_ln125_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4815 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_16, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4815 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%sum_24 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_16, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4816 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_16, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4817 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_16, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4818 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_16, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4819 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%or_ln125_30 = or i1 %tmp_171, i1 %icmp_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4820 'or' 'or_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%and_ln125_70 = and i1 %or_ln125_30, i1 %tmp_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4821 'and' 'and_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%zext_ln125_10 = zext i1 %and_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4822 'zext' 'zext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4823 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_25 = add i13 %sum_24, i13 %zext_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4823 'add' 'sum_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4824 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_25, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4824 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%xor_ln125_40 = xor i1 %tmp_176, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4825 'xor' 'xor_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4826 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_71 = and i1 %tmp_175, i1 %xor_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4826 'and' 'and_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4827 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_16, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4827 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4828 [1/1] (0.70ns)   --->   "%icmp_ln125_41 = icmp_eq  i5 %tmp_36, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4828 'icmp' 'icmp_ln125_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_16, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4829 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4830 [1/1] (0.70ns)   --->   "%icmp_ln125_42 = icmp_eq  i6 %tmp_38, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4830 'icmp' 'icmp_ln125_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4831 [1/1] (0.70ns)   --->   "%icmp_ln125_43 = icmp_eq  i6 %tmp_38, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4831 'icmp' 'icmp_ln125_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%select_ln125_40 = select i1 %and_ln125_71, i1 %icmp_ln125_42, i1 %icmp_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4832 'select' 'select_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_16, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4833 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%xor_ln125_778 = xor i1 %tmp_178, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4834 'xor' 'xor_ln125_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%and_ln125_72 = and i1 %icmp_ln125_41, i1 %xor_ln125_778" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4835 'and' 'and_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%select_ln125_41 = select i1 %and_ln125_71, i1 %and_ln125_72, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4836 'select' 'select_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_73 = and i1 %and_ln125_71, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4837 'and' 'and_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_41 = xor i1 %select_ln125_40, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4838 'xor' 'xor_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%or_ln125_31 = or i1 %tmp_176, i1 %xor_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4839 'or' 'or_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_42 = xor i1 %tmp_168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4840 'xor' 'xor_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4841 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_74 = and i1 %or_ln125_31, i1 %xor_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4841 'and' 'and_ln125_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4842 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_75 = and i1 %tmp_176, i1 %select_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4842 'and' 'and_ln125_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%or_ln125_586 = or i1 %and_ln125_73, i1 %and_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4843 'or' 'or_ln125_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%xor_ln125_43 = xor i1 %or_ln125_586, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4844 'xor' 'xor_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_76 = and i1 %tmp_168, i1 %xor_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4845 'and' 'and_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4846 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_32 = or i1 %and_ln125_74, i1 %and_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4846 'or' 'or_ln125_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_18)   --->   "%select_ln125_42 = select i1 %and_ln125_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4847 'select' 'select_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_18)   --->   "%select_ln125_43 = select i1 %or_ln125_32, i13 %select_ln125_42, i13 %sum_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4848 'select' 'select_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_18)   --->   "%shl_ln125_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_43, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4849 'bitconcatenate' 'shl_ln125_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_18)   --->   "%sext_ln125_8 = sext i22 %shl_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4850 'sext' 'sext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4851 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_18 = add i28 %sext_ln125_8, i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4851 'add' 'add_ln125_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4852 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_18, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4852 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%sum_26 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_18, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4853 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_18, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4854 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_18, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4855 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_18, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4856 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%or_ln125_33 = or i1 %tmp_184, i1 %icmp_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4857 'or' 'or_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%and_ln125_77 = and i1 %or_ln125_33, i1 %tmp_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4858 'and' 'and_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%zext_ln125_11 = zext i1 %and_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4859 'zext' 'zext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4860 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_27 = add i13 %sum_26, i13 %zext_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4860 'add' 'sum_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_27, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4861 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%xor_ln125_44 = xor i1 %tmp_191, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4862 'xor' 'xor_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4863 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_78 = and i1 %tmp_188, i1 %xor_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4863 'and' 'and_ln125_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_18, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4864 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4865 [1/1] (0.70ns)   --->   "%icmp_ln125_45 = icmp_eq  i5 %tmp_39, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4865 'icmp' 'icmp_ln125_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_18, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4866 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4867 [1/1] (0.70ns)   --->   "%icmp_ln125_46 = icmp_eq  i6 %tmp_41, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4867 'icmp' 'icmp_ln125_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4868 [1/1] (0.70ns)   --->   "%icmp_ln125_47 = icmp_eq  i6 %tmp_41, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4868 'icmp' 'icmp_ln125_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%select_ln125_44 = select i1 %and_ln125_78, i1 %icmp_ln125_46, i1 %icmp_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4869 'select' 'select_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_18, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4870 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%xor_ln125_779 = xor i1 %tmp_192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4871 'xor' 'xor_ln125_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%and_ln125_79 = and i1 %icmp_ln125_45, i1 %xor_ln125_779" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4872 'and' 'and_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%select_ln125_45 = select i1 %and_ln125_78, i1 %and_ln125_79, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4873 'select' 'select_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_80 = and i1 %and_ln125_78, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4874 'and' 'and_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_45 = xor i1 %select_ln125_44, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4875 'xor' 'xor_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%or_ln125_34 = or i1 %tmp_191, i1 %xor_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4876 'or' 'or_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_46 = xor i1 %tmp_181, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4877 'xor' 'xor_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_81 = and i1 %or_ln125_34, i1 %xor_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4878 'and' 'and_ln125_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4879 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_82 = and i1 %tmp_191, i1 %select_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4879 'and' 'and_ln125_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%or_ln125_587 = or i1 %and_ln125_80, i1 %and_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4880 'or' 'or_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%xor_ln125_47 = xor i1 %or_ln125_587, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4881 'xor' 'xor_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_83 = and i1 %tmp_181, i1 %xor_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4882 'and' 'and_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4883 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_35 = or i1 %and_ln125_81, i1 %and_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4883 'or' 'or_ln125_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%select_ln125_54 = select i1 %and_ln125_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4884 'select' 'select_ln125_54' <Predicate = (or_ln125_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%select_ln125_55 = select i1 %or_ln125_41, i13 %select_ln125_54, i13 %sum_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4885 'select' 'select_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%shl_ln125_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_55, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4886 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%sext_ln125_10 = sext i22 %shl_ln125_s" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4887 'sext' 'sext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4888 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_23 = add i28 %sext_ln125_10, i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4888 'add' 'add_ln125_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4889 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4889 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%sum_34 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_23, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4890 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4891 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4892 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4893 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%or_ln125_42 = or i1 %tmp_239, i1 %icmp_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4894 'or' 'or_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%and_ln125_98 = and i1 %or_ln125_42, i1 %tmp_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4895 'and' 'and_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%zext_ln125_14 = zext i1 %and_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4896 'zext' 'zext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4897 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_35 = add i13 %sum_34, i13 %zext_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4897 'add' 'sum_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4898 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_35, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4898 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%xor_ln125_56 = xor i1 %tmp_245, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4899 'xor' 'xor_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4900 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_99 = and i1 %tmp_242, i1 %xor_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4900 'and' 'and_ln125_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4901 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_23, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4901 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4902 [1/1] (0.70ns)   --->   "%icmp_ln125_57 = icmp_eq  i5 %tmp_52, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4902 'icmp' 'icmp_ln125_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_23, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4903 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4904 [1/1] (0.70ns)   --->   "%icmp_ln125_58 = icmp_eq  i6 %tmp_54, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4904 'icmp' 'icmp_ln125_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4905 [1/1] (0.70ns)   --->   "%icmp_ln125_59 = icmp_eq  i6 %tmp_54, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4905 'icmp' 'icmp_ln125_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%select_ln125_56 = select i1 %and_ln125_99, i1 %icmp_ln125_58, i1 %icmp_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4906 'select' 'select_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4907 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%xor_ln125_782 = xor i1 %tmp_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4908 'xor' 'xor_ln125_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%and_ln125_100 = and i1 %icmp_ln125_57, i1 %xor_ln125_782" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4909 'and' 'and_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%select_ln125_57 = select i1 %and_ln125_99, i1 %and_ln125_100, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4910 'select' 'select_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_101 = and i1 %and_ln125_99, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4911 'and' 'and_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_57 = xor i1 %select_ln125_56, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4912 'xor' 'xor_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%or_ln125_43 = or i1 %tmp_245, i1 %xor_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4913 'or' 'or_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_58 = xor i1 %tmp_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4914 'xor' 'xor_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_102 = and i1 %or_ln125_43, i1 %xor_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4915 'and' 'and_ln125_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4916 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_103 = and i1 %tmp_245, i1 %select_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4916 'and' 'and_ln125_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%or_ln125_590 = or i1 %and_ln125_101, i1 %and_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4917 'or' 'or_ln125_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%xor_ln125_59 = xor i1 %or_ln125_590, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4918 'xor' 'xor_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_104 = and i1 %tmp_236, i1 %xor_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4919 'and' 'and_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4920 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_44 = or i1 %and_ln125_102, i1 %and_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4920 'or' 'or_ln125_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%select_ln125_58 = select i1 %and_ln125_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4921 'select' 'select_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%select_ln125_59 = select i1 %or_ln125_44, i13 %select_ln125_58, i13 %sum_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4922 'select' 'select_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%shl_ln125_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_59, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4923 'bitconcatenate' 'shl_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%sext_ln125_11 = sext i22 %shl_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4924 'sext' 'sext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4925 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_25 = add i28 %sext_ln125_11, i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4925 'add' 'add_ln125_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4926 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4926 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%sum_36 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_25, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4927 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4928 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4929 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4930 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%or_ln125_45 = or i1 %tmp_252, i1 %icmp_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4931 'or' 'or_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%and_ln125_105 = and i1 %or_ln125_45, i1 %tmp_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4932 'and' 'and_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%zext_ln125_15 = zext i1 %and_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4933 'zext' 'zext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4934 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_37 = add i13 %sum_36, i13 %zext_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4934 'add' 'sum_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4935 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_37, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4935 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%xor_ln125_60 = xor i1 %tmp_258, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4936 'xor' 'xor_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4937 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_106 = and i1 %tmp_256, i1 %xor_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4937 'and' 'and_ln125_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4938 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_25, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4938 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4939 [1/1] (0.70ns)   --->   "%icmp_ln125_61 = icmp_eq  i5 %tmp_55, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4939 'icmp' 'icmp_ln125_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4940 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_25, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4940 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4941 [1/1] (0.70ns)   --->   "%icmp_ln125_62 = icmp_eq  i6 %tmp_57, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4941 'icmp' 'icmp_ln125_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4942 [1/1] (0.70ns)   --->   "%icmp_ln125_63 = icmp_eq  i6 %tmp_57, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4942 'icmp' 'icmp_ln125_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%select_ln125_60 = select i1 %and_ln125_106, i1 %icmp_ln125_62, i1 %icmp_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4943 'select' 'select_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4944 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%xor_ln125_783 = xor i1 %tmp_261, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4945 'xor' 'xor_ln125_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%and_ln125_107 = and i1 %icmp_ln125_61, i1 %xor_ln125_783" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4946 'and' 'and_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%select_ln125_61 = select i1 %and_ln125_106, i1 %and_ln125_107, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4947 'select' 'select_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_108 = and i1 %and_ln125_106, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4948 'and' 'and_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_61 = xor i1 %select_ln125_60, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4949 'xor' 'xor_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%or_ln125_46 = or i1 %tmp_258, i1 %xor_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4950 'or' 'or_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_62 = xor i1 %tmp_251, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4951 'xor' 'xor_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4952 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_109 = and i1 %or_ln125_46, i1 %xor_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4952 'and' 'and_ln125_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4953 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_110 = and i1 %tmp_258, i1 %select_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4953 'and' 'and_ln125_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%or_ln125_591 = or i1 %and_ln125_108, i1 %and_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4954 'or' 'or_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%xor_ln125_63 = xor i1 %or_ln125_591, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4955 'xor' 'xor_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_111 = and i1 %tmp_251, i1 %xor_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4956 'and' 'and_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4957 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_47 = or i1 %and_ln125_109, i1 %and_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4957 'or' 'or_ln125_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_70 = select i1 %and_ln125_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4958 'select' 'select_ln125_70' <Predicate = (or_ln125_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_71 = select i1 %or_ln125_53, i13 %select_ln125_70, i13 %sum_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4959 'select' 'select_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%shl_ln125_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_71, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4960 'bitconcatenate' 'shl_ln125_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%sext_ln125_13 = sext i22 %shl_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4961 'sext' 'sext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4962 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_30 = add i28 %sext_ln125_13, i28 %mul_ln126_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4962 'add' 'add_ln125_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4963 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4963 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4964 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%sum_44 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_30, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4964 'partselect' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 4965 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4966 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4967 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%or_ln125_54 = or i1 %tmp_306, i1 %icmp_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4968 'or' 'or_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%and_ln125_126 = and i1 %or_ln125_54, i1 %tmp_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4969 'and' 'and_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%zext_ln125_18 = zext i1 %and_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4970 'zext' 'zext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4971 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_45 = add i13 %sum_44, i13 %zext_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4971 'add' 'sum_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4972 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_45, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4972 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%xor_ln125_72 = xor i1 %tmp_315, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4973 'xor' 'xor_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4974 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_127 = and i1 %tmp_312, i1 %xor_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4974 'and' 'and_ln125_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_30, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4975 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4976 [1/1] (0.70ns)   --->   "%icmp_ln125_73 = icmp_eq  i5 %tmp_68, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4976 'icmp' 'icmp_ln125_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4977 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_30, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4977 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4978 [1/1] (0.70ns)   --->   "%icmp_ln125_74 = icmp_eq  i6 %tmp_70, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4978 'icmp' 'icmp_ln125_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4979 [1/1] (0.70ns)   --->   "%icmp_ln125_75 = icmp_eq  i6 %tmp_70, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4979 'icmp' 'icmp_ln125_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%select_ln125_72 = select i1 %and_ln125_127, i1 %icmp_ln125_74, i1 %icmp_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4980 'select' 'select_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4981 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%xor_ln125_786 = xor i1 %tmp_316, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4982 'xor' 'xor_ln125_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%and_ln125_128 = and i1 %icmp_ln125_73, i1 %xor_ln125_786" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4983 'and' 'and_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%select_ln125_73 = select i1 %and_ln125_127, i1 %and_ln125_128, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4984 'select' 'select_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_129 = and i1 %and_ln125_127, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4985 'and' 'and_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_73 = xor i1 %select_ln125_72, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4986 'xor' 'xor_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%or_ln125_55 = or i1 %tmp_315, i1 %xor_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4987 'or' 'or_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_74 = xor i1 %tmp_304, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4988 'xor' 'xor_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_130 = and i1 %or_ln125_55, i1 %xor_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4989 'and' 'and_ln125_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4990 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_131 = and i1 %tmp_315, i1 %select_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4990 'and' 'and_ln125_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%or_ln125_594 = or i1 %and_ln125_129, i1 %and_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4991 'or' 'or_ln125_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%xor_ln125_75 = xor i1 %or_ln125_594, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4992 'xor' 'xor_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_132 = and i1 %tmp_304, i1 %xor_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4993 'and' 'and_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4994 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_56 = or i1 %and_ln125_130, i1 %and_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4994 'or' 'or_ln125_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%select_ln125_74 = select i1 %and_ln125_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4995 'select' 'select_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%select_ln125_75 = select i1 %or_ln125_56, i13 %select_ln125_74, i13 %sum_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4996 'select' 'select_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%shl_ln125_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_75, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4997 'bitconcatenate' 'shl_ln125_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%sext_ln125_14 = sext i22 %shl_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4998 'sext' 'sext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4999 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_32 = add i28 %sext_ln125_14, i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 4999 'add' 'add_ln125_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5000 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%sum_46 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_32, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5001 'partselect' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5002 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5003 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5004 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%or_ln125_57 = or i1 %tmp_320, i1 %icmp_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5005 'or' 'or_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%and_ln125_133 = and i1 %or_ln125_57, i1 %tmp_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5006 'and' 'and_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%zext_ln125_19 = zext i1 %and_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5007 'zext' 'zext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5008 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_47 = add i13 %sum_46, i13 %zext_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5008 'add' 'sum_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5009 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_47, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5009 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%xor_ln125_76 = xor i1 %tmp_328, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5010 'xor' 'xor_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5011 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_134 = and i1 %tmp_325, i1 %xor_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5011 'and' 'and_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5012 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_32, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5012 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5013 [1/1] (0.70ns)   --->   "%icmp_ln125_77 = icmp_eq  i5 %tmp_71, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5013 'icmp' 'icmp_ln125_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5014 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_32, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5014 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5015 [1/1] (0.70ns)   --->   "%icmp_ln125_78 = icmp_eq  i6 %tmp_73, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5015 'icmp' 'icmp_ln125_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5016 [1/1] (0.70ns)   --->   "%icmp_ln125_79 = icmp_eq  i6 %tmp_73, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5016 'icmp' 'icmp_ln125_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%select_ln125_76 = select i1 %and_ln125_134, i1 %icmp_ln125_78, i1 %icmp_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5017 'select' 'select_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5018 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%xor_ln125_787 = xor i1 %tmp_331, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5019 'xor' 'xor_ln125_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%and_ln125_135 = and i1 %icmp_ln125_77, i1 %xor_ln125_787" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5020 'and' 'and_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%select_ln125_77 = select i1 %and_ln125_134, i1 %and_ln125_135, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5021 'select' 'select_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_136 = and i1 %and_ln125_134, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5022 'and' 'and_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_77 = xor i1 %select_ln125_76, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5023 'xor' 'xor_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%or_ln125_58 = or i1 %tmp_328, i1 %xor_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5024 'or' 'or_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_78 = xor i1 %tmp_319, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5025 'xor' 'xor_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5026 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_137 = and i1 %or_ln125_58, i1 %xor_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5026 'and' 'and_ln125_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5027 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_138 = and i1 %tmp_328, i1 %select_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5027 'and' 'and_ln125_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%or_ln125_595 = or i1 %and_ln125_136, i1 %and_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5028 'or' 'or_ln125_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%xor_ln125_79 = xor i1 %or_ln125_595, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5029 'xor' 'xor_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_139 = and i1 %tmp_319, i1 %xor_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5030 'and' 'and_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5031 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_59 = or i1 %and_ln125_137, i1 %and_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5031 'or' 'or_ln125_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%select_ln125_86 = select i1 %and_ln125_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5032 'select' 'select_ln125_86' <Predicate = (or_ln125_65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%select_ln125_87 = select i1 %or_ln125_65, i13 %select_ln125_86, i13 %sum_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5033 'select' 'select_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%shl_ln125_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_87, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5034 'bitconcatenate' 'shl_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_37)   --->   "%sext_ln125_16 = sext i22 %shl_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5035 'sext' 'sext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5036 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_37 = add i28 %sext_ln125_16, i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5036 'add' 'add_ln125_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5037 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5037 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%sum_54 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_37, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5038 'partselect' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5039 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5040 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5041 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%or_ln125_66 = or i1 %tmp_376, i1 %icmp_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5042 'or' 'or_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%and_ln125_154 = and i1 %or_ln125_66, i1 %tmp_379" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5043 'and' 'and_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%zext_ln125_22 = zext i1 %and_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5044 'zext' 'zext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5045 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_55 = add i13 %sum_54, i13 %zext_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5045 'add' 'sum_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5046 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_55, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5046 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%xor_ln125_88 = xor i1 %tmp_383, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5047 'xor' 'xor_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5048 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_155 = and i1 %tmp_380, i1 %xor_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5048 'and' 'and_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5049 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_37, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5049 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5050 [1/1] (0.70ns)   --->   "%icmp_ln125_89 = icmp_eq  i5 %tmp_84, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5050 'icmp' 'icmp_ln125_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5051 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_37, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5051 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5052 [1/1] (0.70ns)   --->   "%icmp_ln125_90 = icmp_eq  i6 %tmp_86, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5052 'icmp' 'icmp_ln125_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5053 [1/1] (0.70ns)   --->   "%icmp_ln125_91 = icmp_eq  i6 %tmp_86, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5053 'icmp' 'icmp_ln125_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%select_ln125_88 = select i1 %and_ln125_155, i1 %icmp_ln125_90, i1 %icmp_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5054 'select' 'select_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_37, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5055 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%xor_ln125_790 = xor i1 %tmp_384, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5056 'xor' 'xor_ln125_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%and_ln125_156 = and i1 %icmp_ln125_89, i1 %xor_ln125_790" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5057 'and' 'and_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%select_ln125_89 = select i1 %and_ln125_155, i1 %and_ln125_156, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5058 'select' 'select_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_157 = and i1 %and_ln125_155, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5059 'and' 'and_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_89 = xor i1 %select_ln125_88, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5060 'xor' 'xor_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%or_ln125_67 = or i1 %tmp_383, i1 %xor_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5061 'or' 'or_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_90 = xor i1 %tmp_373, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5062 'xor' 'xor_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5063 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_158 = and i1 %or_ln125_67, i1 %xor_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5063 'and' 'and_ln125_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5064 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_159 = and i1 %tmp_383, i1 %select_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5064 'and' 'and_ln125_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%or_ln125_598 = or i1 %and_ln125_157, i1 %and_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5065 'or' 'or_ln125_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%xor_ln125_91 = xor i1 %or_ln125_598, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5066 'xor' 'xor_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_160 = and i1 %tmp_373, i1 %xor_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5067 'and' 'and_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5068 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_68 = or i1 %and_ln125_158, i1 %and_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5068 'or' 'or_ln125_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%select_ln125_90 = select i1 %and_ln125_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5069 'select' 'select_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%select_ln125_91 = select i1 %or_ln125_68, i13 %select_ln125_90, i13 %sum_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5070 'select' 'select_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%shl_ln125_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_91, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5071 'bitconcatenate' 'shl_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_39)   --->   "%sext_ln125_17 = sext i22 %shl_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5072 'sext' 'sext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5073 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_39 = add i28 %sext_ln125_17, i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5073 'add' 'add_ln125_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5074 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5074 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%sum_56 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_39, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5075 'partselect' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5076 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5077 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5078 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%or_ln125_69 = or i1 %tmp_389, i1 %icmp_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5079 'or' 'or_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%and_ln125_161 = and i1 %or_ln125_69, i1 %tmp_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5080 'and' 'and_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%zext_ln125_23 = zext i1 %and_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5081 'zext' 'zext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5082 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_57 = add i13 %sum_56, i13 %zext_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5082 'add' 'sum_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5083 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_57, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5083 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%xor_ln125_92 = xor i1 %tmp_396, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5084 'xor' 'xor_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5085 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_162 = and i1 %tmp_395, i1 %xor_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5085 'and' 'and_ln125_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_39, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5086 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5087 [1/1] (0.70ns)   --->   "%icmp_ln125_93 = icmp_eq  i5 %tmp_87, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5087 'icmp' 'icmp_ln125_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5088 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_39, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5088 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5089 [1/1] (0.70ns)   --->   "%icmp_ln125_94 = icmp_eq  i6 %tmp_89, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5089 'icmp' 'icmp_ln125_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5090 [1/1] (0.70ns)   --->   "%icmp_ln125_95 = icmp_eq  i6 %tmp_89, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5090 'icmp' 'icmp_ln125_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%select_ln125_92 = select i1 %and_ln125_162, i1 %icmp_ln125_94, i1 %icmp_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5091 'select' 'select_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_39, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5092 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%xor_ln125_791 = xor i1 %tmp_399, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5093 'xor' 'xor_ln125_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%and_ln125_163 = and i1 %icmp_ln125_93, i1 %xor_ln125_791" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5094 'and' 'and_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%select_ln125_93 = select i1 %and_ln125_162, i1 %and_ln125_163, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5095 'select' 'select_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_164 = and i1 %and_ln125_162, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5096 'and' 'and_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_93 = xor i1 %select_ln125_92, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5097 'xor' 'xor_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%or_ln125_70 = or i1 %tmp_396, i1 %xor_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5098 'or' 'or_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_94 = xor i1 %tmp_386, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5099 'xor' 'xor_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_165 = and i1 %or_ln125_70, i1 %xor_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5100 'and' 'and_ln125_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5101 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_166 = and i1 %tmp_396, i1 %select_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5101 'and' 'and_ln125_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%or_ln125_599 = or i1 %and_ln125_164, i1 %and_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5102 'or' 'or_ln125_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%xor_ln125_95 = xor i1 %or_ln125_599, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5103 'xor' 'xor_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_167 = and i1 %tmp_386, i1 %xor_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5104 'and' 'and_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5105 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_71 = or i1 %and_ln125_165, i1 %and_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5105 'or' 'or_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%select_ln125_102 = select i1 %and_ln125_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5106 'select' 'select_ln125_102' <Predicate = (or_ln125_77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%select_ln125_103 = select i1 %or_ln125_77, i13 %select_ln125_102, i13 %sum_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5107 'select' 'select_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%shl_ln125_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_103, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5108 'bitconcatenate' 'shl_ln125_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_44)   --->   "%sext_ln125_19 = sext i22 %shl_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5109 'sext' 'sext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5110 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_44 = add i28 %sext_ln125_19, i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5110 'add' 'add_ln125_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5111 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5111 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%sum_64 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_44, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5112 'partselect' 'sum_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5113 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5114 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5115 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%or_ln125_78 = or i1 %tmp_444, i1 %icmp_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5116 'or' 'or_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%and_ln125_182 = and i1 %or_ln125_78, i1 %tmp_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5117 'and' 'and_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%zext_ln125_26 = zext i1 %and_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5118 'zext' 'zext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5119 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_65 = add i13 %sum_64, i13 %zext_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5119 'add' 'sum_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5120 [1/1] (0.00ns)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_65, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5120 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%xor_ln125_104 = xor i1 %tmp_450, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5121 'xor' 'xor_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_183 = and i1 %tmp_448, i1 %xor_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5122 'and' 'and_ln125_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5123 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_44, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5123 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5124 [1/1] (0.70ns)   --->   "%icmp_ln125_105 = icmp_eq  i5 %tmp_100, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5124 'icmp' 'icmp_ln125_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5125 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_44, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5125 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5126 [1/1] (0.70ns)   --->   "%icmp_ln125_106 = icmp_eq  i6 %tmp_102, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5126 'icmp' 'icmp_ln125_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5127 [1/1] (0.70ns)   --->   "%icmp_ln125_107 = icmp_eq  i6 %tmp_102, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5127 'icmp' 'icmp_ln125_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%select_ln125_104 = select i1 %and_ln125_183, i1 %icmp_ln125_106, i1 %icmp_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5128 'select' 'select_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_44, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5129 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%xor_ln125_794 = xor i1 %tmp_453, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5130 'xor' 'xor_ln125_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%and_ln125_184 = and i1 %icmp_ln125_105, i1 %xor_ln125_794" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5131 'and' 'and_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%select_ln125_105 = select i1 %and_ln125_183, i1 %and_ln125_184, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5132 'select' 'select_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_185 = and i1 %and_ln125_183, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5133 'and' 'and_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_105 = xor i1 %select_ln125_104, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5134 'xor' 'xor_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%or_ln125_79 = or i1 %tmp_450, i1 %xor_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5135 'or' 'or_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_106 = xor i1 %tmp_443, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5136 'xor' 'xor_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5137 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_186 = and i1 %or_ln125_79, i1 %xor_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5137 'and' 'and_ln125_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_187 = and i1 %tmp_450, i1 %select_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5138 'and' 'and_ln125_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%or_ln125_602 = or i1 %and_ln125_185, i1 %and_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5139 'or' 'or_ln125_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%xor_ln125_107 = xor i1 %or_ln125_602, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5140 'xor' 'xor_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_188 = and i1 %tmp_443, i1 %xor_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5141 'and' 'and_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5142 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_80 = or i1 %and_ln125_186, i1 %and_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5142 'or' 'or_ln125_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%select_ln125_106 = select i1 %and_ln125_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5143 'select' 'select_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%select_ln125_107 = select i1 %or_ln125_80, i13 %select_ln125_106, i13 %sum_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5144 'select' 'select_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%shl_ln125_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_107, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5145 'bitconcatenate' 'shl_ln125_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_46)   --->   "%sext_ln125_20 = sext i22 %shl_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5146 'sext' 'sext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5147 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_46 = add i28 %sext_ln125_20, i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5147 'add' 'add_ln125_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5148 [1/1] (0.00ns)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5148 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%sum_66 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_46, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5149 'partselect' 'sum_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5150 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5151 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5152 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%or_ln125_81 = or i1 %tmp_459, i1 %icmp_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5153 'or' 'or_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%and_ln125_189 = and i1 %or_ln125_81, i1 %tmp_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5154 'and' 'and_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%zext_ln125_27 = zext i1 %and_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5155 'zext' 'zext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5156 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_67 = add i13 %sum_66, i13 %zext_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5156 'add' 'sum_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5157 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_67, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5157 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%xor_ln125_108 = xor i1 %tmp_464, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5158 'xor' 'xor_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_190 = and i1 %tmp_463, i1 %xor_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5159 'and' 'and_ln125_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5160 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_46, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5160 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5161 [1/1] (0.70ns)   --->   "%icmp_ln125_109 = icmp_eq  i5 %tmp_103, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5161 'icmp' 'icmp_ln125_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5162 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_46, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5162 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5163 [1/1] (0.70ns)   --->   "%icmp_ln125_110 = icmp_eq  i6 %tmp_105, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5163 'icmp' 'icmp_ln125_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5164 [1/1] (0.70ns)   --->   "%icmp_ln125_111 = icmp_eq  i6 %tmp_105, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5164 'icmp' 'icmp_ln125_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%select_ln125_108 = select i1 %and_ln125_190, i1 %icmp_ln125_110, i1 %icmp_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5165 'select' 'select_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_46, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5166 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%xor_ln125_795 = xor i1 %tmp_466, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5167 'xor' 'xor_ln125_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%and_ln125_191 = and i1 %icmp_ln125_109, i1 %xor_ln125_795" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5168 'and' 'and_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%select_ln125_109 = select i1 %and_ln125_190, i1 %and_ln125_191, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5169 'select' 'select_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_192 = and i1 %and_ln125_190, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5170 'and' 'and_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_109 = xor i1 %select_ln125_108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5171 'xor' 'xor_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%or_ln125_82 = or i1 %tmp_464, i1 %xor_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5172 'or' 'or_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_110 = xor i1 %tmp_456, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5173 'xor' 'xor_ln125_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5174 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_193 = and i1 %or_ln125_82, i1 %xor_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5174 'and' 'and_ln125_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5175 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_194 = and i1 %tmp_464, i1 %select_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5175 'and' 'and_ln125_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%or_ln125_603 = or i1 %and_ln125_192, i1 %and_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5176 'or' 'or_ln125_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%xor_ln125_111 = xor i1 %or_ln125_603, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5177 'xor' 'xor_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_195 = and i1 %tmp_456, i1 %xor_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5178 'and' 'and_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5179 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_83 = or i1 %and_ln125_193, i1 %and_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5179 'or' 'or_ln125_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%select_ln125_118 = select i1 %and_ln125_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5180 'select' 'select_ln125_118' <Predicate = (or_ln125_89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%select_ln125_119 = select i1 %or_ln125_89, i13 %select_ln125_118, i13 %sum_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5181 'select' 'select_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%shl_ln125_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_119, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5182 'bitconcatenate' 'shl_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%sext_ln125_22 = sext i22 %shl_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5183 'sext' 'sext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5184 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_51 = add i28 %sext_ln125_22, i28 %mul_ln126_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5184 'add' 'add_ln125_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5185 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5185 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%sum_74 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_51, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5186 'partselect' 'sum_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5187 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5188 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5189 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%or_ln125_90 = or i1 %tmp_512, i1 %icmp_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5190 'or' 'or_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%and_ln125_210 = and i1 %or_ln125_90, i1 %tmp_514" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5191 'and' 'and_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%zext_ln125_30 = zext i1 %and_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5192 'zext' 'zext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5193 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_75 = add i13 %sum_74, i13 %zext_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5193 'add' 'sum_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5194 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_75, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5194 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%xor_ln125_120 = xor i1 %tmp_520, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5195 'xor' 'xor_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5196 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_211 = and i1 %tmp_517, i1 %xor_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5196 'and' 'and_ln125_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5197 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_51, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5197 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5198 [1/1] (0.70ns)   --->   "%icmp_ln125_121 = icmp_eq  i5 %tmp_116, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5198 'icmp' 'icmp_ln125_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5199 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_51, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5199 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5200 [1/1] (0.70ns)   --->   "%icmp_ln125_122 = icmp_eq  i6 %tmp_118, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5200 'icmp' 'icmp_ln125_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5201 [1/1] (0.70ns)   --->   "%icmp_ln125_123 = icmp_eq  i6 %tmp_118, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5201 'icmp' 'icmp_ln125_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%select_ln125_120 = select i1 %and_ln125_211, i1 %icmp_ln125_122, i1 %icmp_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5202 'select' 'select_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5203 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%xor_ln125_798 = xor i1 %tmp_523, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5204 'xor' 'xor_ln125_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%and_ln125_212 = and i1 %icmp_ln125_121, i1 %xor_ln125_798" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5205 'and' 'and_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%select_ln125_121 = select i1 %and_ln125_211, i1 %and_ln125_212, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5206 'select' 'select_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_213 = and i1 %and_ln125_211, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5207 'and' 'and_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_121 = xor i1 %select_ln125_120, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5208 'xor' 'xor_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%or_ln125_91 = or i1 %tmp_520, i1 %xor_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5209 'or' 'or_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_122 = xor i1 %tmp_511, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5210 'xor' 'xor_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5211 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_214 = and i1 %or_ln125_91, i1 %xor_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5211 'and' 'and_ln125_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5212 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_215 = and i1 %tmp_520, i1 %select_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5212 'and' 'and_ln125_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%or_ln125_606 = or i1 %and_ln125_213, i1 %and_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5213 'or' 'or_ln125_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%xor_ln125_123 = xor i1 %or_ln125_606, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5214 'xor' 'xor_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_216 = and i1 %tmp_511, i1 %xor_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5215 'and' 'and_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5216 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_92 = or i1 %and_ln125_214, i1 %and_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5216 'or' 'or_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%select_ln125_122 = select i1 %and_ln125_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5217 'select' 'select_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%select_ln125_123 = select i1 %or_ln125_92, i13 %select_ln125_122, i13 %sum_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5218 'select' 'select_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%shl_ln125_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_123, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5219 'bitconcatenate' 'shl_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%sext_ln125_23 = sext i22 %shl_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5220 'sext' 'sext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5221 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_53 = add i28 %sext_ln125_23, i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5221 'add' 'add_ln125_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5222 [1/1] (0.00ns)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5222 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%sum_76 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_53, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5223 'partselect' 'sum_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5224 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5225 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5226 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%or_ln125_93 = or i1 %tmp_527, i1 %icmp_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5227 'or' 'or_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%and_ln125_217 = and i1 %or_ln125_93, i1 %tmp_528" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5228 'and' 'and_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%zext_ln125_31 = zext i1 %and_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5229 'zext' 'zext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5230 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_77 = add i13 %sum_76, i13 %zext_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5230 'add' 'sum_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5231 [1/1] (0.00ns)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_77, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5231 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%xor_ln125_124 = xor i1 %tmp_533, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5232 'xor' 'xor_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5233 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_218 = and i1 %tmp_530, i1 %xor_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5233 'and' 'and_ln125_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5234 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_53, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5234 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5235 [1/1] (0.70ns)   --->   "%icmp_ln125_125 = icmp_eq  i5 %tmp_119, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5235 'icmp' 'icmp_ln125_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5236 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_53, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5236 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5237 [1/1] (0.70ns)   --->   "%icmp_ln125_126 = icmp_eq  i6 %tmp_121, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5237 'icmp' 'icmp_ln125_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5238 [1/1] (0.70ns)   --->   "%icmp_ln125_127 = icmp_eq  i6 %tmp_121, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5238 'icmp' 'icmp_ln125_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5239 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%select_ln125_124 = select i1 %and_ln125_218, i1 %icmp_ln125_126, i1 %icmp_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5239 'select' 'select_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5240 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%xor_ln125_799 = xor i1 %tmp_536, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5241 'xor' 'xor_ln125_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%and_ln125_219 = and i1 %icmp_ln125_125, i1 %xor_ln125_799" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5242 'and' 'and_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%select_ln125_125 = select i1 %and_ln125_218, i1 %and_ln125_219, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5243 'select' 'select_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_220 = and i1 %and_ln125_218, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5244 'and' 'and_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_125 = xor i1 %select_ln125_124, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5245 'xor' 'xor_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5246 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%or_ln125_94 = or i1 %tmp_533, i1 %xor_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5246 'or' 'or_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_126 = xor i1 %tmp_524, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5247 'xor' 'xor_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_221 = and i1 %or_ln125_94, i1 %xor_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5248 'and' 'and_ln125_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_222 = and i1 %tmp_533, i1 %select_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5249 'and' 'and_ln125_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%or_ln125_607 = or i1 %and_ln125_220, i1 %and_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5250 'or' 'or_ln125_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%xor_ln125_127 = xor i1 %or_ln125_607, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5251 'xor' 'xor_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_223 = and i1 %tmp_524, i1 %xor_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5252 'and' 'and_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5253 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_95 = or i1 %and_ln125_221, i1 %and_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5253 'or' 'or_ln125_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_58)   --->   "%select_ln125_134 = select i1 %and_ln125_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5254 'select' 'select_ln125_134' <Predicate = (or_ln125_101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_58)   --->   "%select_ln125_135 = select i1 %or_ln125_101, i13 %select_ln125_134, i13 %sum_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5255 'select' 'select_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_58)   --->   "%shl_ln125_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_135, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5256 'bitconcatenate' 'shl_ln125_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_58)   --->   "%sext_ln125_25 = sext i22 %shl_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5257 'sext' 'sext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5258 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_58 = add i28 %sext_ln125_25, i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5258 'add' 'add_ln125_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5259 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_58, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5259 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%sum_84 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_58, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5260 'partselect' 'sum_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_58, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5261 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_58, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5262 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_58, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5263 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%or_ln125_102 = or i1 %tmp_581, i1 %icmp_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5264 'or' 'or_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%and_ln125_238 = and i1 %or_ln125_102, i1 %tmp_584" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5265 'and' 'and_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%zext_ln125_34 = zext i1 %and_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5266 'zext' 'zext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5267 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_85 = add i13 %sum_84, i13 %zext_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5267 'add' 'sum_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5268 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_85, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5268 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%xor_ln125_136 = xor i1 %tmp_588, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5269 'xor' 'xor_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5270 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_239 = and i1 %tmp_587, i1 %xor_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5270 'and' 'and_ln125_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5271 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_58, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5271 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5272 [1/1] (0.70ns)   --->   "%icmp_ln125_137 = icmp_eq  i5 %tmp_132, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5272 'icmp' 'icmp_ln125_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_58, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5273 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5274 [1/1] (0.70ns)   --->   "%icmp_ln125_138 = icmp_eq  i6 %tmp_134, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5274 'icmp' 'icmp_ln125_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5275 [1/1] (0.70ns)   --->   "%icmp_ln125_139 = icmp_eq  i6 %tmp_134, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5275 'icmp' 'icmp_ln125_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%select_ln125_136 = select i1 %and_ln125_239, i1 %icmp_ln125_138, i1 %icmp_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5276 'select' 'select_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_58, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5277 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%xor_ln125_802 = xor i1 %tmp_591, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5278 'xor' 'xor_ln125_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%and_ln125_240 = and i1 %icmp_ln125_137, i1 %xor_ln125_802" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5279 'and' 'and_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%select_ln125_137 = select i1 %and_ln125_239, i1 %and_ln125_240, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5280 'select' 'select_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_241 = and i1 %and_ln125_239, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5281 'and' 'and_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_137 = xor i1 %select_ln125_136, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5282 'xor' 'xor_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%or_ln125_103 = or i1 %tmp_588, i1 %xor_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5283 'or' 'or_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_138 = xor i1 %tmp_578, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5284 'xor' 'xor_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5285 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_242 = and i1 %or_ln125_103, i1 %xor_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5285 'and' 'and_ln125_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5286 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_243 = and i1 %tmp_588, i1 %select_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5286 'and' 'and_ln125_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%or_ln125_610 = or i1 %and_ln125_241, i1 %and_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5287 'or' 'or_ln125_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%xor_ln125_139 = xor i1 %or_ln125_610, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5288 'xor' 'xor_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_244 = and i1 %tmp_578, i1 %xor_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5289 'and' 'and_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5290 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_104 = or i1 %and_ln125_242, i1 %and_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5290 'or' 'or_ln125_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%select_ln125_138 = select i1 %and_ln125_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5291 'select' 'select_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%select_ln125_139 = select i1 %or_ln125_104, i13 %select_ln125_138, i13 %sum_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5292 'select' 'select_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%shl_ln125_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_139, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5293 'bitconcatenate' 'shl_ln125_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%sext_ln125_26 = sext i22 %shl_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5294 'sext' 'sext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5295 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_60 = add i28 %sext_ln125_26, i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5295 'add' 'add_ln125_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5296 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5296 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%sum_86 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_60, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5297 'partselect' 'sum_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5298 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5299 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5300 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%or_ln125_105 = or i1 %tmp_594, i1 %icmp_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5301 'or' 'or_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%and_ln125_245 = and i1 %or_ln125_105, i1 %tmp_597" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5302 'and' 'and_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%zext_ln125_35 = zext i1 %and_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5303 'zext' 'zext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5304 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_87 = add i13 %sum_86, i13 %zext_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5304 'add' 'sum_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5305 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_87, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5305 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%xor_ln125_140 = xor i1 %tmp_603, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5306 'xor' 'xor_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5307 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_246 = and i1 %tmp_600, i1 %xor_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5307 'and' 'and_ln125_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5308 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_60, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5308 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5309 [1/1] (0.70ns)   --->   "%icmp_ln125_141 = icmp_eq  i5 %tmp_135, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5309 'icmp' 'icmp_ln125_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5310 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_60, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5310 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5311 [1/1] (0.70ns)   --->   "%icmp_ln125_142 = icmp_eq  i6 %tmp_137, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5311 'icmp' 'icmp_ln125_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5312 [1/1] (0.70ns)   --->   "%icmp_ln125_143 = icmp_eq  i6 %tmp_137, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5312 'icmp' 'icmp_ln125_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%select_ln125_140 = select i1 %and_ln125_246, i1 %icmp_ln125_142, i1 %icmp_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5313 'select' 'select_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5314 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%xor_ln125_803 = xor i1 %tmp_604, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5315 'xor' 'xor_ln125_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%and_ln125_247 = and i1 %icmp_ln125_141, i1 %xor_ln125_803" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5316 'and' 'and_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%select_ln125_141 = select i1 %and_ln125_246, i1 %and_ln125_247, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5317 'select' 'select_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_248 = and i1 %and_ln125_246, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5318 'and' 'and_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_141 = xor i1 %select_ln125_140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5319 'xor' 'xor_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%or_ln125_106 = or i1 %tmp_603, i1 %xor_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5320 'or' 'or_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_142 = xor i1 %tmp_592, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5321 'xor' 'xor_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_249 = and i1 %or_ln125_106, i1 %xor_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5322 'and' 'and_ln125_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_250 = and i1 %tmp_603, i1 %select_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5323 'and' 'and_ln125_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%or_ln125_611 = or i1 %and_ln125_248, i1 %and_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5324 'or' 'or_ln125_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%xor_ln125_143 = xor i1 %or_ln125_611, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5325 'xor' 'xor_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_251 = and i1 %tmp_592, i1 %xor_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5326 'and' 'and_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5327 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_107 = or i1 %and_ln125_249, i1 %and_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5327 'or' 'or_ln125_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_65)   --->   "%select_ln125_150 = select i1 %and_ln125_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5328 'select' 'select_ln125_150' <Predicate = (or_ln125_113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_65)   --->   "%select_ln125_151 = select i1 %or_ln125_113, i13 %select_ln125_150, i13 %sum_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5329 'select' 'select_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_65)   --->   "%shl_ln125_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_151, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5330 'bitconcatenate' 'shl_ln125_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_65)   --->   "%sext_ln125_28 = sext i22 %shl_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5331 'sext' 'sext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5332 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_65 = add i28 %sext_ln125_28, i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5332 'add' 'add_ln125_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5333 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_65, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5333 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%sum_94 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_65, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5334 'partselect' 'sum_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_65, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5335 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_65, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5336 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_65, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5337 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%or_ln125_114 = or i1 %tmp_651, i1 %icmp_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5338 'or' 'or_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%and_ln125_266 = and i1 %or_ln125_114, i1 %tmp_652" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5339 'and' 'and_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%zext_ln125_38 = zext i1 %and_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5340 'zext' 'zext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5341 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_95 = add i13 %sum_94, i13 %zext_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5341 'add' 'sum_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5342 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_95, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5342 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%xor_ln125_152 = xor i1 %tmp_656, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5343 'xor' 'xor_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_267 = and i1 %tmp_655, i1 %xor_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5344 'and' 'and_ln125_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5345 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_65, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5345 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5346 [1/1] (0.70ns)   --->   "%icmp_ln125_153 = icmp_eq  i5 %tmp_148, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5346 'icmp' 'icmp_ln125_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5347 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_65, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5347 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5348 [1/1] (0.70ns)   --->   "%icmp_ln125_154 = icmp_eq  i6 %tmp_150, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5348 'icmp' 'icmp_ln125_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5349 [1/1] (0.70ns)   --->   "%icmp_ln125_155 = icmp_eq  i6 %tmp_150, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5349 'icmp' 'icmp_ln125_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%select_ln125_152 = select i1 %and_ln125_267, i1 %icmp_ln125_154, i1 %icmp_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5350 'select' 'select_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_65, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5351 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%xor_ln125_806 = xor i1 %tmp_658, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5352 'xor' 'xor_ln125_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%and_ln125_268 = and i1 %icmp_ln125_153, i1 %xor_ln125_806" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5353 'and' 'and_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%select_ln125_153 = select i1 %and_ln125_267, i1 %and_ln125_268, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5354 'select' 'select_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_269 = and i1 %and_ln125_267, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5355 'and' 'and_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_153 = xor i1 %select_ln125_152, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5356 'xor' 'xor_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%or_ln125_115 = or i1 %tmp_656, i1 %xor_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5357 'or' 'or_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_154 = xor i1 %tmp_648, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5358 'xor' 'xor_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_270 = and i1 %or_ln125_115, i1 %xor_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5359 'and' 'and_ln125_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_271 = and i1 %tmp_656, i1 %select_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5360 'and' 'and_ln125_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%or_ln125_614 = or i1 %and_ln125_269, i1 %and_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5361 'or' 'or_ln125_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%xor_ln125_155 = xor i1 %or_ln125_614, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5362 'xor' 'xor_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_272 = and i1 %tmp_648, i1 %xor_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5363 'and' 'and_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5364 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_116 = or i1 %and_ln125_270, i1 %and_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5364 'or' 'or_ln125_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_67)   --->   "%select_ln125_154 = select i1 %and_ln125_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5365 'select' 'select_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_67)   --->   "%select_ln125_155 = select i1 %or_ln125_116, i13 %select_ln125_154, i13 %sum_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5366 'select' 'select_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_67)   --->   "%shl_ln125_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_155, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5367 'bitconcatenate' 'shl_ln125_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_67)   --->   "%sext_ln125_29 = sext i22 %shl_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5368 'sext' 'sext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5369 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_67 = add i28 %sext_ln125_29, i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5369 'add' 'add_ln125_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5370 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_67, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5370 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%sum_96 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_67, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5371 'partselect' 'sum_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_67, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5372 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_67, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5373 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_67, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5374 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%or_ln125_117 = or i1 %tmp_664, i1 %icmp_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5375 'or' 'or_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%and_ln125_273 = and i1 %or_ln125_117, i1 %tmp_667" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5376 'and' 'and_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%zext_ln125_39 = zext i1 %and_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5377 'zext' 'zext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5378 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_97 = add i13 %sum_96, i13 %zext_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5378 'add' 'sum_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5379 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_97, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5379 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%xor_ln125_156 = xor i1 %tmp_671, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5380 'xor' 'xor_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5381 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_274 = and i1 %tmp_668, i1 %xor_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5381 'and' 'and_ln125_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5382 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_67, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5382 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5383 [1/1] (0.70ns)   --->   "%icmp_ln125_157 = icmp_eq  i5 %tmp_151, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5383 'icmp' 'icmp_ln125_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5384 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_67, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5384 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5385 [1/1] (0.70ns)   --->   "%icmp_ln125_158 = icmp_eq  i6 %tmp_153, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5385 'icmp' 'icmp_ln125_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5386 [1/1] (0.70ns)   --->   "%icmp_ln125_159 = icmp_eq  i6 %tmp_153, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5386 'icmp' 'icmp_ln125_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%select_ln125_156 = select i1 %and_ln125_274, i1 %icmp_ln125_158, i1 %icmp_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5387 'select' 'select_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_67, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5388 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%xor_ln125_807 = xor i1 %tmp_672, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5389 'xor' 'xor_ln125_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%and_ln125_275 = and i1 %icmp_ln125_157, i1 %xor_ln125_807" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5390 'and' 'and_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%select_ln125_157 = select i1 %and_ln125_274, i1 %and_ln125_275, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5391 'select' 'select_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_276 = and i1 %and_ln125_274, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5392 'and' 'and_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_157 = xor i1 %select_ln125_156, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5393 'xor' 'xor_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%or_ln125_118 = or i1 %tmp_671, i1 %xor_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5394 'or' 'or_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_158 = xor i1 %tmp_661, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5395 'xor' 'xor_ln125_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5396 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_277 = and i1 %or_ln125_118, i1 %xor_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5396 'and' 'and_ln125_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5397 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_278 = and i1 %tmp_671, i1 %select_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5397 'and' 'and_ln125_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%or_ln125_615 = or i1 %and_ln125_276, i1 %and_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5398 'or' 'or_ln125_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%xor_ln125_159 = xor i1 %or_ln125_615, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5399 'xor' 'xor_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_279 = and i1 %tmp_661, i1 %xor_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5400 'and' 'and_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5401 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_119 = or i1 %and_ln125_277, i1 %and_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5401 'or' 'or_ln125_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_166 = select i1 %and_ln125_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5402 'select' 'select_ln125_166' <Predicate = (or_ln125_125)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_167 = select i1 %or_ln125_125, i13 %select_ln125_166, i13 %sum_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5403 'select' 'select_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%shl_ln125_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_167, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5404 'bitconcatenate' 'shl_ln125_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%sext_ln125_31 = sext i22 %shl_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5405 'sext' 'sext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5406 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_72 = add i28 %sext_ln125_31, i28 %mul_ln126_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5406 'add' 'add_ln125_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5407 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5407 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%sum_104 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_72, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5408 'partselect' 'sum_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5409 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5410 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5411 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%or_ln125_126 = or i1 %tmp_719, i1 %icmp_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5412 'or' 'or_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%and_ln125_294 = and i1 %or_ln125_126, i1 %tmp_720" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5413 'and' 'and_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%zext_ln125_42 = zext i1 %and_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5414 'zext' 'zext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5415 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_105 = add i13 %sum_104, i13 %zext_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5415 'add' 'sum_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5416 [1/1] (0.00ns)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_105, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5416 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%xor_ln125_168 = xor i1 %tmp_725, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5417 'xor' 'xor_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5418 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_295 = and i1 %tmp_722, i1 %xor_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5418 'and' 'and_ln125_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5419 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_72, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5419 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5420 [1/1] (0.70ns)   --->   "%icmp_ln125_169 = icmp_eq  i5 %tmp_164, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5420 'icmp' 'icmp_ln125_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5421 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_72, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5421 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5422 [1/1] (0.70ns)   --->   "%icmp_ln125_170 = icmp_eq  i6 %tmp_166, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5422 'icmp' 'icmp_ln125_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5423 [1/1] (0.70ns)   --->   "%icmp_ln125_171 = icmp_eq  i6 %tmp_166, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5423 'icmp' 'icmp_ln125_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%select_ln125_168 = select i1 %and_ln125_295, i1 %icmp_ln125_170, i1 %icmp_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5424 'select' 'select_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5425 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%xor_ln125_810 = xor i1 %tmp_728, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5426 'xor' 'xor_ln125_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%and_ln125_296 = and i1 %icmp_ln125_169, i1 %xor_ln125_810" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5427 'and' 'and_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%select_ln125_169 = select i1 %and_ln125_295, i1 %and_ln125_296, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5428 'select' 'select_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_297 = and i1 %and_ln125_295, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5429 'and' 'and_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_169 = xor i1 %select_ln125_168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5430 'xor' 'xor_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%or_ln125_127 = or i1 %tmp_725, i1 %xor_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5431 'or' 'or_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_170 = xor i1 %tmp_716, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5432 'xor' 'xor_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5433 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_298 = and i1 %or_ln125_127, i1 %xor_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5433 'and' 'and_ln125_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5434 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_299 = and i1 %tmp_725, i1 %select_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5434 'and' 'and_ln125_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%or_ln125_618 = or i1 %and_ln125_297, i1 %and_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5435 'or' 'or_ln125_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%xor_ln125_171 = xor i1 %or_ln125_618, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5436 'xor' 'xor_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_300 = and i1 %tmp_716, i1 %xor_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5437 'and' 'and_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5438 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_128 = or i1 %and_ln125_298, i1 %and_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5438 'or' 'or_ln125_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5439 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%select_ln125_170 = select i1 %and_ln125_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5439 'select' 'select_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%select_ln125_171 = select i1 %or_ln125_128, i13 %select_ln125_170, i13 %sum_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5440 'select' 'select_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%shl_ln125_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_171, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5441 'bitconcatenate' 'shl_ln125_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_74)   --->   "%sext_ln125_32 = sext i22 %shl_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5442 'sext' 'sext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5443 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_74 = add i28 %sext_ln125_32, i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5443 'add' 'add_ln125_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5444 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5444 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5445 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%sum_106 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_74, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5445 'partselect' 'sum_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5446 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5447 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5448 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%or_ln125_129 = or i1 %tmp_732, i1 %icmp_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5449 'or' 'or_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%and_ln125_301 = and i1 %or_ln125_129, i1 %tmp_735" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5450 'and' 'and_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%zext_ln125_43 = zext i1 %and_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5451 'zext' 'zext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5452 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_107 = add i13 %sum_106, i13 %zext_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5452 'add' 'sum_107' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5453 [1/1] (0.00ns)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_107, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5453 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%xor_ln125_172 = xor i1 %tmp_738, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5454 'xor' 'xor_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5455 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_302 = and i1 %tmp_736, i1 %xor_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5455 'and' 'and_ln125_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5456 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_74, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5456 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5457 [1/1] (0.70ns)   --->   "%icmp_ln125_173 = icmp_eq  i5 %tmp_167, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5457 'icmp' 'icmp_ln125_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5458 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_74, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5458 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5459 [1/1] (0.70ns)   --->   "%icmp_ln125_174 = icmp_eq  i6 %tmp_169, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5459 'icmp' 'icmp_ln125_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5460 [1/1] (0.70ns)   --->   "%icmp_ln125_175 = icmp_eq  i6 %tmp_169, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5460 'icmp' 'icmp_ln125_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%select_ln125_172 = select i1 %and_ln125_302, i1 %icmp_ln125_174, i1 %icmp_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5461 'select' 'select_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_74, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5462 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5463 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%xor_ln125_811 = xor i1 %tmp_741, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5463 'xor' 'xor_ln125_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%and_ln125_303 = and i1 %icmp_ln125_173, i1 %xor_ln125_811" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5464 'and' 'and_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%select_ln125_173 = select i1 %and_ln125_302, i1 %and_ln125_303, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5465 'select' 'select_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_304 = and i1 %and_ln125_302, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5466 'and' 'and_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_173 = xor i1 %select_ln125_172, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5467 'xor' 'xor_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%or_ln125_130 = or i1 %tmp_738, i1 %xor_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5468 'or' 'or_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_174 = xor i1 %tmp_731, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5469 'xor' 'xor_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5470 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_305 = and i1 %or_ln125_130, i1 %xor_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5470 'and' 'and_ln125_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_306 = and i1 %tmp_738, i1 %select_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5471 'and' 'and_ln125_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%or_ln125_619 = or i1 %and_ln125_304, i1 %and_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5472 'or' 'or_ln125_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%xor_ln125_175 = xor i1 %or_ln125_619, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5473 'xor' 'xor_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_307 = and i1 %tmp_731, i1 %xor_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5474 'and' 'and_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5475 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_131 = or i1 %and_ln125_305, i1 %and_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5475 'or' 'or_ln125_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_182 = select i1 %and_ln125_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5476 'select' 'select_ln125_182' <Predicate = (or_ln125_137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_183 = select i1 %or_ln125_137, i13 %select_ln125_182, i13 %sum_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5477 'select' 'select_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%shl_ln125_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_183, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5478 'bitconcatenate' 'shl_ln125_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%sext_ln125_34 = sext i22 %shl_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5479 'sext' 'sext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5480 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_79 = add i28 %sext_ln125_34, i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5480 'add' 'add_ln125_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5481 [1/1] (0.00ns)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5481 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%sum_114 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_79, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5482 'partselect' 'sum_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5483 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5484 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5485 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%or_ln125_138 = or i1 %tmp_775, i1 %icmp_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5486 'or' 'or_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%and_ln125_322 = and i1 %or_ln125_138, i1 %tmp_776" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5487 'and' 'and_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%zext_ln125_46 = zext i1 %and_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5488 'zext' 'zext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5489 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_115 = add i13 %sum_114, i13 %zext_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5489 'add' 'sum_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5490 [1/1] (0.00ns)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_115, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5490 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%xor_ln125_184 = xor i1 %tmp_778, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5491 'xor' 'xor_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5492 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_323 = and i1 %tmp_777, i1 %xor_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5492 'and' 'and_ln125_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5493 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_79, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5493 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5494 [1/1] (0.70ns)   --->   "%icmp_ln125_185 = icmp_eq  i5 %tmp_180, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5494 'icmp' 'icmp_ln125_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5495 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_79, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5495 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5496 [1/1] (0.70ns)   --->   "%icmp_ln125_186 = icmp_eq  i6 %tmp_182, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5496 'icmp' 'icmp_ln125_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5497 [1/1] (0.70ns)   --->   "%icmp_ln125_187 = icmp_eq  i6 %tmp_182, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5497 'icmp' 'icmp_ln125_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%select_ln125_184 = select i1 %and_ln125_323, i1 %icmp_ln125_186, i1 %icmp_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5498 'select' 'select_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5499 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%xor_ln125_814 = xor i1 %tmp_779, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5500 'xor' 'xor_ln125_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%and_ln125_324 = and i1 %icmp_ln125_185, i1 %xor_ln125_814" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5501 'and' 'and_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%select_ln125_185 = select i1 %and_ln125_323, i1 %and_ln125_324, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5502 'select' 'select_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_325 = and i1 %and_ln125_323, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5503 'and' 'and_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_185 = xor i1 %select_ln125_184, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5504 'xor' 'xor_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%or_ln125_139 = or i1 %tmp_778, i1 %xor_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5505 'or' 'or_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_186 = xor i1 %tmp_774, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5506 'xor' 'xor_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_326 = and i1 %or_ln125_139, i1 %xor_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5507 'and' 'and_ln125_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_327 = and i1 %tmp_778, i1 %select_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5508 'and' 'and_ln125_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%or_ln125_622 = or i1 %and_ln125_325, i1 %and_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5509 'or' 'or_ln125_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%xor_ln125_187 = xor i1 %or_ln125_622, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5510 'xor' 'xor_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_328 = and i1 %tmp_774, i1 %xor_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5511 'and' 'and_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5512 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_140 = or i1 %and_ln125_326, i1 %and_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5512 'or' 'or_ln125_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_186 = select i1 %and_ln125_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5513 'select' 'select_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_187 = select i1 %or_ln125_140, i13 %select_ln125_186, i13 %sum_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5514 'select' 'select_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%shl_ln125_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_187, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5515 'bitconcatenate' 'shl_ln125_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%sext_ln125_35 = sext i22 %shl_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5516 'sext' 'sext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5517 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_81 = add i28 %sext_ln125_35, i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5517 'add' 'add_ln125_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5518 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5518 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%sum_116 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_81, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5519 'partselect' 'sum_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5520 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5521 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5522 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%or_ln125_141 = or i1 %tmp_781, i1 %icmp_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5523 'or' 'or_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%and_ln125_329 = and i1 %or_ln125_141, i1 %tmp_782" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5524 'and' 'and_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%zext_ln125_47 = zext i1 %and_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5525 'zext' 'zext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5526 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_117 = add i13 %sum_116, i13 %zext_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5526 'add' 'sum_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5527 [1/1] (0.00ns)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_117, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5527 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%xor_ln125_188 = xor i1 %tmp_784, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5528 'xor' 'xor_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5529 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_330 = and i1 %tmp_783, i1 %xor_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5529 'and' 'and_ln125_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5530 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_81, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5530 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5531 [1/1] (0.70ns)   --->   "%icmp_ln125_189 = icmp_eq  i5 %tmp_183, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5531 'icmp' 'icmp_ln125_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5532 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_81, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5532 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5533 [1/1] (0.70ns)   --->   "%icmp_ln125_190 = icmp_eq  i6 %tmp_185, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5533 'icmp' 'icmp_ln125_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5534 [1/1] (0.70ns)   --->   "%icmp_ln125_191 = icmp_eq  i6 %tmp_185, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5534 'icmp' 'icmp_ln125_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%select_ln125_188 = select i1 %and_ln125_330, i1 %icmp_ln125_190, i1 %icmp_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5535 'select' 'select_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5536 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%xor_ln125_815 = xor i1 %tmp_785, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5537 'xor' 'xor_ln125_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%and_ln125_331 = and i1 %icmp_ln125_189, i1 %xor_ln125_815" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5538 'and' 'and_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%select_ln125_189 = select i1 %and_ln125_330, i1 %and_ln125_331, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5539 'select' 'select_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_332 = and i1 %and_ln125_330, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5540 'and' 'and_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_189 = xor i1 %select_ln125_188, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5541 'xor' 'xor_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%or_ln125_142 = or i1 %tmp_784, i1 %xor_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5542 'or' 'or_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_190 = xor i1 %tmp_780, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5543 'xor' 'xor_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5544 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_333 = and i1 %or_ln125_142, i1 %xor_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5544 'and' 'and_ln125_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_334 = and i1 %tmp_784, i1 %select_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5545 'and' 'and_ln125_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%or_ln125_623 = or i1 %and_ln125_332, i1 %and_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5546 'or' 'or_ln125_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%xor_ln125_191 = xor i1 %or_ln125_623, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5547 'xor' 'xor_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_335 = and i1 %tmp_780, i1 %xor_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5548 'and' 'and_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5549 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_143 = or i1 %and_ln125_333, i1 %and_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5549 'or' 'or_ln125_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_86)   --->   "%select_ln125_198 = select i1 %and_ln125_347, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5550 'select' 'select_ln125_198' <Predicate = (or_ln125_149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_86)   --->   "%select_ln125_199 = select i1 %or_ln125_149, i13 %select_ln125_198, i13 %sum_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5551 'select' 'select_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5552 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_86)   --->   "%shl_ln125_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_199, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5552 'bitconcatenate' 'shl_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_86)   --->   "%sext_ln125_37 = sext i22 %shl_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5553 'sext' 'sext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5554 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_86 = add i28 %sext_ln125_37, i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5554 'add' 'add_ln125_86' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_86, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5555 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5556 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%sum_124 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_86, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5556 'partselect' 'sum_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_86, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5557 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_86, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5558 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_86, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5559 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%or_ln125_150 = or i1 %tmp_805, i1 %icmp_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5560 'or' 'or_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%and_ln125_350 = and i1 %or_ln125_150, i1 %tmp_806" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5561 'and' 'and_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%zext_ln125_50 = zext i1 %and_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5562 'zext' 'zext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5563 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_125 = add i13 %sum_124, i13 %zext_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5563 'add' 'sum_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5564 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_125, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5564 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%xor_ln125_200 = xor i1 %tmp_808, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5565 'xor' 'xor_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5566 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_351 = and i1 %tmp_807, i1 %xor_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5566 'and' 'and_ln125_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5567 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_86, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5567 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5568 [1/1] (0.70ns)   --->   "%icmp_ln125_201 = icmp_eq  i5 %tmp_196, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5568 'icmp' 'icmp_ln125_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5569 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_86, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5569 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5570 [1/1] (0.70ns)   --->   "%icmp_ln125_202 = icmp_eq  i6 %tmp_198, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5570 'icmp' 'icmp_ln125_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5571 [1/1] (0.70ns)   --->   "%icmp_ln125_203 = icmp_eq  i6 %tmp_198, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5571 'icmp' 'icmp_ln125_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%select_ln125_200 = select i1 %and_ln125_351, i1 %icmp_ln125_202, i1 %icmp_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5572 'select' 'select_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_86, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5573 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%xor_ln125_818 = xor i1 %tmp_809, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5574 'xor' 'xor_ln125_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%and_ln125_352 = and i1 %icmp_ln125_201, i1 %xor_ln125_818" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5575 'and' 'and_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%select_ln125_201 = select i1 %and_ln125_351, i1 %and_ln125_352, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5576 'select' 'select_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_353 = and i1 %and_ln125_351, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5577 'and' 'and_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_201 = xor i1 %select_ln125_200, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5578 'xor' 'xor_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%or_ln125_151 = or i1 %tmp_808, i1 %xor_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5579 'or' 'or_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_202 = xor i1 %tmp_804, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5580 'xor' 'xor_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_354 = and i1 %or_ln125_151, i1 %xor_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5581 'and' 'and_ln125_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5582 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_355 = and i1 %tmp_808, i1 %select_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5582 'and' 'and_ln125_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%or_ln125_626 = or i1 %and_ln125_353, i1 %and_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5583 'or' 'or_ln125_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%xor_ln125_203 = xor i1 %or_ln125_626, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5584 'xor' 'xor_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_356 = and i1 %tmp_804, i1 %xor_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5585 'and' 'and_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5586 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_152 = or i1 %and_ln125_354, i1 %and_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5586 'or' 'or_ln125_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%select_ln125_202 = select i1 %and_ln125_354, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5587 'select' 'select_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%select_ln125_203 = select i1 %or_ln125_152, i13 %select_ln125_202, i13 %sum_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5588 'select' 'select_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5589 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%shl_ln125_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_203, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5589 'bitconcatenate' 'shl_ln125_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5590 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_88)   --->   "%sext_ln125_38 = sext i22 %shl_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5590 'sext' 'sext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5591 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_88 = add i28 %sext_ln125_38, i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5591 'add' 'add_ln125_88' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5592 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5592 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%sum_126 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_88, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5593 'partselect' 'sum_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5594 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5594 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5595 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5595 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5596 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%or_ln125_153 = or i1 %tmp_811, i1 %icmp_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5597 'or' 'or_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%and_ln125_357 = and i1 %or_ln125_153, i1 %tmp_812" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5598 'and' 'and_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%zext_ln125_51 = zext i1 %and_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5599 'zext' 'zext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5600 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_127 = add i13 %sum_126, i13 %zext_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5600 'add' 'sum_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5601 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_127, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5601 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%xor_ln125_204 = xor i1 %tmp_814, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5602 'xor' 'xor_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_358 = and i1 %tmp_813, i1 %xor_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5603 'and' 'and_ln125_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5604 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_88, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5604 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5605 [1/1] (0.70ns)   --->   "%icmp_ln125_205 = icmp_eq  i5 %tmp_199, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5605 'icmp' 'icmp_ln125_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5606 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_88, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5606 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5607 [1/1] (0.70ns)   --->   "%icmp_ln125_206 = icmp_eq  i6 %tmp_201, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5607 'icmp' 'icmp_ln125_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5608 [1/1] (0.70ns)   --->   "%icmp_ln125_207 = icmp_eq  i6 %tmp_201, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5608 'icmp' 'icmp_ln125_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%select_ln125_204 = select i1 %and_ln125_358, i1 %icmp_ln125_206, i1 %icmp_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5609 'select' 'select_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_88, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5610 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%xor_ln125_819 = xor i1 %tmp_815, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5611 'xor' 'xor_ln125_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%and_ln125_359 = and i1 %icmp_ln125_205, i1 %xor_ln125_819" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5612 'and' 'and_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%select_ln125_205 = select i1 %and_ln125_358, i1 %and_ln125_359, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5613 'select' 'select_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_360 = and i1 %and_ln125_358, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5614 'and' 'and_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_205 = xor i1 %select_ln125_204, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5615 'xor' 'xor_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%or_ln125_154 = or i1 %tmp_814, i1 %xor_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5616 'or' 'or_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_206 = xor i1 %tmp_810, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5617 'xor' 'xor_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5618 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_361 = and i1 %or_ln125_154, i1 %xor_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5618 'and' 'and_ln125_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_362 = and i1 %tmp_814, i1 %select_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5619 'and' 'and_ln125_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%or_ln125_627 = or i1 %and_ln125_360, i1 %and_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5620 'or' 'or_ln125_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%xor_ln125_207 = xor i1 %or_ln125_627, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5621 'xor' 'xor_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_363 = and i1 %tmp_810, i1 %xor_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5622 'and' 'and_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_155 = or i1 %and_ln125_361, i1 %and_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5623 'or' 'or_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_93)   --->   "%select_ln125_214 = select i1 %and_ln125_375, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5624 'select' 'select_ln125_214' <Predicate = (or_ln125_161)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_93)   --->   "%select_ln125_215 = select i1 %or_ln125_161, i13 %select_ln125_214, i13 %sum_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5625 'select' 'select_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_93)   --->   "%shl_ln125_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_215, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5626 'bitconcatenate' 'shl_ln125_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_93)   --->   "%sext_ln125_40 = sext i22 %shl_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5627 'sext' 'sext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5628 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_93 = add i28 %sext_ln125_40, i28 %mul_ln126_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5628 'add' 'add_ln125_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5629 [1/1] (0.00ns)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_93, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5629 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%sum_134 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_93, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5630 'partselect' 'sum_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_93, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5631 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_93, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5632 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_93, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5633 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%or_ln125_162 = or i1 %tmp_835, i1 %icmp_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5634 'or' 'or_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%and_ln125_378 = and i1 %or_ln125_162, i1 %tmp_836" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5635 'and' 'and_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5636 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%zext_ln125_54 = zext i1 %and_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5636 'zext' 'zext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5637 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_135 = add i13 %sum_134, i13 %zext_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5637 'add' 'sum_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5638 [1/1] (0.00ns)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_135, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5638 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%xor_ln125_216 = xor i1 %tmp_838, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5639 'xor' 'xor_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5640 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_379 = and i1 %tmp_837, i1 %xor_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5640 'and' 'and_ln125_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5641 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_93, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5641 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5642 [1/1] (0.70ns)   --->   "%icmp_ln125_217 = icmp_eq  i5 %tmp_212, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5642 'icmp' 'icmp_ln125_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5643 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_93, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5643 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5644 [1/1] (0.70ns)   --->   "%icmp_ln125_218 = icmp_eq  i6 %tmp_214, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5644 'icmp' 'icmp_ln125_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5645 [1/1] (0.70ns)   --->   "%icmp_ln125_219 = icmp_eq  i6 %tmp_214, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5645 'icmp' 'icmp_ln125_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%select_ln125_216 = select i1 %and_ln125_379, i1 %icmp_ln125_218, i1 %icmp_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5646 'select' 'select_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_93, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5647 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%xor_ln125_822 = xor i1 %tmp_839, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5648 'xor' 'xor_ln125_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%and_ln125_380 = and i1 %icmp_ln125_217, i1 %xor_ln125_822" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5649 'and' 'and_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%select_ln125_217 = select i1 %and_ln125_379, i1 %and_ln125_380, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5650 'select' 'select_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5651 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_381 = and i1 %and_ln125_379, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5651 'and' 'and_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_217 = xor i1 %select_ln125_216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5652 'xor' 'xor_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%or_ln125_163 = or i1 %tmp_838, i1 %xor_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5653 'or' 'or_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_218 = xor i1 %tmp_834, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5654 'xor' 'xor_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_382 = and i1 %or_ln125_163, i1 %xor_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5655 'and' 'and_ln125_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5656 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_383 = and i1 %tmp_838, i1 %select_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5656 'and' 'and_ln125_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5657 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%or_ln125_630 = or i1 %and_ln125_381, i1 %and_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5657 'or' 'or_ln125_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%xor_ln125_219 = xor i1 %or_ln125_630, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5658 'xor' 'xor_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_384 = and i1 %tmp_834, i1 %xor_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5659 'and' 'and_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5660 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_164 = or i1 %and_ln125_382, i1 %and_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5660 'or' 'or_ln125_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_95)   --->   "%select_ln125_218 = select i1 %and_ln125_382, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5661 'select' 'select_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_95)   --->   "%select_ln125_219 = select i1 %or_ln125_164, i13 %select_ln125_218, i13 %sum_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5662 'select' 'select_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_95)   --->   "%shl_ln125_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_219, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5663 'bitconcatenate' 'shl_ln125_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_95)   --->   "%sext_ln125_41 = sext i22 %shl_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5664 'sext' 'sext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5665 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_95 = add i28 %sext_ln125_41, i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5665 'add' 'add_ln125_95' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5666 [1/1] (0.00ns)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_95, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5666 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%sum_136 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_95, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5667 'partselect' 'sum_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_95, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5668 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_95, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5669 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_95, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5670 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%or_ln125_165 = or i1 %tmp_841, i1 %icmp_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5671 'or' 'or_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%and_ln125_385 = and i1 %or_ln125_165, i1 %tmp_842" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5672 'and' 'and_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%zext_ln125_55 = zext i1 %and_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5673 'zext' 'zext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5674 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_137 = add i13 %sum_136, i13 %zext_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5674 'add' 'sum_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5675 [1/1] (0.00ns)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_137, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5675 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%xor_ln125_220 = xor i1 %tmp_844, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5676 'xor' 'xor_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_386 = and i1 %tmp_843, i1 %xor_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5677 'and' 'and_ln125_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5678 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_95, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5678 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5679 [1/1] (0.70ns)   --->   "%icmp_ln125_221 = icmp_eq  i5 %tmp_215, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5679 'icmp' 'icmp_ln125_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5680 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_95, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5680 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5681 [1/1] (0.70ns)   --->   "%icmp_ln125_222 = icmp_eq  i6 %tmp_217, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5681 'icmp' 'icmp_ln125_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5682 [1/1] (0.70ns)   --->   "%icmp_ln125_223 = icmp_eq  i6 %tmp_217, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5682 'icmp' 'icmp_ln125_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%select_ln125_220 = select i1 %and_ln125_386, i1 %icmp_ln125_222, i1 %icmp_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5683 'select' 'select_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_95, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5684 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%xor_ln125_823 = xor i1 %tmp_845, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5685 'xor' 'xor_ln125_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%and_ln125_387 = and i1 %icmp_ln125_221, i1 %xor_ln125_823" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5686 'and' 'and_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%select_ln125_221 = select i1 %and_ln125_386, i1 %and_ln125_387, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5687 'select' 'select_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_388 = and i1 %and_ln125_386, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5688 'and' 'and_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5689 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_221 = xor i1 %select_ln125_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5689 'xor' 'xor_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5690 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%or_ln125_166 = or i1 %tmp_844, i1 %xor_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5690 'or' 'or_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5691 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_222 = xor i1 %tmp_840, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5691 'xor' 'xor_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5692 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_389 = and i1 %or_ln125_166, i1 %xor_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5692 'and' 'and_ln125_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5693 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_390 = and i1 %tmp_844, i1 %select_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5693 'and' 'and_ln125_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%or_ln125_631 = or i1 %and_ln125_388, i1 %and_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5694 'or' 'or_ln125_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%xor_ln125_223 = xor i1 %or_ln125_631, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5695 'xor' 'xor_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_391 = and i1 %tmp_840, i1 %xor_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5696 'and' 'and_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5697 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_167 = or i1 %and_ln125_389, i1 %and_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5697 'or' 'or_ln125_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%select_ln125_230 = select i1 %and_ln125_403, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5698 'select' 'select_ln125_230' <Predicate = (or_ln125_173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%select_ln125_231 = select i1 %or_ln125_173, i13 %select_ln125_230, i13 %sum_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5699 'select' 'select_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5700 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%shl_ln125_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_231, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5700 'bitconcatenate' 'shl_ln125_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%sext_ln125_43 = sext i22 %shl_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5701 'sext' 'sext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5702 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_100 = add i28 %sext_ln125_43, i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5702 'add' 'add_ln125_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5703 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5703 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%sum_144 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_100, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5704 'partselect' 'sum_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5705 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5706 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5707 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%or_ln125_174 = or i1 %tmp_865, i1 %icmp_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5708 'or' 'or_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%and_ln125_406 = and i1 %or_ln125_174, i1 %tmp_866" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5709 'and' 'and_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node sum_145)   --->   "%zext_ln125_58 = zext i1 %and_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5710 'zext' 'zext_ln125_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5711 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_145 = add i13 %sum_144, i13 %zext_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5711 'add' 'sum_145' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5712 [1/1] (0.00ns)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_145, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5712 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%xor_ln125_232 = xor i1 %tmp_868, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5713 'xor' 'xor_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5714 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_407 = and i1 %tmp_867, i1 %xor_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5714 'and' 'and_ln125_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5715 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_100, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5715 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5716 [1/1] (0.70ns)   --->   "%icmp_ln125_233 = icmp_eq  i5 %tmp_228, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5716 'icmp' 'icmp_ln125_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5717 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_100, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5717 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5718 [1/1] (0.70ns)   --->   "%icmp_ln125_234 = icmp_eq  i6 %tmp_230, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5718 'icmp' 'icmp_ln125_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5719 [1/1] (0.70ns)   --->   "%icmp_ln125_235 = icmp_eq  i6 %tmp_230, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5719 'icmp' 'icmp_ln125_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%select_ln125_232 = select i1 %and_ln125_407, i1 %icmp_ln125_234, i1 %icmp_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5720 'select' 'select_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5721 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%xor_ln125_826 = xor i1 %tmp_869, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5722 'xor' 'xor_ln125_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%and_ln125_408 = and i1 %icmp_ln125_233, i1 %xor_ln125_826" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5723 'and' 'and_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%select_ln125_233 = select i1 %and_ln125_407, i1 %and_ln125_408, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5724 'select' 'select_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_409 = and i1 %and_ln125_407, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5725 'and' 'and_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_233 = xor i1 %select_ln125_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5726 'xor' 'xor_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5727 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%or_ln125_175 = or i1 %tmp_868, i1 %xor_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5727 'or' 'or_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_234 = xor i1 %tmp_864, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5728 'xor' 'xor_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_410 = and i1 %or_ln125_175, i1 %xor_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5729 'and' 'and_ln125_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5730 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_411 = and i1 %tmp_868, i1 %select_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5730 'and' 'and_ln125_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%or_ln125_634 = or i1 %and_ln125_409, i1 %and_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5731 'or' 'or_ln125_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%xor_ln125_235 = xor i1 %or_ln125_634, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5732 'xor' 'xor_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_412 = and i1 %tmp_864, i1 %xor_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5733 'and' 'and_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5734 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_176 = or i1 %and_ln125_410, i1 %and_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5734 'or' 'or_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%select_ln125_234 = select i1 %and_ln125_410, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5735 'select' 'select_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%select_ln125_235 = select i1 %or_ln125_176, i13 %select_ln125_234, i13 %sum_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5736 'select' 'select_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%shl_ln125_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_235, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5737 'bitconcatenate' 'shl_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%sext_ln125_44 = sext i22 %shl_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5738 'sext' 'sext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5739 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_102 = add i28 %sext_ln125_44, i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5739 'add' 'add_ln125_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5740 [1/1] (0.00ns)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5740 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%sum_146 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_102, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5741 'partselect' 'sum_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5742 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5743 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5744 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%or_ln125_177 = or i1 %tmp_871, i1 %icmp_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5745 'or' 'or_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%and_ln125_413 = and i1 %or_ln125_177, i1 %tmp_872" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5746 'and' 'and_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node sum_147)   --->   "%zext_ln125_59 = zext i1 %and_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5747 'zext' 'zext_ln125_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5748 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_147 = add i13 %sum_146, i13 %zext_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5748 'add' 'sum_147' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5749 [1/1] (0.00ns)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_147, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5749 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%xor_ln125_236 = xor i1 %tmp_874, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5750 'xor' 'xor_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5751 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_414 = and i1 %tmp_873, i1 %xor_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5751 'and' 'and_ln125_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5752 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_102, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5752 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5753 [1/1] (0.70ns)   --->   "%icmp_ln125_237 = icmp_eq  i5 %tmp_231, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5753 'icmp' 'icmp_ln125_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5754 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_102, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5754 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5755 [1/1] (0.70ns)   --->   "%icmp_ln125_238 = icmp_eq  i6 %tmp_233, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5755 'icmp' 'icmp_ln125_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5756 [1/1] (0.70ns)   --->   "%icmp_ln125_239 = icmp_eq  i6 %tmp_233, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5756 'icmp' 'icmp_ln125_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%select_ln125_236 = select i1 %and_ln125_414, i1 %icmp_ln125_238, i1 %icmp_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5757 'select' 'select_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5758 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%xor_ln125_827 = xor i1 %tmp_875, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5759 'xor' 'xor_ln125_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5760 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%and_ln125_415 = and i1 %icmp_ln125_237, i1 %xor_ln125_827" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5760 'and' 'and_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%select_ln125_237 = select i1 %and_ln125_414, i1 %and_ln125_415, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5761 'select' 'select_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_416 = and i1 %and_ln125_414, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5762 'and' 'and_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_237 = xor i1 %select_ln125_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5763 'xor' 'xor_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%or_ln125_178 = or i1 %tmp_874, i1 %xor_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5764 'or' 'or_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_238 = xor i1 %tmp_870, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5765 'xor' 'xor_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5766 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_417 = and i1 %or_ln125_178, i1 %xor_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5766 'and' 'and_ln125_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_418 = and i1 %tmp_874, i1 %select_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5767 'and' 'and_ln125_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%or_ln125_635 = or i1 %and_ln125_416, i1 %and_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5768 'or' 'or_ln125_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%xor_ln125_239 = xor i1 %or_ln125_635, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5769 'xor' 'xor_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_419 = and i1 %tmp_870, i1 %xor_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5770 'and' 'and_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5771 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_179 = or i1 %and_ln125_417, i1 %and_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5771 'or' 'or_ln125_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_246 = select i1 %and_ln125_431, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5772 'select' 'select_ln125_246' <Predicate = (or_ln125_185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_247 = select i1 %or_ln125_185, i13 %select_ln125_246, i13 %sum_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5773 'select' 'select_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%shl_ln125_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_247, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5774 'bitconcatenate' 'shl_ln125_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%sext_ln125_46 = sext i22 %shl_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5775 'sext' 'sext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5776 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_107 = add i28 %sext_ln125_46, i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5776 'add' 'add_ln125_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5777 [1/1] (0.00ns)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5777 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%sum_154 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_107, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5778 'partselect' 'sum_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5779 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5780 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5781 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%or_ln125_186 = or i1 %tmp_895, i1 %icmp_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5782 'or' 'or_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%and_ln125_434 = and i1 %or_ln125_186, i1 %tmp_896" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5783 'and' 'and_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node sum_155)   --->   "%zext_ln125_62 = zext i1 %and_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5784 'zext' 'zext_ln125_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5785 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_155 = add i13 %sum_154, i13 %zext_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5785 'add' 'sum_155' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5786 [1/1] (0.00ns)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_155, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5786 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%xor_ln125_248 = xor i1 %tmp_898, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5787 'xor' 'xor_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5788 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_435 = and i1 %tmp_897, i1 %xor_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5788 'and' 'and_ln125_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5789 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_107, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5789 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5790 [1/1] (0.70ns)   --->   "%icmp_ln125_249 = icmp_eq  i5 %tmp_244, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5790 'icmp' 'icmp_ln125_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5791 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_107, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5791 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5792 [1/1] (0.70ns)   --->   "%icmp_ln125_250 = icmp_eq  i6 %tmp_246, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5792 'icmp' 'icmp_ln125_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5793 [1/1] (0.70ns)   --->   "%icmp_ln125_251 = icmp_eq  i6 %tmp_246, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5793 'icmp' 'icmp_ln125_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%select_ln125_248 = select i1 %and_ln125_435, i1 %icmp_ln125_250, i1 %icmp_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5794 'select' 'select_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5795 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%xor_ln125_830 = xor i1 %tmp_899, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5796 'xor' 'xor_ln125_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%and_ln125_436 = and i1 %icmp_ln125_249, i1 %xor_ln125_830" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5797 'and' 'and_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%select_ln125_249 = select i1 %and_ln125_435, i1 %and_ln125_436, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5798 'select' 'select_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_437 = and i1 %and_ln125_435, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5799 'and' 'and_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_249 = xor i1 %select_ln125_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5800 'xor' 'xor_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%or_ln125_187 = or i1 %tmp_898, i1 %xor_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5801 'or' 'or_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_250 = xor i1 %tmp_894, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5802 'xor' 'xor_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5803 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_438 = and i1 %or_ln125_187, i1 %xor_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5803 'and' 'and_ln125_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5804 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_439 = and i1 %tmp_898, i1 %select_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5804 'and' 'and_ln125_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%or_ln125_638 = or i1 %and_ln125_437, i1 %and_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5805 'or' 'or_ln125_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%xor_ln125_251 = xor i1 %or_ln125_638, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5806 'xor' 'xor_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_440 = and i1 %tmp_894, i1 %xor_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5807 'and' 'and_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5808 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_188 = or i1 %and_ln125_438, i1 %and_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5808 'or' 'or_ln125_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%select_ln125_250 = select i1 %and_ln125_438, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5809 'select' 'select_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%select_ln125_251 = select i1 %or_ln125_188, i13 %select_ln125_250, i13 %sum_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5810 'select' 'select_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%shl_ln125_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_251, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5811 'bitconcatenate' 'shl_ln125_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%sext_ln125_47 = sext i22 %shl_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5812 'sext' 'sext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5813 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_109 = add i28 %sext_ln125_47, i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5813 'add' 'add_ln125_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5814 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%sum_156 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_109, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5815 'partselect' 'sum_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5816 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5817 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5818 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%or_ln125_189 = or i1 %tmp_901, i1 %icmp_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5819 'or' 'or_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%and_ln125_441 = and i1 %or_ln125_189, i1 %tmp_902" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5820 'and' 'and_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node sum_157)   --->   "%zext_ln125_63 = zext i1 %and_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5821 'zext' 'zext_ln125_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5822 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_157 = add i13 %sum_156, i13 %zext_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5822 'add' 'sum_157' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_157, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5823 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5824 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%xor_ln125_252 = xor i1 %tmp_904, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5824 'xor' 'xor_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_442 = and i1 %tmp_903, i1 %xor_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5825 'and' 'and_ln125_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5826 [1/1] (0.00ns)   --->   "%tmp_247 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_109, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5826 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5827 [1/1] (0.70ns)   --->   "%icmp_ln125_253 = icmp_eq  i5 %tmp_247, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5827 'icmp' 'icmp_ln125_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5828 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_109, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5828 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5829 [1/1] (0.70ns)   --->   "%icmp_ln125_254 = icmp_eq  i6 %tmp_249, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5829 'icmp' 'icmp_ln125_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5830 [1/1] (0.70ns)   --->   "%icmp_ln125_255 = icmp_eq  i6 %tmp_249, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5830 'icmp' 'icmp_ln125_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%select_ln125_252 = select i1 %and_ln125_442, i1 %icmp_ln125_254, i1 %icmp_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5831 'select' 'select_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5832 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%xor_ln125_831 = xor i1 %tmp_905, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5833 'xor' 'xor_ln125_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%and_ln125_443 = and i1 %icmp_ln125_253, i1 %xor_ln125_831" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5834 'and' 'and_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%select_ln125_253 = select i1 %and_ln125_442, i1 %and_ln125_443, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5835 'select' 'select_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_444 = and i1 %and_ln125_442, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5836 'and' 'and_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_253 = xor i1 %select_ln125_252, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5837 'xor' 'xor_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%or_ln125_190 = or i1 %tmp_904, i1 %xor_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5838 'or' 'or_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_254 = xor i1 %tmp_900, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5839 'xor' 'xor_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_445 = and i1 %or_ln125_190, i1 %xor_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5840 'and' 'and_ln125_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5841 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_446 = and i1 %tmp_904, i1 %select_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5841 'and' 'and_ln125_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%or_ln125_639 = or i1 %and_ln125_444, i1 %and_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5842 'or' 'or_ln125_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%xor_ln125_255 = xor i1 %or_ln125_639, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5843 'xor' 'xor_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_447 = and i1 %tmp_900, i1 %xor_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5844 'and' 'and_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5845 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_191 = or i1 %and_ln125_445, i1 %and_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5845 'or' 'or_ln125_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%select_ln125_262 = select i1 %and_ln125_459, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5846 'select' 'select_ln125_262' <Predicate = (or_ln125_197)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%select_ln125_263 = select i1 %or_ln125_197, i13 %select_ln125_262, i13 %sum_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5847 'select' 'select_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%shl_ln125_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_263, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5848 'bitconcatenate' 'shl_ln125_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_114)   --->   "%sext_ln125_49 = sext i22 %shl_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5849 'sext' 'sext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5850 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_114 = add i28 %sext_ln125_49, i28 %mul_ln126_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5850 'add' 'add_ln125_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5851 [1/1] (0.00ns)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5851 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%sum_164 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_114, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5852 'partselect' 'sum_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5853 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5854 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_463)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5855 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%or_ln125_198 = or i1 %tmp_925, i1 %icmp_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5856 'or' 'or_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%and_ln125_462 = and i1 %or_ln125_198, i1 %tmp_926" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5857 'and' 'and_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node sum_165)   --->   "%zext_ln125_66 = zext i1 %and_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5858 'zext' 'zext_ln125_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5859 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_165 = add i13 %sum_164, i13 %zext_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5859 'add' 'sum_165' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5860 [1/1] (0.00ns)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_165, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5860 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_463)   --->   "%xor_ln125_264 = xor i1 %tmp_928, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5861 'xor' 'xor_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5862 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_463 = and i1 %tmp_927, i1 %xor_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5862 'and' 'and_ln125_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5863 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_114, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5863 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5864 [1/1] (0.70ns)   --->   "%icmp_ln125_265 = icmp_eq  i5 %tmp_260, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5864 'icmp' 'icmp_ln125_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5865 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_114, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5865 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5866 [1/1] (0.70ns)   --->   "%icmp_ln125_266 = icmp_eq  i6 %tmp_262, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5866 'icmp' 'icmp_ln125_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5867 [1/1] (0.70ns)   --->   "%icmp_ln125_267 = icmp_eq  i6 %tmp_262, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5867 'icmp' 'icmp_ln125_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%select_ln125_264 = select i1 %and_ln125_463, i1 %icmp_ln125_266, i1 %icmp_ln125_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5868 'select' 'select_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_114, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5869 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%xor_ln125_834 = xor i1 %tmp_929, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5870 'xor' 'xor_ln125_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%and_ln125_464 = and i1 %icmp_ln125_265, i1 %xor_ln125_834" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5871 'and' 'and_ln125_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_467)   --->   "%select_ln125_265 = select i1 %and_ln125_463, i1 %and_ln125_464, i1 %icmp_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5872 'select' 'select_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%and_ln125_465 = and i1 %and_ln125_463, i1 %icmp_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5873 'and' 'and_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%xor_ln125_265 = xor i1 %select_ln125_264, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5874 'xor' 'xor_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%or_ln125_199 = or i1 %tmp_928, i1 %xor_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5875 'or' 'or_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_466)   --->   "%xor_ln125_266 = xor i1 %tmp_924, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5876 'xor' 'xor_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5877 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_466 = and i1 %or_ln125_199, i1 %xor_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5877 'and' 'and_ln125_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_467 = and i1 %tmp_928, i1 %select_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5878 'and' 'and_ln125_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%or_ln125_642 = or i1 %and_ln125_465, i1 %and_ln125_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5879 'or' 'or_ln125_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%xor_ln125_267 = xor i1 %or_ln125_642, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5880 'xor' 'xor_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_200)   --->   "%and_ln125_468 = and i1 %tmp_924, i1 %xor_ln125_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5881 'and' 'and_ln125_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5882 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_200 = or i1 %and_ln125_466, i1 %and_ln125_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5882 'or' 'or_ln125_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%select_ln125_266 = select i1 %and_ln125_466, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5883 'select' 'select_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%select_ln125_267 = select i1 %or_ln125_200, i13 %select_ln125_266, i13 %sum_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5884 'select' 'select_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%shl_ln125_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_267, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5885 'bitconcatenate' 'shl_ln125_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_116)   --->   "%sext_ln125_50 = sext i22 %shl_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5886 'sext' 'sext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5887 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_116 = add i28 %sext_ln125_50, i28 %mul_ln126_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5887 'add' 'add_ln125_116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5888 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%sum_166 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_116, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5889 'partselect' 'sum_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5890 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5891 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_470)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5892 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%or_ln125_201 = or i1 %tmp_931, i1 %icmp_ln125_268" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5893 'or' 'or_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%and_ln125_469 = and i1 %or_ln125_201, i1 %tmp_932" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5894 'and' 'and_ln125_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node sum_167)   --->   "%zext_ln125_67 = zext i1 %and_ln125_469" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5895 'zext' 'zext_ln125_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5896 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_167 = add i13 %sum_166, i13 %zext_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5896 'add' 'sum_167' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5897 [1/1] (0.00ns)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_167, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5897 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_470)   --->   "%xor_ln125_268 = xor i1 %tmp_934, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5898 'xor' 'xor_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5899 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_470 = and i1 %tmp_933, i1 %xor_ln125_268" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5899 'and' 'and_ln125_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5900 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_116, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5900 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5901 [1/1] (0.70ns)   --->   "%icmp_ln125_269 = icmp_eq  i5 %tmp_263, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5901 'icmp' 'icmp_ln125_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5902 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_116, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5902 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5903 [1/1] (0.70ns)   --->   "%icmp_ln125_270 = icmp_eq  i6 %tmp_265, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5903 'icmp' 'icmp_ln125_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5904 [1/1] (0.70ns)   --->   "%icmp_ln125_271 = icmp_eq  i6 %tmp_265, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5904 'icmp' 'icmp_ln125_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%select_ln125_268 = select i1 %and_ln125_470, i1 %icmp_ln125_270, i1 %icmp_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5905 'select' 'select_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_116, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5906 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%xor_ln125_835 = xor i1 %tmp_935, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5907 'xor' 'xor_ln125_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%and_ln125_471 = and i1 %icmp_ln125_269, i1 %xor_ln125_835" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5908 'and' 'and_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_474)   --->   "%select_ln125_269 = select i1 %and_ln125_470, i1 %and_ln125_471, i1 %icmp_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5909 'select' 'select_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%and_ln125_472 = and i1 %and_ln125_470, i1 %icmp_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5910 'and' 'and_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%xor_ln125_269 = xor i1 %select_ln125_268, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5911 'xor' 'xor_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%or_ln125_202 = or i1 %tmp_934, i1 %xor_ln125_269" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5912 'or' 'or_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_473)   --->   "%xor_ln125_270 = xor i1 %tmp_930, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5913 'xor' 'xor_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5914 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_473 = and i1 %or_ln125_202, i1 %xor_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5914 'and' 'and_ln125_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5915 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_474 = and i1 %tmp_934, i1 %select_ln125_269" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5915 'and' 'and_ln125_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%or_ln125_643 = or i1 %and_ln125_472, i1 %and_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5916 'or' 'or_ln125_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%xor_ln125_271 = xor i1 %or_ln125_643, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5917 'xor' 'xor_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_203)   --->   "%and_ln125_475 = and i1 %tmp_930, i1 %xor_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5918 'and' 'and_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5919 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_203 = or i1 %and_ln125_473, i1 %and_ln125_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5919 'or' 'or_ln125_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%select_ln125_278 = select i1 %and_ln125_487, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5920 'select' 'select_ln125_278' <Predicate = (or_ln125_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%select_ln125_279 = select i1 %or_ln125_209, i13 %select_ln125_278, i13 %sum_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5921 'select' 'select_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5922 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%shl_ln125_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_279, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5922 'bitconcatenate' 'shl_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_121)   --->   "%sext_ln125_52 = sext i22 %shl_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5923 'sext' 'sext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5924 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_121 = add i28 %sext_ln125_52, i28 %mul_ln126_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5924 'add' 'add_ln125_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5925 [1/1] (0.00ns)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5925 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%sum_174 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_121, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5926 'partselect' 'sum_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5927 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5928 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_491)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5929 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%or_ln125_210 = or i1 %tmp_955, i1 %icmp_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5930 'or' 'or_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%and_ln125_490 = and i1 %or_ln125_210, i1 %tmp_956" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5931 'and' 'and_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node sum_175)   --->   "%zext_ln125_70 = zext i1 %and_ln125_490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5932 'zext' 'zext_ln125_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5933 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_175 = add i13 %sum_174, i13 %zext_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5933 'add' 'sum_175' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5934 [1/1] (0.00ns)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_175, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5934 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_491)   --->   "%xor_ln125_280 = xor i1 %tmp_958, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5935 'xor' 'xor_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5936 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_491 = and i1 %tmp_957, i1 %xor_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5936 'and' 'and_ln125_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5937 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_121, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5937 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5938 [1/1] (0.70ns)   --->   "%icmp_ln125_281 = icmp_eq  i5 %tmp_276, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5938 'icmp' 'icmp_ln125_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5939 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_121, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5939 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5940 [1/1] (0.70ns)   --->   "%icmp_ln125_282 = icmp_eq  i6 %tmp_278, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5940 'icmp' 'icmp_ln125_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5941 [1/1] (0.70ns)   --->   "%icmp_ln125_283 = icmp_eq  i6 %tmp_278, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5941 'icmp' 'icmp_ln125_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%select_ln125_280 = select i1 %and_ln125_491, i1 %icmp_ln125_282, i1 %icmp_ln125_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5942 'select' 'select_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_121, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5943 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%xor_ln125_838 = xor i1 %tmp_959, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5944 'xor' 'xor_ln125_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%and_ln125_492 = and i1 %icmp_ln125_281, i1 %xor_ln125_838" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5945 'and' 'and_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_495)   --->   "%select_ln125_281 = select i1 %and_ln125_491, i1 %and_ln125_492, i1 %icmp_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5946 'select' 'select_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%and_ln125_493 = and i1 %and_ln125_491, i1 %icmp_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5947 'and' 'and_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%xor_ln125_281 = xor i1 %select_ln125_280, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5948 'xor' 'xor_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%or_ln125_211 = or i1 %tmp_958, i1 %xor_ln125_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5949 'or' 'or_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_494)   --->   "%xor_ln125_282 = xor i1 %tmp_954, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5950 'xor' 'xor_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_494 = and i1 %or_ln125_211, i1 %xor_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5951 'and' 'and_ln125_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5952 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_495 = and i1 %tmp_958, i1 %select_ln125_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5952 'and' 'and_ln125_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%or_ln125_646 = or i1 %and_ln125_493, i1 %and_ln125_495" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5953 'or' 'or_ln125_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%xor_ln125_283 = xor i1 %or_ln125_646, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5954 'xor' 'xor_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_212)   --->   "%and_ln125_496 = and i1 %tmp_954, i1 %xor_ln125_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5955 'and' 'and_ln125_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_212 = or i1 %and_ln125_494, i1 %and_ln125_496" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5956 'or' 'or_ln125_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%select_ln125_282 = select i1 %and_ln125_494, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5957 'select' 'select_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%select_ln125_283 = select i1 %or_ln125_212, i13 %select_ln125_282, i13 %sum_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5958 'select' 'select_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%shl_ln125_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_283, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5959 'bitconcatenate' 'shl_ln125_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_123)   --->   "%sext_ln125_53 = sext i22 %shl_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5960 'sext' 'sext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5961 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_123 = add i28 %sext_ln125_53, i28 %mul_ln126_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5961 'add' 'add_ln125_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5962 [1/1] (0.00ns)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5962 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%sum_176 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_123, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5963 'partselect' 'sum_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 5964 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5965 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5966 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_498)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5966 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%or_ln125_213 = or i1 %tmp_961, i1 %icmp_ln125_284" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5967 'or' 'or_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%and_ln125_497 = and i1 %or_ln125_213, i1 %tmp_962" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5968 'and' 'and_ln125_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node sum_177)   --->   "%zext_ln125_71 = zext i1 %and_ln125_497" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5969 'zext' 'zext_ln125_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5970 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_177 = add i13 %sum_176, i13 %zext_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5970 'add' 'sum_177' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5971 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_177, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5971 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_498)   --->   "%xor_ln125_284 = xor i1 %tmp_964, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5972 'xor' 'xor_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5973 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_498 = and i1 %tmp_963, i1 %xor_ln125_284" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5973 'and' 'and_ln125_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5974 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_123, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5974 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5975 [1/1] (0.70ns)   --->   "%icmp_ln125_285 = icmp_eq  i5 %tmp_279, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5975 'icmp' 'icmp_ln125_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5976 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_123, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5976 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5977 [1/1] (0.70ns)   --->   "%icmp_ln125_286 = icmp_eq  i6 %tmp_281, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5977 'icmp' 'icmp_ln125_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5978 [1/1] (0.70ns)   --->   "%icmp_ln125_287 = icmp_eq  i6 %tmp_281, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5978 'icmp' 'icmp_ln125_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%select_ln125_284 = select i1 %and_ln125_498, i1 %icmp_ln125_286, i1 %icmp_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5979 'select' 'select_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_123, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5980 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%xor_ln125_839 = xor i1 %tmp_965, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5981 'xor' 'xor_ln125_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%and_ln125_499 = and i1 %icmp_ln125_285, i1 %xor_ln125_839" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5982 'and' 'and_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5983 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_502)   --->   "%select_ln125_285 = select i1 %and_ln125_498, i1 %and_ln125_499, i1 %icmp_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5983 'select' 'select_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%and_ln125_500 = and i1 %and_ln125_498, i1 %icmp_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5984 'and' 'and_ln125_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%xor_ln125_285 = xor i1 %select_ln125_284, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5985 'xor' 'xor_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%or_ln125_214 = or i1 %tmp_964, i1 %xor_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5986 'or' 'or_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_501)   --->   "%xor_ln125_286 = xor i1 %tmp_960, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5987 'xor' 'xor_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5988 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_501 = and i1 %or_ln125_214, i1 %xor_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5988 'and' 'and_ln125_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_502 = and i1 %tmp_964, i1 %select_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5989 'and' 'and_ln125_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%or_ln125_647 = or i1 %and_ln125_500, i1 %and_ln125_502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5990 'or' 'or_ln125_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%xor_ln125_287 = xor i1 %or_ln125_647, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5991 'xor' 'xor_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_215)   --->   "%and_ln125_503 = and i1 %tmp_960, i1 %xor_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5992 'and' 'and_ln125_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_215 = or i1 %and_ln125_501, i1 %and_ln125_503" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5993 'or' 'or_ln125_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_128)   --->   "%select_ln125_294 = select i1 %and_ln125_515, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5994 'select' 'select_ln125_294' <Predicate = (or_ln125_221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_128)   --->   "%select_ln125_295 = select i1 %or_ln125_221, i13 %select_ln125_294, i13 %sum_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5995 'select' 'select_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5996 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_128)   --->   "%shl_ln125_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_295, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5996 'bitconcatenate' 'shl_ln125_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_128)   --->   "%sext_ln125_55 = sext i22 %shl_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5997 'sext' 'sext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5998 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_128 = add i28 %sext_ln125_55, i28 %mul_ln126_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5998 'add' 'add_ln125_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5999 [1/1] (0.00ns)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_128, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 5999 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%sum_184 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_128, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6000 'partselect' 'sum_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_128, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6001 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_128, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6002 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_519)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_128, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6003 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%or_ln125_222 = or i1 %tmp_985, i1 %icmp_ln125_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6004 'or' 'or_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%and_ln125_518 = and i1 %or_ln125_222, i1 %tmp_986" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6005 'and' 'and_ln125_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node sum_185)   --->   "%zext_ln125_74 = zext i1 %and_ln125_518" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6006 'zext' 'zext_ln125_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6007 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_185 = add i13 %sum_184, i13 %zext_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6007 'add' 'sum_185' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6008 [1/1] (0.00ns)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_185, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6008 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_519)   --->   "%xor_ln125_296 = xor i1 %tmp_988, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6009 'xor' 'xor_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6010 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_519 = and i1 %tmp_987, i1 %xor_ln125_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6010 'and' 'and_ln125_519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6011 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_128, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6011 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6012 [1/1] (0.70ns)   --->   "%icmp_ln125_297 = icmp_eq  i5 %tmp_292, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6012 'icmp' 'icmp_ln125_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6013 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_128, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6013 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6014 [1/1] (0.70ns)   --->   "%icmp_ln125_298 = icmp_eq  i6 %tmp_294, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6014 'icmp' 'icmp_ln125_298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6015 [1/1] (0.70ns)   --->   "%icmp_ln125_299 = icmp_eq  i6 %tmp_294, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6015 'icmp' 'icmp_ln125_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6016 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%select_ln125_296 = select i1 %and_ln125_519, i1 %icmp_ln125_298, i1 %icmp_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6016 'select' 'select_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_128, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6017 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%xor_ln125_842 = xor i1 %tmp_989, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6018 'xor' 'xor_ln125_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%and_ln125_520 = and i1 %icmp_ln125_297, i1 %xor_ln125_842" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6019 'and' 'and_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_523)   --->   "%select_ln125_297 = select i1 %and_ln125_519, i1 %and_ln125_520, i1 %icmp_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6020 'select' 'select_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%and_ln125_521 = and i1 %and_ln125_519, i1 %icmp_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6021 'and' 'and_ln125_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%xor_ln125_297 = xor i1 %select_ln125_296, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6022 'xor' 'xor_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%or_ln125_223 = or i1 %tmp_988, i1 %xor_ln125_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6023 'or' 'or_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6024 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_522)   --->   "%xor_ln125_298 = xor i1 %tmp_984, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6024 'xor' 'xor_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6025 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_522 = and i1 %or_ln125_223, i1 %xor_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6025 'and' 'and_ln125_522' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6026 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_523 = and i1 %tmp_988, i1 %select_ln125_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6026 'and' 'and_ln125_523' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6027 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%or_ln125_650 = or i1 %and_ln125_521, i1 %and_ln125_523" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6027 'or' 'or_ln125_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%xor_ln125_299 = xor i1 %or_ln125_650, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6028 'xor' 'xor_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_224)   --->   "%and_ln125_524 = and i1 %tmp_984, i1 %xor_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6029 'and' 'and_ln125_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6030 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_224 = or i1 %and_ln125_522, i1 %and_ln125_524" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6030 'or' 'or_ln125_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_130)   --->   "%select_ln125_298 = select i1 %and_ln125_522, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6031 'select' 'select_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_130)   --->   "%select_ln125_299 = select i1 %or_ln125_224, i13 %select_ln125_298, i13 %sum_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6032 'select' 'select_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_130)   --->   "%shl_ln125_55 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_299, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6033 'bitconcatenate' 'shl_ln125_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6034 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_130)   --->   "%sext_ln125_56 = sext i22 %shl_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6034 'sext' 'sext_ln125_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6035 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_130 = add i28 %sext_ln125_56, i28 %mul_ln126_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6035 'add' 'add_ln125_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6036 [1/1] (0.00ns)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_130, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6036 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%sum_186 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_130, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6037 'partselect' 'sum_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_130, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6038 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_130, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6039 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_526)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_130, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6040 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6041 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%or_ln125_225 = or i1 %tmp_991, i1 %icmp_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6041 'or' 'or_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%and_ln125_525 = and i1 %or_ln125_225, i1 %tmp_992" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6042 'and' 'and_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node sum_187)   --->   "%zext_ln125_75 = zext i1 %and_ln125_525" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6043 'zext' 'zext_ln125_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6044 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_187 = add i13 %sum_186, i13 %zext_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6044 'add' 'sum_187' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6045 [1/1] (0.00ns)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_187, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6045 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6046 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_526)   --->   "%xor_ln125_300 = xor i1 %tmp_994, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6046 'xor' 'xor_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6047 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_526 = and i1 %tmp_993, i1 %xor_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6047 'and' 'and_ln125_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6048 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_130, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6048 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6049 [1/1] (0.70ns)   --->   "%icmp_ln125_301 = icmp_eq  i5 %tmp_295, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6049 'icmp' 'icmp_ln125_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6050 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_130, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6050 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6051 [1/1] (0.70ns)   --->   "%icmp_ln125_302 = icmp_eq  i6 %tmp_297, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6051 'icmp' 'icmp_ln125_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6052 [1/1] (0.70ns)   --->   "%icmp_ln125_303 = icmp_eq  i6 %tmp_297, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6052 'icmp' 'icmp_ln125_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%select_ln125_300 = select i1 %and_ln125_526, i1 %icmp_ln125_302, i1 %icmp_ln125_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6053 'select' 'select_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_130, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6054 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%xor_ln125_843 = xor i1 %tmp_995, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6055 'xor' 'xor_ln125_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%and_ln125_527 = and i1 %icmp_ln125_301, i1 %xor_ln125_843" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6056 'and' 'and_ln125_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_530)   --->   "%select_ln125_301 = select i1 %and_ln125_526, i1 %and_ln125_527, i1 %icmp_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6057 'select' 'select_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%and_ln125_528 = and i1 %and_ln125_526, i1 %icmp_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6058 'and' 'and_ln125_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%xor_ln125_301 = xor i1 %select_ln125_300, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6059 'xor' 'xor_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%or_ln125_226 = or i1 %tmp_994, i1 %xor_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6060 'or' 'or_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_529)   --->   "%xor_ln125_302 = xor i1 %tmp_990, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6061 'xor' 'xor_ln125_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6062 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_529 = and i1 %or_ln125_226, i1 %xor_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6062 'and' 'and_ln125_529' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6063 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_530 = and i1 %tmp_994, i1 %select_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6063 'and' 'and_ln125_530' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%or_ln125_651 = or i1 %and_ln125_528, i1 %and_ln125_530" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6064 'or' 'or_ln125_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%xor_ln125_303 = xor i1 %or_ln125_651, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6065 'xor' 'xor_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_227)   --->   "%and_ln125_531 = and i1 %tmp_990, i1 %xor_ln125_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6066 'and' 'and_ln125_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6067 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_227 = or i1 %and_ln125_529, i1 %and_ln125_531" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6067 'or' 'or_ln125_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_135)   --->   "%select_ln125_310 = select i1 %and_ln125_543, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6068 'select' 'select_ln125_310' <Predicate = (or_ln125_233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6069 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_135)   --->   "%select_ln125_311 = select i1 %or_ln125_233, i13 %select_ln125_310, i13 %sum_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6069 'select' 'select_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_135)   --->   "%shl_ln125_57 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_311, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6070 'bitconcatenate' 'shl_ln125_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_135)   --->   "%sext_ln125_58 = sext i22 %shl_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6071 'sext' 'sext_ln125_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6072 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_135 = add i28 %sext_ln125_58, i28 %mul_ln126_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6072 'add' 'add_ln125_135' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6073 [1/1] (0.00ns)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_135, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6073 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6074 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%sum_194 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_135, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6074 'partselect' 'sum_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6075 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_135, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6075 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_135, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6076 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6077 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_547)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_135, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6077 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%or_ln125_234 = or i1 %tmp_1015, i1 %icmp_ln125_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6078 'or' 'or_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%and_ln125_546 = and i1 %or_ln125_234, i1 %tmp_1016" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6079 'and' 'and_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6080 [1/1] (0.00ns) (grouped into LUT with out node sum_195)   --->   "%zext_ln125_78 = zext i1 %and_ln125_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6080 'zext' 'zext_ln125_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6081 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_195 = add i13 %sum_194, i13 %zext_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6081 'add' 'sum_195' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6082 [1/1] (0.00ns)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_195, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6082 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_547)   --->   "%xor_ln125_312 = xor i1 %tmp_1018, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6083 'xor' 'xor_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6084 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_547 = and i1 %tmp_1017, i1 %xor_ln125_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6084 'and' 'and_ln125_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6085 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_135, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6085 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6086 [1/1] (0.70ns)   --->   "%icmp_ln125_313 = icmp_eq  i5 %tmp_308, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6086 'icmp' 'icmp_ln125_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6087 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_135, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6087 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6088 [1/1] (0.70ns)   --->   "%icmp_ln125_314 = icmp_eq  i6 %tmp_310, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6088 'icmp' 'icmp_ln125_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6089 [1/1] (0.70ns)   --->   "%icmp_ln125_315 = icmp_eq  i6 %tmp_310, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6089 'icmp' 'icmp_ln125_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%select_ln125_312 = select i1 %and_ln125_547, i1 %icmp_ln125_314, i1 %icmp_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6090 'select' 'select_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_135, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6091 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%xor_ln125_846 = xor i1 %tmp_1019, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6092 'xor' 'xor_ln125_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6093 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%and_ln125_548 = and i1 %icmp_ln125_313, i1 %xor_ln125_846" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6093 'and' 'and_ln125_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_551)   --->   "%select_ln125_313 = select i1 %and_ln125_547, i1 %and_ln125_548, i1 %icmp_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6094 'select' 'select_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%and_ln125_549 = and i1 %and_ln125_547, i1 %icmp_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6095 'and' 'and_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%xor_ln125_313 = xor i1 %select_ln125_312, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6096 'xor' 'xor_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%or_ln125_235 = or i1 %tmp_1018, i1 %xor_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6097 'or' 'or_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_550)   --->   "%xor_ln125_314 = xor i1 %tmp_1014, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6098 'xor' 'xor_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6099 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_550 = and i1 %or_ln125_235, i1 %xor_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6099 'and' 'and_ln125_550' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_551 = and i1 %tmp_1018, i1 %select_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6100 'and' 'and_ln125_551' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%or_ln125_654 = or i1 %and_ln125_549, i1 %and_ln125_551" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6101 'or' 'or_ln125_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%xor_ln125_315 = xor i1 %or_ln125_654, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6102 'xor' 'xor_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_236)   --->   "%and_ln125_552 = and i1 %tmp_1014, i1 %xor_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6103 'and' 'and_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6104 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_236 = or i1 %and_ln125_550, i1 %and_ln125_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6104 'or' 'or_ln125_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_137)   --->   "%select_ln125_314 = select i1 %and_ln125_550, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6105 'select' 'select_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6106 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_137)   --->   "%select_ln125_315 = select i1 %or_ln125_236, i13 %select_ln125_314, i13 %sum_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6106 'select' 'select_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6107 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_137)   --->   "%shl_ln125_58 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_315, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6107 'bitconcatenate' 'shl_ln125_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_137)   --->   "%sext_ln125_59 = sext i22 %shl_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6108 'sext' 'sext_ln125_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6109 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_137 = add i28 %sext_ln125_59, i28 %mul_ln126_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6109 'add' 'add_ln125_137' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6110 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_137, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6110 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%sum_196 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_137, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6111 'partselect' 'sum_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6112 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_137, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6112 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_137, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6113 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6114 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_554)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_137, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6114 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%or_ln125_237 = or i1 %tmp_1021, i1 %icmp_ln125_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6115 'or' 'or_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%and_ln125_553 = and i1 %or_ln125_237, i1 %tmp_1022" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6116 'and' 'and_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node sum_197)   --->   "%zext_ln125_79 = zext i1 %and_ln125_553" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6117 'zext' 'zext_ln125_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6118 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_197 = add i13 %sum_196, i13 %zext_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6118 'add' 'sum_197' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6119 [1/1] (0.00ns)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_197, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6119 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_554)   --->   "%xor_ln125_316 = xor i1 %tmp_1024, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6120 'xor' 'xor_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_554 = and i1 %tmp_1023, i1 %xor_ln125_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6121 'and' 'and_ln125_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6122 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_137, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6122 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6123 [1/1] (0.70ns)   --->   "%icmp_ln125_317 = icmp_eq  i5 %tmp_311, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6123 'icmp' 'icmp_ln125_317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6124 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_137, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6124 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6125 [1/1] (0.70ns)   --->   "%icmp_ln125_318 = icmp_eq  i6 %tmp_313, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6125 'icmp' 'icmp_ln125_318' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6126 [1/1] (0.70ns)   --->   "%icmp_ln125_319 = icmp_eq  i6 %tmp_313, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6126 'icmp' 'icmp_ln125_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6127 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%select_ln125_316 = select i1 %and_ln125_554, i1 %icmp_ln125_318, i1 %icmp_ln125_319" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6127 'select' 'select_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_137, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6128 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%xor_ln125_847 = xor i1 %tmp_1025, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6129 'xor' 'xor_ln125_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%and_ln125_555 = and i1 %icmp_ln125_317, i1 %xor_ln125_847" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6130 'and' 'and_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_558)   --->   "%select_ln125_317 = select i1 %and_ln125_554, i1 %and_ln125_555, i1 %icmp_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6131 'select' 'select_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%and_ln125_556 = and i1 %and_ln125_554, i1 %icmp_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6132 'and' 'and_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%xor_ln125_317 = xor i1 %select_ln125_316, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6133 'xor' 'xor_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%or_ln125_238 = or i1 %tmp_1024, i1 %xor_ln125_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6134 'or' 'or_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6135 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_557)   --->   "%xor_ln125_318 = xor i1 %tmp_1020, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6135 'xor' 'xor_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6136 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_557 = and i1 %or_ln125_238, i1 %xor_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6136 'and' 'and_ln125_557' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6137 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_558 = and i1 %tmp_1024, i1 %select_ln125_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6137 'and' 'and_ln125_558' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%or_ln125_655 = or i1 %and_ln125_556, i1 %and_ln125_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6138 'or' 'or_ln125_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%xor_ln125_319 = xor i1 %or_ln125_655, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6139 'xor' 'xor_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_239)   --->   "%and_ln125_559 = and i1 %tmp_1020, i1 %xor_ln125_319" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6140 'and' 'and_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6141 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_239 = or i1 %and_ln125_557, i1 %and_ln125_559" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6141 'or' 'or_ln125_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_142)   --->   "%select_ln125_326 = select i1 %and_ln125_571, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6142 'select' 'select_ln125_326' <Predicate = (or_ln125_245)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_142)   --->   "%select_ln125_327 = select i1 %or_ln125_245, i13 %select_ln125_326, i13 %sum_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6143 'select' 'select_ln125_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_142)   --->   "%shl_ln125_60 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_327, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6144 'bitconcatenate' 'shl_ln125_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_142)   --->   "%sext_ln125_61 = sext i22 %shl_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6145 'sext' 'sext_ln125_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6146 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_142 = add i28 %sext_ln125_61, i28 %mul_ln126_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6146 'add' 'add_ln125_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6147 [1/1] (0.00ns)   --->   "%tmp_1044 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_142, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6147 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6148 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%sum_204 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_142, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6148 'partselect' 'sum_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%tmp_1045 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_142, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6149 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%tmp_1046 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_142, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6150 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_575)   --->   "%tmp_1047 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_142, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6151 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%or_ln125_246 = or i1 %tmp_1045, i1 %icmp_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6152 'or' 'or_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%and_ln125_574 = and i1 %or_ln125_246, i1 %tmp_1046" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6153 'and' 'and_ln125_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node sum_205)   --->   "%zext_ln125_82 = zext i1 %and_ln125_574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6154 'zext' 'zext_ln125_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6155 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_205 = add i13 %sum_204, i13 %zext_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6155 'add' 'sum_205' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6156 [1/1] (0.00ns)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_205, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6156 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_575)   --->   "%xor_ln125_328 = xor i1 %tmp_1048, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6157 'xor' 'xor_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_575 = and i1 %tmp_1047, i1 %xor_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6158 'and' 'and_ln125_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6159 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_142, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6159 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6160 [1/1] (0.70ns)   --->   "%icmp_ln125_329 = icmp_eq  i5 %tmp_324, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6160 'icmp' 'icmp_ln125_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6161 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_142, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6161 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6162 [1/1] (0.70ns)   --->   "%icmp_ln125_330 = icmp_eq  i6 %tmp_326, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6162 'icmp' 'icmp_ln125_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6163 [1/1] (0.70ns)   --->   "%icmp_ln125_331 = icmp_eq  i6 %tmp_326, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6163 'icmp' 'icmp_ln125_331' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%select_ln125_328 = select i1 %and_ln125_575, i1 %icmp_ln125_330, i1 %icmp_ln125_331" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6164 'select' 'select_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_142, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6165 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%xor_ln125_850 = xor i1 %tmp_1049, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6166 'xor' 'xor_ln125_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%and_ln125_576 = and i1 %icmp_ln125_329, i1 %xor_ln125_850" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6167 'and' 'and_ln125_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_579)   --->   "%select_ln125_329 = select i1 %and_ln125_575, i1 %and_ln125_576, i1 %icmp_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6168 'select' 'select_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%and_ln125_577 = and i1 %and_ln125_575, i1 %icmp_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6169 'and' 'and_ln125_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%xor_ln125_329 = xor i1 %select_ln125_328, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6170 'xor' 'xor_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%or_ln125_247 = or i1 %tmp_1048, i1 %xor_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6171 'or' 'or_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_578)   --->   "%xor_ln125_330 = xor i1 %tmp_1044, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6172 'xor' 'xor_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6173 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_578 = and i1 %or_ln125_247, i1 %xor_ln125_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6173 'and' 'and_ln125_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6174 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_579 = and i1 %tmp_1048, i1 %select_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6174 'and' 'and_ln125_579' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%or_ln125_658 = or i1 %and_ln125_577, i1 %and_ln125_579" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6175 'or' 'or_ln125_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%xor_ln125_331 = xor i1 %or_ln125_658, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6176 'xor' 'xor_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_248)   --->   "%and_ln125_580 = and i1 %tmp_1044, i1 %xor_ln125_331" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6177 'and' 'and_ln125_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6178 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_248 = or i1 %and_ln125_578, i1 %and_ln125_580" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6178 'or' 'or_ln125_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_144)   --->   "%select_ln125_330 = select i1 %and_ln125_578, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6179 'select' 'select_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_144)   --->   "%select_ln125_331 = select i1 %or_ln125_248, i13 %select_ln125_330, i13 %sum_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6180 'select' 'select_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_144)   --->   "%shl_ln125_61 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_331, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6181 'bitconcatenate' 'shl_ln125_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_144)   --->   "%sext_ln125_62 = sext i22 %shl_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6182 'sext' 'sext_ln125_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6183 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_144 = add i28 %sext_ln125_62, i28 %mul_ln126_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6183 'add' 'add_ln125_144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6184 [1/1] (0.00ns)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_144, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6184 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%sum_206 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_144, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6185 'partselect' 'sum_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_144, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6186 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6187 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_144, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6187 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6188 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_582)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_144, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6188 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%or_ln125_249 = or i1 %tmp_1051, i1 %icmp_ln125_332" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6189 'or' 'or_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%and_ln125_581 = and i1 %or_ln125_249, i1 %tmp_1052" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6190 'and' 'and_ln125_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node sum_207)   --->   "%zext_ln125_83 = zext i1 %and_ln125_581" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6191 'zext' 'zext_ln125_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6192 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_207 = add i13 %sum_206, i13 %zext_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6192 'add' 'sum_207' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6193 [1/1] (0.00ns)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_207, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6193 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_582)   --->   "%xor_ln125_332 = xor i1 %tmp_1054, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6194 'xor' 'xor_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6195 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_582 = and i1 %tmp_1053, i1 %xor_ln125_332" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6195 'and' 'and_ln125_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6196 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_144, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6196 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6197 [1/1] (0.70ns)   --->   "%icmp_ln125_333 = icmp_eq  i5 %tmp_327, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6197 'icmp' 'icmp_ln125_333' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6198 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_144, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6198 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6199 [1/1] (0.70ns)   --->   "%icmp_ln125_334 = icmp_eq  i6 %tmp_329, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6199 'icmp' 'icmp_ln125_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6200 [1/1] (0.70ns)   --->   "%icmp_ln125_335 = icmp_eq  i6 %tmp_329, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6200 'icmp' 'icmp_ln125_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%select_ln125_332 = select i1 %and_ln125_582, i1 %icmp_ln125_334, i1 %icmp_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6201 'select' 'select_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6202 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_144, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6202 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%xor_ln125_851 = xor i1 %tmp_1055, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6203 'xor' 'xor_ln125_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%and_ln125_583 = and i1 %icmp_ln125_333, i1 %xor_ln125_851" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6204 'and' 'and_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_586)   --->   "%select_ln125_333 = select i1 %and_ln125_582, i1 %and_ln125_583, i1 %icmp_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6205 'select' 'select_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6206 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%and_ln125_584 = and i1 %and_ln125_582, i1 %icmp_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6206 'and' 'and_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6207 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%xor_ln125_333 = xor i1 %select_ln125_332, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6207 'xor' 'xor_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%or_ln125_250 = or i1 %tmp_1054, i1 %xor_ln125_333" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6208 'or' 'or_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_585)   --->   "%xor_ln125_334 = xor i1 %tmp_1050, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6209 'xor' 'xor_ln125_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6210 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_585 = and i1 %or_ln125_250, i1 %xor_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6210 'and' 'and_ln125_585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6211 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_586 = and i1 %tmp_1054, i1 %select_ln125_333" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6211 'and' 'and_ln125_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6212 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%or_ln125_659 = or i1 %and_ln125_584, i1 %and_ln125_586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6212 'or' 'or_ln125_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%xor_ln125_335 = xor i1 %or_ln125_659, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6213 'xor' 'xor_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_251)   --->   "%and_ln125_587 = and i1 %tmp_1050, i1 %xor_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6214 'and' 'and_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6215 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_251 = or i1 %and_ln125_585, i1 %and_ln125_587" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6215 'or' 'or_ln125_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%select_ln125_342 = select i1 %and_ln125_599, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6216 'select' 'select_ln125_342' <Predicate = (or_ln125_257)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%select_ln125_343 = select i1 %or_ln125_257, i13 %select_ln125_342, i13 %sum_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6217 'select' 'select_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%shl_ln125_63 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_343, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6218 'bitconcatenate' 'shl_ln125_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_149)   --->   "%sext_ln125_64 = sext i22 %shl_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6219 'sext' 'sext_ln125_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6220 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_149 = add i28 %sext_ln125_64, i28 %mul_ln126_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6220 'add' 'add_ln125_149' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6221 [1/1] (0.00ns)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6221 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%sum_214 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_149, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6222 'partselect' 'sum_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6223 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6224 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_603)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6225 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%or_ln125_258 = or i1 %tmp_1075, i1 %icmp_ln125_344" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6226 'or' 'or_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%and_ln125_602 = and i1 %or_ln125_258, i1 %tmp_1076" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6227 'and' 'and_ln125_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6228 [1/1] (0.00ns) (grouped into LUT with out node sum_215)   --->   "%zext_ln125_86 = zext i1 %and_ln125_602" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6228 'zext' 'zext_ln125_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6229 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_215 = add i13 %sum_214, i13 %zext_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6229 'add' 'sum_215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6230 [1/1] (0.00ns)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_215, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6230 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_603)   --->   "%xor_ln125_344 = xor i1 %tmp_1078, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6231 'xor' 'xor_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6232 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_603 = and i1 %tmp_1077, i1 %xor_ln125_344" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6232 'and' 'and_ln125_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6233 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_149, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6233 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6234 [1/1] (0.70ns)   --->   "%icmp_ln125_345 = icmp_eq  i5 %tmp_340, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6234 'icmp' 'icmp_ln125_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6235 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_149, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6235 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6236 [1/1] (0.70ns)   --->   "%icmp_ln125_346 = icmp_eq  i6 %tmp_342, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6236 'icmp' 'icmp_ln125_346' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6237 [1/1] (0.70ns)   --->   "%icmp_ln125_347 = icmp_eq  i6 %tmp_342, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6237 'icmp' 'icmp_ln125_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%select_ln125_344 = select i1 %and_ln125_603, i1 %icmp_ln125_346, i1 %icmp_ln125_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6238 'select' 'select_ln125_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6239 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_149, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6239 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6240 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%xor_ln125_854 = xor i1 %tmp_1079, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6240 'xor' 'xor_ln125_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%and_ln125_604 = and i1 %icmp_ln125_345, i1 %xor_ln125_854" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6241 'and' 'and_ln125_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6242 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_607)   --->   "%select_ln125_345 = select i1 %and_ln125_603, i1 %and_ln125_604, i1 %icmp_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6242 'select' 'select_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6243 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%and_ln125_605 = and i1 %and_ln125_603, i1 %icmp_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6243 'and' 'and_ln125_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6244 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%xor_ln125_345 = xor i1 %select_ln125_344, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6244 'xor' 'xor_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%or_ln125_259 = or i1 %tmp_1078, i1 %xor_ln125_345" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6245 'or' 'or_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_606)   --->   "%xor_ln125_346 = xor i1 %tmp_1074, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6246 'xor' 'xor_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_606 = and i1 %or_ln125_259, i1 %xor_ln125_346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6247 'and' 'and_ln125_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_607 = and i1 %tmp_1078, i1 %select_ln125_345" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6248 'and' 'and_ln125_607' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%or_ln125_662 = or i1 %and_ln125_605, i1 %and_ln125_607" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6249 'or' 'or_ln125_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%xor_ln125_347 = xor i1 %or_ln125_662, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6250 'xor' 'xor_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_260)   --->   "%and_ln125_608 = and i1 %tmp_1074, i1 %xor_ln125_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6251 'and' 'and_ln125_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6252 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_260 = or i1 %and_ln125_606, i1 %and_ln125_608" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6252 'or' 'or_ln125_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%select_ln125_346 = select i1 %and_ln125_606, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6253 'select' 'select_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%select_ln125_347 = select i1 %or_ln125_260, i13 %select_ln125_346, i13 %sum_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6254 'select' 'select_ln125_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%shl_ln125_64 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_347, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6255 'bitconcatenate' 'shl_ln125_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_151)   --->   "%sext_ln125_65 = sext i22 %shl_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6256 'sext' 'sext_ln125_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6257 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_151 = add i28 %sext_ln125_65, i28 %mul_ln126_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6257 'add' 'add_ln125_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6258 [1/1] (0.00ns)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6258 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%sum_216 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_151, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6259 'partselect' 'sum_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6260 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6261 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_610)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6262 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%or_ln125_261 = or i1 %tmp_1081, i1 %icmp_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6263 'or' 'or_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%and_ln125_609 = and i1 %or_ln125_261, i1 %tmp_1082" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6264 'and' 'and_ln125_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node sum_217)   --->   "%zext_ln125_87 = zext i1 %and_ln125_609" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6265 'zext' 'zext_ln125_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6266 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_217 = add i13 %sum_216, i13 %zext_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6266 'add' 'sum_217' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6267 [1/1] (0.00ns)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_217, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6267 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_610)   --->   "%xor_ln125_348 = xor i1 %tmp_1084, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6268 'xor' 'xor_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_610 = and i1 %tmp_1083, i1 %xor_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6269 'and' 'and_ln125_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6270 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_151, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6270 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6271 [1/1] (0.70ns)   --->   "%icmp_ln125_349 = icmp_eq  i5 %tmp_343, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6271 'icmp' 'icmp_ln125_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6272 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_151, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6272 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6273 [1/1] (0.70ns)   --->   "%icmp_ln125_350 = icmp_eq  i6 %tmp_345, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6273 'icmp' 'icmp_ln125_350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6274 [1/1] (0.70ns)   --->   "%icmp_ln125_351 = icmp_eq  i6 %tmp_345, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6274 'icmp' 'icmp_ln125_351' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%select_ln125_348 = select i1 %and_ln125_610, i1 %icmp_ln125_350, i1 %icmp_ln125_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6275 'select' 'select_ln125_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_151, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6276 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%xor_ln125_855 = xor i1 %tmp_1085, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6277 'xor' 'xor_ln125_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%and_ln125_611 = and i1 %icmp_ln125_349, i1 %xor_ln125_855" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6278 'and' 'and_ln125_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_614)   --->   "%select_ln125_349 = select i1 %and_ln125_610, i1 %and_ln125_611, i1 %icmp_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6279 'select' 'select_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%and_ln125_612 = and i1 %and_ln125_610, i1 %icmp_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6280 'and' 'and_ln125_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%xor_ln125_349 = xor i1 %select_ln125_348, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6281 'xor' 'xor_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%or_ln125_262 = or i1 %tmp_1084, i1 %xor_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6282 'or' 'or_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_613)   --->   "%xor_ln125_350 = xor i1 %tmp_1080, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6283 'xor' 'xor_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_613 = and i1 %or_ln125_262, i1 %xor_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6284 'and' 'and_ln125_613' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6285 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_614 = and i1 %tmp_1084, i1 %select_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6285 'and' 'and_ln125_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%or_ln125_663 = or i1 %and_ln125_612, i1 %and_ln125_614" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6286 'or' 'or_ln125_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%xor_ln125_351 = xor i1 %or_ln125_663, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6287 'xor' 'xor_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_263)   --->   "%and_ln125_615 = and i1 %tmp_1080, i1 %xor_ln125_351" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6288 'and' 'and_ln125_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_263 = or i1 %and_ln125_613, i1 %and_ln125_615" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6289 'or' 'or_ln125_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%select_ln125_358 = select i1 %and_ln125_627, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6290 'select' 'select_ln125_358' <Predicate = (or_ln125_269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%select_ln125_359 = select i1 %or_ln125_269, i13 %select_ln125_358, i13 %sum_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6291 'select' 'select_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%shl_ln125_66 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_359, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6292 'bitconcatenate' 'shl_ln125_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_156)   --->   "%sext_ln125_67 = sext i22 %shl_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6293 'sext' 'sext_ln125_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6294 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_156 = add i28 %sext_ln125_67, i28 %mul_ln126_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6294 'add' 'add_ln125_156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6295 [1/1] (0.00ns)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6295 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%sum_224 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_156, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6296 'partselect' 'sum_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6297 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6298 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_631)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6299 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%or_ln125_270 = or i1 %tmp_1105, i1 %icmp_ln125_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6300 'or' 'or_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%and_ln125_630 = and i1 %or_ln125_270, i1 %tmp_1106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6301 'and' 'and_ln125_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node sum_225)   --->   "%zext_ln125_90 = zext i1 %and_ln125_630" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6302 'zext' 'zext_ln125_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6303 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_225 = add i13 %sum_224, i13 %zext_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6303 'add' 'sum_225' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6304 [1/1] (0.00ns)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_225, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6304 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_631)   --->   "%xor_ln125_360 = xor i1 %tmp_1108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6305 'xor' 'xor_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_631 = and i1 %tmp_1107, i1 %xor_ln125_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6306 'and' 'and_ln125_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6307 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_156, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6307 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6308 [1/1] (0.70ns)   --->   "%icmp_ln125_361 = icmp_eq  i5 %tmp_356, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6308 'icmp' 'icmp_ln125_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6309 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_156, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6309 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6310 [1/1] (0.70ns)   --->   "%icmp_ln125_362 = icmp_eq  i6 %tmp_358, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6310 'icmp' 'icmp_ln125_362' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6311 [1/1] (0.70ns)   --->   "%icmp_ln125_363 = icmp_eq  i6 %tmp_358, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6311 'icmp' 'icmp_ln125_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%select_ln125_360 = select i1 %and_ln125_631, i1 %icmp_ln125_362, i1 %icmp_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6312 'select' 'select_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_156, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6313 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%xor_ln125_858 = xor i1 %tmp_1109, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6314 'xor' 'xor_ln125_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%and_ln125_632 = and i1 %icmp_ln125_361, i1 %xor_ln125_858" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6315 'and' 'and_ln125_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_635)   --->   "%select_ln125_361 = select i1 %and_ln125_631, i1 %and_ln125_632, i1 %icmp_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6316 'select' 'select_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%and_ln125_633 = and i1 %and_ln125_631, i1 %icmp_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6317 'and' 'and_ln125_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%xor_ln125_361 = xor i1 %select_ln125_360, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6318 'xor' 'xor_ln125_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%or_ln125_271 = or i1 %tmp_1108, i1 %xor_ln125_361" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6319 'or' 'or_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_634)   --->   "%xor_ln125_362 = xor i1 %tmp_1104, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6320 'xor' 'xor_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_634 = and i1 %or_ln125_271, i1 %xor_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6321 'and' 'and_ln125_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_635 = and i1 %tmp_1108, i1 %select_ln125_361" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6322 'and' 'and_ln125_635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%or_ln125_666 = or i1 %and_ln125_633, i1 %and_ln125_635" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6323 'or' 'or_ln125_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6324 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%xor_ln125_363 = xor i1 %or_ln125_666, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6324 'xor' 'xor_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6325 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_272)   --->   "%and_ln125_636 = and i1 %tmp_1104, i1 %xor_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6325 'and' 'and_ln125_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6326 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_272 = or i1 %and_ln125_634, i1 %and_ln125_636" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6326 'or' 'or_ln125_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%select_ln125_362 = select i1 %and_ln125_634, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6327 'select' 'select_ln125_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%select_ln125_363 = select i1 %or_ln125_272, i13 %select_ln125_362, i13 %sum_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6328 'select' 'select_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%shl_ln125_67 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_363, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6329 'bitconcatenate' 'shl_ln125_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_158)   --->   "%sext_ln125_68 = sext i22 %shl_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6330 'sext' 'sext_ln125_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6331 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_158 = add i28 %sext_ln125_68, i28 %mul_ln126_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6331 'add' 'add_ln125_158' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6332 [1/1] (0.00ns)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6332 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%sum_226 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_158, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6333 'partselect' 'sum_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6334 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6335 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6335 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6336 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_638)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6336 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%or_ln125_273 = or i1 %tmp_1111, i1 %icmp_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6337 'or' 'or_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%and_ln125_637 = and i1 %or_ln125_273, i1 %tmp_1112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6338 'and' 'and_ln125_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node sum_227)   --->   "%zext_ln125_91 = zext i1 %and_ln125_637" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6339 'zext' 'zext_ln125_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6340 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_227 = add i13 %sum_226, i13 %zext_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6340 'add' 'sum_227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6341 [1/1] (0.00ns)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_227, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6341 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_638)   --->   "%xor_ln125_364 = xor i1 %tmp_1114, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6342 'xor' 'xor_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6343 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_638 = and i1 %tmp_1113, i1 %xor_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6343 'and' 'and_ln125_638' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6344 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_158, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6344 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6345 [1/1] (0.70ns)   --->   "%icmp_ln125_365 = icmp_eq  i5 %tmp_359, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6345 'icmp' 'icmp_ln125_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6346 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_158, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6346 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6347 [1/1] (0.70ns)   --->   "%icmp_ln125_366 = icmp_eq  i6 %tmp_361, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6347 'icmp' 'icmp_ln125_366' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6348 [1/1] (0.70ns)   --->   "%icmp_ln125_367 = icmp_eq  i6 %tmp_361, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6348 'icmp' 'icmp_ln125_367' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%select_ln125_364 = select i1 %and_ln125_638, i1 %icmp_ln125_366, i1 %icmp_ln125_367" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6349 'select' 'select_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_158, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6350 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%xor_ln125_859 = xor i1 %tmp_1115, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6351 'xor' 'xor_ln125_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%and_ln125_639 = and i1 %icmp_ln125_365, i1 %xor_ln125_859" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6352 'and' 'and_ln125_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_642)   --->   "%select_ln125_365 = select i1 %and_ln125_638, i1 %and_ln125_639, i1 %icmp_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6353 'select' 'select_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%and_ln125_640 = and i1 %and_ln125_638, i1 %icmp_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6354 'and' 'and_ln125_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%xor_ln125_365 = xor i1 %select_ln125_364, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6355 'xor' 'xor_ln125_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%or_ln125_274 = or i1 %tmp_1114, i1 %xor_ln125_365" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6356 'or' 'or_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6357 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_641)   --->   "%xor_ln125_366 = xor i1 %tmp_1110, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6357 'xor' 'xor_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_641 = and i1 %or_ln125_274, i1 %xor_ln125_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6358 'and' 'and_ln125_641' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_642 = and i1 %tmp_1114, i1 %select_ln125_365" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6359 'and' 'and_ln125_642' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%or_ln125_667 = or i1 %and_ln125_640, i1 %and_ln125_642" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6360 'or' 'or_ln125_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%xor_ln125_367 = xor i1 %or_ln125_667, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6361 'xor' 'xor_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_275)   --->   "%and_ln125_643 = and i1 %tmp_1110, i1 %xor_ln125_367" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6362 'and' 'and_ln125_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6363 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_275 = or i1 %and_ln125_641, i1 %and_ln125_643" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6363 'or' 'or_ln125_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_163)   --->   "%select_ln125_374 = select i1 %and_ln125_655, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6364 'select' 'select_ln125_374' <Predicate = (or_ln125_281)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_163)   --->   "%select_ln125_375 = select i1 %or_ln125_281, i13 %select_ln125_374, i13 %sum_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6365 'select' 'select_ln125_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_163)   --->   "%shl_ln125_69 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_375, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6366 'bitconcatenate' 'shl_ln125_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_163)   --->   "%sext_ln125_70 = sext i22 %shl_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6367 'sext' 'sext_ln125_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6368 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_163 = add i28 %sext_ln125_70, i28 %mul_ln126_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6368 'add' 'add_ln125_163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6369 [1/1] (0.00ns)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_163, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6369 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%sum_234 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_163, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6370 'partselect' 'sum_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_163, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6371 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6372 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_163, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6372 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_659)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_163, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6373 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%or_ln125_282 = or i1 %tmp_1135, i1 %icmp_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6374 'or' 'or_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%and_ln125_658 = and i1 %or_ln125_282, i1 %tmp_1136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6375 'and' 'and_ln125_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node sum_235)   --->   "%zext_ln125_94 = zext i1 %and_ln125_658" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6376 'zext' 'zext_ln125_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6377 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_235 = add i13 %sum_234, i13 %zext_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6377 'add' 'sum_235' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6378 [1/1] (0.00ns)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_235, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6378 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_659)   --->   "%xor_ln125_376 = xor i1 %tmp_1138, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6379 'xor' 'xor_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6380 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_659 = and i1 %tmp_1137, i1 %xor_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6380 'and' 'and_ln125_659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6381 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_163, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6381 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6382 [1/1] (0.70ns)   --->   "%icmp_ln125_377 = icmp_eq  i5 %tmp_372, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6382 'icmp' 'icmp_ln125_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6383 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_163, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6383 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6384 [1/1] (0.70ns)   --->   "%icmp_ln125_378 = icmp_eq  i6 %tmp_374, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6384 'icmp' 'icmp_ln125_378' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6385 [1/1] (0.70ns)   --->   "%icmp_ln125_379 = icmp_eq  i6 %tmp_374, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6385 'icmp' 'icmp_ln125_379' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%select_ln125_376 = select i1 %and_ln125_659, i1 %icmp_ln125_378, i1 %icmp_ln125_379" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6386 'select' 'select_ln125_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%tmp_1139 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_163, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6387 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%xor_ln125_862 = xor i1 %tmp_1139, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6388 'xor' 'xor_ln125_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%and_ln125_660 = and i1 %icmp_ln125_377, i1 %xor_ln125_862" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6389 'and' 'and_ln125_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_663)   --->   "%select_ln125_377 = select i1 %and_ln125_659, i1 %and_ln125_660, i1 %icmp_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6390 'select' 'select_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6391 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%and_ln125_661 = and i1 %and_ln125_659, i1 %icmp_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6391 'and' 'and_ln125_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%xor_ln125_377 = xor i1 %select_ln125_376, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6392 'xor' 'xor_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%or_ln125_283 = or i1 %tmp_1138, i1 %xor_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6393 'or' 'or_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_662)   --->   "%xor_ln125_378 = xor i1 %tmp_1134, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6394 'xor' 'xor_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6395 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_662 = and i1 %or_ln125_283, i1 %xor_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6395 'and' 'and_ln125_662' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6396 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_663 = and i1 %tmp_1138, i1 %select_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6396 'and' 'and_ln125_663' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%or_ln125_670 = or i1 %and_ln125_661, i1 %and_ln125_663" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6397 'or' 'or_ln125_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%xor_ln125_379 = xor i1 %or_ln125_670, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6398 'xor' 'xor_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_284)   --->   "%and_ln125_664 = and i1 %tmp_1134, i1 %xor_ln125_379" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6399 'and' 'and_ln125_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_284 = or i1 %and_ln125_662, i1 %and_ln125_664" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6400 'or' 'or_ln125_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%select_ln125_378 = select i1 %and_ln125_662, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6401 'select' 'select_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%select_ln125_379 = select i1 %or_ln125_284, i13 %select_ln125_378, i13 %sum_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6402 'select' 'select_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%shl_ln125_70 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_379, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6403 'bitconcatenate' 'shl_ln125_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_165)   --->   "%sext_ln125_71 = sext i22 %shl_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6404 'sext' 'sext_ln125_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6405 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_165 = add i28 %sext_ln125_71, i28 %mul_ln126_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6405 'add' 'add_ln125_165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6406 [1/1] (0.00ns)   --->   "%tmp_1140 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6406 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%sum_236 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_165, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6407 'partselect' 'sum_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%tmp_1141 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6408 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%tmp_1142 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6409 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_666)   --->   "%tmp_1143 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6410 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%or_ln125_285 = or i1 %tmp_1141, i1 %icmp_ln125_380" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6411 'or' 'or_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6412 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%and_ln125_665 = and i1 %or_ln125_285, i1 %tmp_1142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6412 'and' 'and_ln125_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node sum_237)   --->   "%zext_ln125_95 = zext i1 %and_ln125_665" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6413 'zext' 'zext_ln125_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6414 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_237 = add i13 %sum_236, i13 %zext_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6414 'add' 'sum_237' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6415 [1/1] (0.00ns)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_237, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6415 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_666)   --->   "%xor_ln125_380 = xor i1 %tmp_1144, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6416 'xor' 'xor_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6417 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_666 = and i1 %tmp_1143, i1 %xor_ln125_380" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6417 'and' 'and_ln125_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6418 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_165, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6418 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6419 [1/1] (0.70ns)   --->   "%icmp_ln125_381 = icmp_eq  i5 %tmp_375, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6419 'icmp' 'icmp_ln125_381' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6420 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_165, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6420 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6421 [1/1] (0.70ns)   --->   "%icmp_ln125_382 = icmp_eq  i6 %tmp_377, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6421 'icmp' 'icmp_ln125_382' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6422 [1/1] (0.70ns)   --->   "%icmp_ln125_383 = icmp_eq  i6 %tmp_377, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6422 'icmp' 'icmp_ln125_383' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%select_ln125_380 = select i1 %and_ln125_666, i1 %icmp_ln125_382, i1 %icmp_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6423 'select' 'select_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%tmp_1145 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_165, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6424 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6425 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%xor_ln125_863 = xor i1 %tmp_1145, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6425 'xor' 'xor_ln125_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%and_ln125_667 = and i1 %icmp_ln125_381, i1 %xor_ln125_863" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6426 'and' 'and_ln125_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_670)   --->   "%select_ln125_381 = select i1 %and_ln125_666, i1 %and_ln125_667, i1 %icmp_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6427 'select' 'select_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%and_ln125_668 = and i1 %and_ln125_666, i1 %icmp_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6428 'and' 'and_ln125_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%xor_ln125_381 = xor i1 %select_ln125_380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6429 'xor' 'xor_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%or_ln125_286 = or i1 %tmp_1144, i1 %xor_ln125_381" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6430 'or' 'or_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6431 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_669)   --->   "%xor_ln125_382 = xor i1 %tmp_1140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6431 'xor' 'xor_ln125_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_669 = and i1 %or_ln125_286, i1 %xor_ln125_382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6432 'and' 'and_ln125_669' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6433 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_670 = and i1 %tmp_1144, i1 %select_ln125_381" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6433 'and' 'and_ln125_670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%or_ln125_671 = or i1 %and_ln125_668, i1 %and_ln125_670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6434 'or' 'or_ln125_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%xor_ln125_383 = xor i1 %or_ln125_671, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6435 'xor' 'xor_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6436 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_287)   --->   "%and_ln125_671 = and i1 %tmp_1140, i1 %xor_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6436 'and' 'and_ln125_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6437 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_287 = or i1 %and_ln125_669, i1 %and_ln125_671" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6437 'or' 'or_ln125_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_170)   --->   "%select_ln125_390 = select i1 %and_ln125_683, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6438 'select' 'select_ln125_390' <Predicate = (or_ln125_293)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6439 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_170)   --->   "%select_ln125_391 = select i1 %or_ln125_293, i13 %select_ln125_390, i13 %sum_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6439 'select' 'select_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_170)   --->   "%shl_ln125_72 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_391, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6440 'bitconcatenate' 'shl_ln125_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_170)   --->   "%sext_ln125_73 = sext i22 %shl_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6441 'sext' 'sext_ln125_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6442 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_170 = add i28 %sext_ln125_73, i28 %mul_ln126_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6442 'add' 'add_ln125_170' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6443 [1/1] (0.00ns)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_170, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6443 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%sum_244 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_170, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6444 'partselect' 'sum_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_170, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6445 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_170, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6446 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_687)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_170, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6447 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%or_ln125_294 = or i1 %tmp_1165, i1 %icmp_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6448 'or' 'or_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%and_ln125_686 = and i1 %or_ln125_294, i1 %tmp_1166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6449 'and' 'and_ln125_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6450 [1/1] (0.00ns) (grouped into LUT with out node sum_245)   --->   "%zext_ln125_98 = zext i1 %and_ln125_686" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6450 'zext' 'zext_ln125_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6451 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_245 = add i13 %sum_244, i13 %zext_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6451 'add' 'sum_245' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6452 [1/1] (0.00ns)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_245, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6452 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6453 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_687)   --->   "%xor_ln125_392 = xor i1 %tmp_1168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6453 'xor' 'xor_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6454 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_687 = and i1 %tmp_1167, i1 %xor_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6454 'and' 'and_ln125_687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6455 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_170, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6455 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6456 [1/1] (0.70ns)   --->   "%icmp_ln125_393 = icmp_eq  i5 %tmp_388, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6456 'icmp' 'icmp_ln125_393' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6457 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_170, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6457 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6458 [1/1] (0.70ns)   --->   "%icmp_ln125_394 = icmp_eq  i6 %tmp_390, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6458 'icmp' 'icmp_ln125_394' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6459 [1/1] (0.70ns)   --->   "%icmp_ln125_395 = icmp_eq  i6 %tmp_390, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6459 'icmp' 'icmp_ln125_395' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_690)   --->   "%select_ln125_392 = select i1 %and_ln125_687, i1 %icmp_ln125_394, i1 %icmp_ln125_395" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6460 'select' 'select_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_691)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_170, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6461 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_691)   --->   "%xor_ln125_866 = xor i1 %tmp_1169, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6462 'xor' 'xor_ln125_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6463 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_691)   --->   "%and_ln125_688 = and i1 %icmp_ln125_393, i1 %xor_ln125_866" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6463 'and' 'and_ln125_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6464 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_691)   --->   "%select_ln125_393 = select i1 %and_ln125_687, i1 %and_ln125_688, i1 %icmp_ln125_394" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6464 'select' 'select_ln125_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_296)   --->   "%and_ln125_689 = and i1 %and_ln125_687, i1 %icmp_ln125_394" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6465 'and' 'and_ln125_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_690)   --->   "%xor_ln125_393 = xor i1 %select_ln125_392, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6466 'xor' 'xor_ln125_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_690)   --->   "%or_ln125_295 = or i1 %tmp_1168, i1 %xor_ln125_393" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6467 'or' 'or_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_690)   --->   "%xor_ln125_394 = xor i1 %tmp_1164, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6468 'xor' 'xor_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6469 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_690 = and i1 %or_ln125_295, i1 %xor_ln125_394" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6469 'and' 'and_ln125_690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6470 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_691 = and i1 %tmp_1168, i1 %select_ln125_393" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6470 'and' 'and_ln125_691' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_296)   --->   "%or_ln125_674 = or i1 %and_ln125_689, i1 %and_ln125_691" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6471 'or' 'or_ln125_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_296)   --->   "%xor_ln125_395 = xor i1 %or_ln125_674, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6472 'xor' 'xor_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_296)   --->   "%and_ln125_692 = and i1 %tmp_1164, i1 %xor_ln125_395" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6473 'and' 'and_ln125_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6474 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_296 = or i1 %and_ln125_690, i1 %and_ln125_692" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6474 'or' 'or_ln125_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_172)   --->   "%select_ln125_394 = select i1 %and_ln125_690, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6475 'select' 'select_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_172)   --->   "%select_ln125_395 = select i1 %or_ln125_296, i13 %select_ln125_394, i13 %sum_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6476 'select' 'select_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_172)   --->   "%shl_ln125_73 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_395, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6477 'bitconcatenate' 'shl_ln125_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_172)   --->   "%sext_ln125_74 = sext i22 %shl_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6478 'sext' 'sext_ln125_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6479 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_172 = add i28 %sext_ln125_74, i28 %mul_ln126_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6479 'add' 'add_ln125_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6480 [1/1] (0.00ns)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_172, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6480 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%sum_246 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_172, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6481 'partselect' 'sum_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_172, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6482 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_172, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6483 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_694)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_172, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6484 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%or_ln125_297 = or i1 %tmp_1171, i1 %icmp_ln125_396" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6485 'or' 'or_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%and_ln125_693 = and i1 %or_ln125_297, i1 %tmp_1172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6486 'and' 'and_ln125_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6487 [1/1] (0.00ns) (grouped into LUT with out node sum_247)   --->   "%zext_ln125_99 = zext i1 %and_ln125_693" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6487 'zext' 'zext_ln125_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6488 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_247 = add i13 %sum_246, i13 %zext_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6488 'add' 'sum_247' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6489 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_247, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6489 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_694)   --->   "%xor_ln125_396 = xor i1 %tmp_1174, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6490 'xor' 'xor_ln125_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6491 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_694 = and i1 %tmp_1173, i1 %xor_ln125_396" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6491 'and' 'and_ln125_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6492 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_172, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6492 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6493 [1/1] (0.70ns)   --->   "%icmp_ln125_397 = icmp_eq  i5 %tmp_391, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6493 'icmp' 'icmp_ln125_397' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6494 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_172, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6494 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6495 [1/1] (0.70ns)   --->   "%icmp_ln125_398 = icmp_eq  i6 %tmp_393, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6495 'icmp' 'icmp_ln125_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6496 [1/1] (0.70ns)   --->   "%icmp_ln125_399 = icmp_eq  i6 %tmp_393, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6496 'icmp' 'icmp_ln125_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_697)   --->   "%select_ln125_396 = select i1 %and_ln125_694, i1 %icmp_ln125_398, i1 %icmp_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6497 'select' 'select_ln125_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_698)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_172, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6498 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_698)   --->   "%xor_ln125_867 = xor i1 %tmp_1175, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6499 'xor' 'xor_ln125_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6500 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_698)   --->   "%and_ln125_695 = and i1 %icmp_ln125_397, i1 %xor_ln125_867" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6500 'and' 'and_ln125_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_698)   --->   "%select_ln125_397 = select i1 %and_ln125_694, i1 %and_ln125_695, i1 %icmp_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6501 'select' 'select_ln125_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_299)   --->   "%and_ln125_696 = and i1 %and_ln125_694, i1 %icmp_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6502 'and' 'and_ln125_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_697)   --->   "%xor_ln125_397 = xor i1 %select_ln125_396, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6503 'xor' 'xor_ln125_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_697)   --->   "%or_ln125_298 = or i1 %tmp_1174, i1 %xor_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6504 'or' 'or_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_697)   --->   "%xor_ln125_398 = xor i1 %tmp_1170, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6505 'xor' 'xor_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6506 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_697 = and i1 %or_ln125_298, i1 %xor_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6506 'and' 'and_ln125_697' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_698 = and i1 %tmp_1174, i1 %select_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6507 'and' 'and_ln125_698' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_299)   --->   "%or_ln125_675 = or i1 %and_ln125_696, i1 %and_ln125_698" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6508 'or' 'or_ln125_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_299)   --->   "%xor_ln125_399 = xor i1 %or_ln125_675, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6509 'xor' 'xor_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_299)   --->   "%and_ln125_699 = and i1 %tmp_1170, i1 %xor_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6510 'and' 'and_ln125_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6511 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_299 = or i1 %and_ln125_697, i1 %and_ln125_699" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6511 'or' 'or_ln125_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_177)   --->   "%select_ln125_406 = select i1 %and_ln125_711, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6512 'select' 'select_ln125_406' <Predicate = (or_ln125_305)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_177)   --->   "%select_ln125_407 = select i1 %or_ln125_305, i13 %select_ln125_406, i13 %sum_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6513 'select' 'select_ln125_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6514 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_177)   --->   "%shl_ln125_75 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_407, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6514 'bitconcatenate' 'shl_ln125_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6515 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_177)   --->   "%sext_ln125_76 = sext i22 %shl_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6515 'sext' 'sext_ln125_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6516 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_177 = add i28 %sext_ln125_76, i28 %mul_ln126_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6516 'add' 'add_ln125_177' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6517 [1/1] (0.00ns)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_177, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6517 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%sum_254 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_177, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6518 'partselect' 'sum_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_177, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6519 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%tmp_1196 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_177, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6520 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_715)   --->   "%tmp_1197 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_177, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6521 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%or_ln125_306 = or i1 %tmp_1195, i1 %icmp_ln125_408" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6522 'or' 'or_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%and_ln125_714 = and i1 %or_ln125_306, i1 %tmp_1196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6523 'and' 'and_ln125_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node sum_255)   --->   "%zext_ln125_102 = zext i1 %and_ln125_714" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6524 'zext' 'zext_ln125_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6525 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_255 = add i13 %sum_254, i13 %zext_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6525 'add' 'sum_255' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6526 [1/1] (0.00ns)   --->   "%tmp_1198 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_255, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6526 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_715)   --->   "%xor_ln125_408 = xor i1 %tmp_1198, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6527 'xor' 'xor_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6528 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_715 = and i1 %tmp_1197, i1 %xor_ln125_408" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6528 'and' 'and_ln125_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6529 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_177, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6529 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6530 [1/1] (0.70ns)   --->   "%icmp_ln125_409 = icmp_eq  i5 %tmp_404, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6530 'icmp' 'icmp_ln125_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6531 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_177, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6531 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6532 [1/1] (0.70ns)   --->   "%icmp_ln125_410 = icmp_eq  i6 %tmp_406, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6532 'icmp' 'icmp_ln125_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6533 [1/1] (0.70ns)   --->   "%icmp_ln125_411 = icmp_eq  i6 %tmp_406, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6533 'icmp' 'icmp_ln125_411' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_718)   --->   "%select_ln125_408 = select i1 %and_ln125_715, i1 %icmp_ln125_410, i1 %icmp_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6534 'select' 'select_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_719)   --->   "%tmp_1199 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_177, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6535 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6536 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_719)   --->   "%xor_ln125_870 = xor i1 %tmp_1199, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6536 'xor' 'xor_ln125_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_719)   --->   "%and_ln125_716 = and i1 %icmp_ln125_409, i1 %xor_ln125_870" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6537 'and' 'and_ln125_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_719)   --->   "%select_ln125_409 = select i1 %and_ln125_715, i1 %and_ln125_716, i1 %icmp_ln125_410" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6538 'select' 'select_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_308)   --->   "%and_ln125_717 = and i1 %and_ln125_715, i1 %icmp_ln125_410" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6539 'and' 'and_ln125_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_718)   --->   "%xor_ln125_409 = xor i1 %select_ln125_408, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6540 'xor' 'xor_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6541 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_718)   --->   "%or_ln125_307 = or i1 %tmp_1198, i1 %xor_ln125_409" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6541 'or' 'or_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6542 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_718)   --->   "%xor_ln125_410 = xor i1 %tmp_1194, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6542 'xor' 'xor_ln125_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_718 = and i1 %or_ln125_307, i1 %xor_ln125_410" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6543 'and' 'and_ln125_718' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6544 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_719 = and i1 %tmp_1198, i1 %select_ln125_409" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6544 'and' 'and_ln125_719' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_308)   --->   "%or_ln125_678 = or i1 %and_ln125_717, i1 %and_ln125_719" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6545 'or' 'or_ln125_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_308)   --->   "%xor_ln125_411 = xor i1 %or_ln125_678, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6546 'xor' 'xor_ln125_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_308)   --->   "%and_ln125_720 = and i1 %tmp_1194, i1 %xor_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6547 'and' 'and_ln125_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6548 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_308 = or i1 %and_ln125_718, i1 %and_ln125_720" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6548 'or' 'or_ln125_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6549 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_179)   --->   "%select_ln125_410 = select i1 %and_ln125_718, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6549 'select' 'select_ln125_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_179)   --->   "%select_ln125_411 = select i1 %or_ln125_308, i13 %select_ln125_410, i13 %sum_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6550 'select' 'select_ln125_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_179)   --->   "%shl_ln125_76 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_411, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6551 'bitconcatenate' 'shl_ln125_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_179)   --->   "%sext_ln125_77 = sext i22 %shl_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6552 'sext' 'sext_ln125_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6553 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_179 = add i28 %sext_ln125_77, i28 %mul_ln126_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6553 'add' 'add_ln125_179' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6554 [1/1] (0.00ns)   --->   "%tmp_1200 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_179, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6554 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6555 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%sum_256 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_179, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6555 'partselect' 'sum_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_179, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6556 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_179, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6557 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6558 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_722)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_179, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6558 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%or_ln125_309 = or i1 %tmp_1201, i1 %icmp_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6559 'or' 'or_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%and_ln125_721 = and i1 %or_ln125_309, i1 %tmp_1202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6560 'and' 'and_ln125_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node sum_257)   --->   "%zext_ln125_103 = zext i1 %and_ln125_721" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6561 'zext' 'zext_ln125_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6562 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_257 = add i13 %sum_256, i13 %zext_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6562 'add' 'sum_257' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6563 [1/1] (0.00ns)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_257, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6563 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_722)   --->   "%xor_ln125_412 = xor i1 %tmp_1204, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6564 'xor' 'xor_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6565 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_722 = and i1 %tmp_1203, i1 %xor_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6565 'and' 'and_ln125_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6566 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_179, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6566 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6567 [1/1] (0.70ns)   --->   "%icmp_ln125_413 = icmp_eq  i5 %tmp_407, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6567 'icmp' 'icmp_ln125_413' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6568 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_179, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6568 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6569 [1/1] (0.70ns)   --->   "%icmp_ln125_414 = icmp_eq  i6 %tmp_409, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6569 'icmp' 'icmp_ln125_414' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6570 [1/1] (0.70ns)   --->   "%icmp_ln125_415 = icmp_eq  i6 %tmp_409, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6570 'icmp' 'icmp_ln125_415' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_725)   --->   "%select_ln125_412 = select i1 %and_ln125_722, i1 %icmp_ln125_414, i1 %icmp_ln125_415" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6571 'select' 'select_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6572 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_726)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_179, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6572 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_726)   --->   "%xor_ln125_871 = xor i1 %tmp_1205, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6573 'xor' 'xor_ln125_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_726)   --->   "%and_ln125_723 = and i1 %icmp_ln125_413, i1 %xor_ln125_871" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6574 'and' 'and_ln125_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6575 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_726)   --->   "%select_ln125_413 = select i1 %and_ln125_722, i1 %and_ln125_723, i1 %icmp_ln125_414" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6575 'select' 'select_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6576 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_311)   --->   "%and_ln125_724 = and i1 %and_ln125_722, i1 %icmp_ln125_414" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6576 'and' 'and_ln125_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_725)   --->   "%xor_ln125_413 = xor i1 %select_ln125_412, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6577 'xor' 'xor_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_725)   --->   "%or_ln125_310 = or i1 %tmp_1204, i1 %xor_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6578 'or' 'or_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_725)   --->   "%xor_ln125_414 = xor i1 %tmp_1200, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6579 'xor' 'xor_ln125_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_725 = and i1 %or_ln125_310, i1 %xor_ln125_414" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6580 'and' 'and_ln125_725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_726 = and i1 %tmp_1204, i1 %select_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6581 'and' 'and_ln125_726' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6582 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_311)   --->   "%or_ln125_679 = or i1 %and_ln125_724, i1 %and_ln125_726" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6582 'or' 'or_ln125_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_311)   --->   "%xor_ln125_415 = xor i1 %or_ln125_679, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6583 'xor' 'xor_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6584 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_311)   --->   "%and_ln125_727 = and i1 %tmp_1200, i1 %xor_ln125_415" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6584 'and' 'and_ln125_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_311 = or i1 %and_ln125_725, i1 %and_ln125_727" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6585 'or' 'or_ln125_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_184)   --->   "%select_ln125_422 = select i1 %and_ln125_739, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6586 'select' 'select_ln125_422' <Predicate = (or_ln125_317)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6587 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_184)   --->   "%select_ln125_423 = select i1 %or_ln125_317, i13 %select_ln125_422, i13 %sum_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6587 'select' 'select_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_184)   --->   "%shl_ln125_78 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_423, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6588 'bitconcatenate' 'shl_ln125_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_184)   --->   "%sext_ln125_79 = sext i22 %shl_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6589 'sext' 'sext_ln125_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6590 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_184 = add i28 %sext_ln125_79, i28 %mul_ln126_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6590 'add' 'add_ln125_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6591 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_184, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6591 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%sum_264 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_184, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6592 'partselect' 'sum_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6593 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_184, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6593 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_184, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6594 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_743)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_184, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6595 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%or_ln125_318 = or i1 %tmp_1225, i1 %icmp_ln125_424" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6596 'or' 'or_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%and_ln125_742 = and i1 %or_ln125_318, i1 %tmp_1226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6597 'and' 'and_ln125_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6598 [1/1] (0.00ns) (grouped into LUT with out node sum_265)   --->   "%zext_ln125_106 = zext i1 %and_ln125_742" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6598 'zext' 'zext_ln125_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6599 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_265 = add i13 %sum_264, i13 %zext_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6599 'add' 'sum_265' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6600 [1/1] (0.00ns)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_265, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6600 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_743)   --->   "%xor_ln125_424 = xor i1 %tmp_1228, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6601 'xor' 'xor_ln125_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6602 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_743 = and i1 %tmp_1227, i1 %xor_ln125_424" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6602 'and' 'and_ln125_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6603 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_184, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6603 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6604 [1/1] (0.70ns)   --->   "%icmp_ln125_425 = icmp_eq  i5 %tmp_420, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6604 'icmp' 'icmp_ln125_425' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6605 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_184, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6605 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6606 [1/1] (0.70ns)   --->   "%icmp_ln125_426 = icmp_eq  i6 %tmp_422, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6606 'icmp' 'icmp_ln125_426' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6607 [1/1] (0.70ns)   --->   "%icmp_ln125_427 = icmp_eq  i6 %tmp_422, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6607 'icmp' 'icmp_ln125_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_746)   --->   "%select_ln125_424 = select i1 %and_ln125_743, i1 %icmp_ln125_426, i1 %icmp_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6608 'select' 'select_ln125_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6609 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_747)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_184, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6609 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6610 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_747)   --->   "%xor_ln125_874 = xor i1 %tmp_1229, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6610 'xor' 'xor_ln125_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_747)   --->   "%and_ln125_744 = and i1 %icmp_ln125_425, i1 %xor_ln125_874" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6611 'and' 'and_ln125_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6612 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_747)   --->   "%select_ln125_425 = select i1 %and_ln125_743, i1 %and_ln125_744, i1 %icmp_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6612 'select' 'select_ln125_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_320)   --->   "%and_ln125_745 = and i1 %and_ln125_743, i1 %icmp_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6613 'and' 'and_ln125_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_746)   --->   "%xor_ln125_425 = xor i1 %select_ln125_424, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6614 'xor' 'xor_ln125_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_746)   --->   "%or_ln125_319 = or i1 %tmp_1228, i1 %xor_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6615 'or' 'or_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6616 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_746)   --->   "%xor_ln125_426 = xor i1 %tmp_1224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6616 'xor' 'xor_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6617 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_746 = and i1 %or_ln125_319, i1 %xor_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6617 'and' 'and_ln125_746' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6618 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_747 = and i1 %tmp_1228, i1 %select_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6618 'and' 'and_ln125_747' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_320)   --->   "%or_ln125_682 = or i1 %and_ln125_745, i1 %and_ln125_747" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6619 'or' 'or_ln125_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6620 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_320)   --->   "%xor_ln125_427 = xor i1 %or_ln125_682, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6620 'xor' 'xor_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_320)   --->   "%and_ln125_748 = and i1 %tmp_1224, i1 %xor_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6621 'and' 'and_ln125_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6622 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_320 = or i1 %and_ln125_746, i1 %and_ln125_748" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6622 'or' 'or_ln125_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6623 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_186)   --->   "%select_ln125_426 = select i1 %and_ln125_746, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6623 'select' 'select_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6624 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_186)   --->   "%select_ln125_427 = select i1 %or_ln125_320, i13 %select_ln125_426, i13 %sum_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6624 'select' 'select_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6625 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_186)   --->   "%shl_ln125_79 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_427, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6625 'bitconcatenate' 'shl_ln125_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6626 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_186)   --->   "%sext_ln125_80 = sext i22 %shl_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6626 'sext' 'sext_ln125_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6627 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_186 = add i28 %sext_ln125_80, i28 %mul_ln126_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6627 'add' 'add_ln125_186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6628 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_186, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6628 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6629 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%sum_266 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_186, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6629 'partselect' 'sum_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_186, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6630 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_186, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6631 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_750)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_186, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6632 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%or_ln125_321 = or i1 %tmp_1231, i1 %icmp_ln125_428" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6633 'or' 'or_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%and_ln125_749 = and i1 %or_ln125_321, i1 %tmp_1232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6634 'and' 'and_ln125_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node sum_267)   --->   "%zext_ln125_107 = zext i1 %and_ln125_749" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6635 'zext' 'zext_ln125_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6636 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_267 = add i13 %sum_266, i13 %zext_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6636 'add' 'sum_267' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6637 [1/1] (0.00ns)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_267, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6637 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_750)   --->   "%xor_ln125_428 = xor i1 %tmp_1234, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6638 'xor' 'xor_ln125_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6639 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_750 = and i1 %tmp_1233, i1 %xor_ln125_428" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6639 'and' 'and_ln125_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6640 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_186, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6640 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6641 [1/1] (0.70ns)   --->   "%icmp_ln125_429 = icmp_eq  i5 %tmp_423, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6641 'icmp' 'icmp_ln125_429' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6642 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_186, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6642 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6643 [1/1] (0.70ns)   --->   "%icmp_ln125_430 = icmp_eq  i6 %tmp_425, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6643 'icmp' 'icmp_ln125_430' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6644 [1/1] (0.70ns)   --->   "%icmp_ln125_431 = icmp_eq  i6 %tmp_425, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6644 'icmp' 'icmp_ln125_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_753)   --->   "%select_ln125_428 = select i1 %and_ln125_750, i1 %icmp_ln125_430, i1 %icmp_ln125_431" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6645 'select' 'select_ln125_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6646 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_754)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_186, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6646 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6647 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_754)   --->   "%xor_ln125_875 = xor i1 %tmp_1235, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6647 'xor' 'xor_ln125_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_754)   --->   "%and_ln125_751 = and i1 %icmp_ln125_429, i1 %xor_ln125_875" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6648 'and' 'and_ln125_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6649 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_754)   --->   "%select_ln125_429 = select i1 %and_ln125_750, i1 %and_ln125_751, i1 %icmp_ln125_430" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6649 'select' 'select_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6650 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_323)   --->   "%and_ln125_752 = and i1 %and_ln125_750, i1 %icmp_ln125_430" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6650 'and' 'and_ln125_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_753)   --->   "%xor_ln125_429 = xor i1 %select_ln125_428, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6651 'xor' 'xor_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_753)   --->   "%or_ln125_322 = or i1 %tmp_1234, i1 %xor_ln125_429" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6652 'or' 'or_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_753)   --->   "%xor_ln125_430 = xor i1 %tmp_1230, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6653 'xor' 'xor_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6654 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_753 = and i1 %or_ln125_322, i1 %xor_ln125_430" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6654 'and' 'and_ln125_753' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_754 = and i1 %tmp_1234, i1 %select_ln125_429" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6655 'and' 'and_ln125_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_323)   --->   "%or_ln125_683 = or i1 %and_ln125_752, i1 %and_ln125_754" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6656 'or' 'or_ln125_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_323)   --->   "%xor_ln125_431 = xor i1 %or_ln125_683, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6657 'xor' 'xor_ln125_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6658 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_323)   --->   "%and_ln125_755 = and i1 %tmp_1230, i1 %xor_ln125_431" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6658 'and' 'and_ln125_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6659 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_323 = or i1 %and_ln125_753, i1 %and_ln125_755" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6659 'or' 'or_ln125_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6660 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_191)   --->   "%select_ln125_438 = select i1 %and_ln125_767, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6660 'select' 'select_ln125_438' <Predicate = (or_ln125_329)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6661 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_191)   --->   "%select_ln125_439 = select i1 %or_ln125_329, i13 %select_ln125_438, i13 %sum_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6661 'select' 'select_ln125_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_191)   --->   "%shl_ln125_81 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_439, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6662 'bitconcatenate' 'shl_ln125_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_191)   --->   "%sext_ln125_82 = sext i22 %shl_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6663 'sext' 'sext_ln125_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6664 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_191 = add i28 %sext_ln125_82, i28 %mul_ln126_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6664 'add' 'add_ln125_191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6665 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_191, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6665 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%sum_274 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_191, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6666 'partselect' 'sum_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_191, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6667 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_191, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6668 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_771)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_191, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6669 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%or_ln125_330 = or i1 %tmp_1255, i1 %icmp_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6670 'or' 'or_ln125_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%and_ln125_770 = and i1 %or_ln125_330, i1 %tmp_1256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6671 'and' 'and_ln125_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node sum_275)   --->   "%zext_ln125_110 = zext i1 %and_ln125_770" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6672 'zext' 'zext_ln125_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6673 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_275 = add i13 %sum_274, i13 %zext_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6673 'add' 'sum_275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6674 [1/1] (0.00ns)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_275, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6674 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_771)   --->   "%xor_ln125_440 = xor i1 %tmp_1258, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6675 'xor' 'xor_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6676 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_771 = and i1 %tmp_1257, i1 %xor_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6676 'and' 'and_ln125_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6677 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_191, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6677 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6678 [1/1] (0.70ns)   --->   "%icmp_ln125_441 = icmp_eq  i5 %tmp_436, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6678 'icmp' 'icmp_ln125_441' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6679 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_191, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6679 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6680 [1/1] (0.70ns)   --->   "%icmp_ln125_442 = icmp_eq  i6 %tmp_438, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6680 'icmp' 'icmp_ln125_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6681 [1/1] (0.70ns)   --->   "%icmp_ln125_443 = icmp_eq  i6 %tmp_438, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6681 'icmp' 'icmp_ln125_443' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_774)   --->   "%select_ln125_440 = select i1 %and_ln125_771, i1 %icmp_ln125_442, i1 %icmp_ln125_443" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6682 'select' 'select_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_775)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_191, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6683 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6684 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_775)   --->   "%xor_ln125_878 = xor i1 %tmp_1259, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6684 'xor' 'xor_ln125_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_775)   --->   "%and_ln125_772 = and i1 %icmp_ln125_441, i1 %xor_ln125_878" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6685 'and' 'and_ln125_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6686 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_775)   --->   "%select_ln125_441 = select i1 %and_ln125_771, i1 %and_ln125_772, i1 %icmp_ln125_442" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6686 'select' 'select_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6687 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_332)   --->   "%and_ln125_773 = and i1 %and_ln125_771, i1 %icmp_ln125_442" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6687 'and' 'and_ln125_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_774)   --->   "%xor_ln125_441 = xor i1 %select_ln125_440, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6688 'xor' 'xor_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_774)   --->   "%or_ln125_331 = or i1 %tmp_1258, i1 %xor_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6689 'or' 'or_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_774)   --->   "%xor_ln125_442 = xor i1 %tmp_1254, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6690 'xor' 'xor_ln125_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_774 = and i1 %or_ln125_331, i1 %xor_ln125_442" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6691 'and' 'and_ln125_774' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6692 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_775 = and i1 %tmp_1258, i1 %select_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6692 'and' 'and_ln125_775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6693 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_332)   --->   "%or_ln125_686 = or i1 %and_ln125_773, i1 %and_ln125_775" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6693 'or' 'or_ln125_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6694 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_332)   --->   "%xor_ln125_443 = xor i1 %or_ln125_686, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6694 'xor' 'xor_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_332)   --->   "%and_ln125_776 = and i1 %tmp_1254, i1 %xor_ln125_443" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6695 'and' 'and_ln125_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6696 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_332 = or i1 %and_ln125_774, i1 %and_ln125_776" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6696 'or' 'or_ln125_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6697 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_193)   --->   "%select_ln125_442 = select i1 %and_ln125_774, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6697 'select' 'select_ln125_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_193)   --->   "%select_ln125_443 = select i1 %or_ln125_332, i13 %select_ln125_442, i13 %sum_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6698 'select' 'select_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6699 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_193)   --->   "%shl_ln125_82 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_443, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6699 'bitconcatenate' 'shl_ln125_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6700 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_193)   --->   "%sext_ln125_83 = sext i22 %shl_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6700 'sext' 'sext_ln125_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6701 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_193 = add i28 %sext_ln125_83, i28 %mul_ln126_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6701 'add' 'add_ln125_193' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6702 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_193, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6702 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6703 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%sum_276 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_193, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6703 'partselect' 'sum_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6704 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_193, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6704 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_193, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6705 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6706 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_778)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_193, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6706 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6707 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%or_ln125_333 = or i1 %tmp_1261, i1 %icmp_ln125_444" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6707 'or' 'or_ln125_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%and_ln125_777 = and i1 %or_ln125_333, i1 %tmp_1262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6708 'and' 'and_ln125_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6709 [1/1] (0.00ns) (grouped into LUT with out node sum_277)   --->   "%zext_ln125_111 = zext i1 %and_ln125_777" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6709 'zext' 'zext_ln125_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6710 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_277 = add i13 %sum_276, i13 %zext_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6710 'add' 'sum_277' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6711 [1/1] (0.00ns)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_277, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6711 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6712 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_778)   --->   "%xor_ln125_444 = xor i1 %tmp_1264, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6712 'xor' 'xor_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6713 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_778 = and i1 %tmp_1263, i1 %xor_ln125_444" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6713 'and' 'and_ln125_778' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6714 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_193, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6714 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6715 [1/1] (0.70ns)   --->   "%icmp_ln125_445 = icmp_eq  i5 %tmp_439, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6715 'icmp' 'icmp_ln125_445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6716 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_193, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6716 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6717 [1/1] (0.70ns)   --->   "%icmp_ln125_446 = icmp_eq  i6 %tmp_441, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6717 'icmp' 'icmp_ln125_446' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6718 [1/1] (0.70ns)   --->   "%icmp_ln125_447 = icmp_eq  i6 %tmp_441, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6718 'icmp' 'icmp_ln125_447' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_781)   --->   "%select_ln125_444 = select i1 %and_ln125_778, i1 %icmp_ln125_446, i1 %icmp_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6719 'select' 'select_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_782)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_193, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6720 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6721 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_782)   --->   "%xor_ln125_879 = xor i1 %tmp_1265, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6721 'xor' 'xor_ln125_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_782)   --->   "%and_ln125_779 = and i1 %icmp_ln125_445, i1 %xor_ln125_879" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6722 'and' 'and_ln125_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6723 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_782)   --->   "%select_ln125_445 = select i1 %and_ln125_778, i1 %and_ln125_779, i1 %icmp_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6723 'select' 'select_ln125_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6724 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_335)   --->   "%and_ln125_780 = and i1 %and_ln125_778, i1 %icmp_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6724 'and' 'and_ln125_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_781)   --->   "%xor_ln125_445 = xor i1 %select_ln125_444, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6725 'xor' 'xor_ln125_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_781)   --->   "%or_ln125_334 = or i1 %tmp_1264, i1 %xor_ln125_445" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6726 'or' 'or_ln125_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6727 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_781)   --->   "%xor_ln125_446 = xor i1 %tmp_1260, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6727 'xor' 'xor_ln125_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6728 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_781 = and i1 %or_ln125_334, i1 %xor_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6728 'and' 'and_ln125_781' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_782 = and i1 %tmp_1264, i1 %select_ln125_445" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6729 'and' 'and_ln125_782' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_335)   --->   "%or_ln125_687 = or i1 %and_ln125_780, i1 %and_ln125_782" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6730 'or' 'or_ln125_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_335)   --->   "%xor_ln125_447 = xor i1 %or_ln125_687, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6731 'xor' 'xor_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_335)   --->   "%and_ln125_783 = and i1 %tmp_1260, i1 %xor_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6732 'and' 'and_ln125_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6733 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_335 = or i1 %and_ln125_781, i1 %and_ln125_783" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6733 'or' 'or_ln125_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_198)   --->   "%select_ln125_454 = select i1 %and_ln125_795, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6734 'select' 'select_ln125_454' <Predicate = (or_ln125_341)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_198)   --->   "%select_ln125_455 = select i1 %or_ln125_341, i13 %select_ln125_454, i13 %sum_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6735 'select' 'select_ln125_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_198)   --->   "%shl_ln125_84 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_455, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6736 'bitconcatenate' 'shl_ln125_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_198)   --->   "%sext_ln125_85 = sext i22 %shl_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6737 'sext' 'sext_ln125_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6738 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_198 = add i28 %sext_ln125_85, i28 %mul_ln126_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6738 'add' 'add_ln125_198' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6739 [1/1] (0.00ns)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_198, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6739 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6740 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%sum_284 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_198, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6740 'partselect' 'sum_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6741 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_198, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6741 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6742 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_198, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6742 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6743 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_799)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_198, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6743 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6744 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%or_ln125_342 = or i1 %tmp_1285, i1 %icmp_ln125_456" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6744 'or' 'or_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%and_ln125_798 = and i1 %or_ln125_342, i1 %tmp_1286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6745 'and' 'and_ln125_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node sum_285)   --->   "%zext_ln125_114 = zext i1 %and_ln125_798" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6746 'zext' 'zext_ln125_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6747 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_285 = add i13 %sum_284, i13 %zext_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6747 'add' 'sum_285' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6748 [1/1] (0.00ns)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_285, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6748 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6749 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_799)   --->   "%xor_ln125_456 = xor i1 %tmp_1288, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6749 'xor' 'xor_ln125_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6750 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_799 = and i1 %tmp_1287, i1 %xor_ln125_456" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6750 'and' 'and_ln125_799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6751 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_198, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6751 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6752 [1/1] (0.70ns)   --->   "%icmp_ln125_457 = icmp_eq  i5 %tmp_452, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6752 'icmp' 'icmp_ln125_457' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6753 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_198, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6753 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6754 [1/1] (0.70ns)   --->   "%icmp_ln125_458 = icmp_eq  i6 %tmp_454, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6754 'icmp' 'icmp_ln125_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6755 [1/1] (0.70ns)   --->   "%icmp_ln125_459 = icmp_eq  i6 %tmp_454, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6755 'icmp' 'icmp_ln125_459' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_802)   --->   "%select_ln125_456 = select i1 %and_ln125_799, i1 %icmp_ln125_458, i1 %icmp_ln125_459" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6756 'select' 'select_ln125_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_803)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_198, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6757 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_803)   --->   "%xor_ln125_882 = xor i1 %tmp_1289, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6758 'xor' 'xor_ln125_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_803)   --->   "%and_ln125_800 = and i1 %icmp_ln125_457, i1 %xor_ln125_882" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6759 'and' 'and_ln125_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6760 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_803)   --->   "%select_ln125_457 = select i1 %and_ln125_799, i1 %and_ln125_800, i1 %icmp_ln125_458" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6760 'select' 'select_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_344)   --->   "%and_ln125_801 = and i1 %and_ln125_799, i1 %icmp_ln125_458" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6761 'and' 'and_ln125_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_802)   --->   "%xor_ln125_457 = xor i1 %select_ln125_456, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6762 'xor' 'xor_ln125_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_802)   --->   "%or_ln125_343 = or i1 %tmp_1288, i1 %xor_ln125_457" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6763 'or' 'or_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_802)   --->   "%xor_ln125_458 = xor i1 %tmp_1284, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6764 'xor' 'xor_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_802 = and i1 %or_ln125_343, i1 %xor_ln125_458" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6765 'and' 'and_ln125_802' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6766 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_803 = and i1 %tmp_1288, i1 %select_ln125_457" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6766 'and' 'and_ln125_803' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_344)   --->   "%or_ln125_690 = or i1 %and_ln125_801, i1 %and_ln125_803" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6767 'or' 'or_ln125_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6768 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_344)   --->   "%xor_ln125_459 = xor i1 %or_ln125_690, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6768 'xor' 'xor_ln125_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_344)   --->   "%and_ln125_804 = and i1 %tmp_1284, i1 %xor_ln125_459" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6769 'and' 'and_ln125_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6770 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_344 = or i1 %and_ln125_802, i1 %and_ln125_804" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6770 'or' 'or_ln125_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6771 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_200)   --->   "%select_ln125_458 = select i1 %and_ln125_802, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6771 'select' 'select_ln125_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6772 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_200)   --->   "%select_ln125_459 = select i1 %or_ln125_344, i13 %select_ln125_458, i13 %sum_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6772 'select' 'select_ln125_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6773 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_200)   --->   "%shl_ln125_85 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_459, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6773 'bitconcatenate' 'shl_ln125_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6774 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_200)   --->   "%sext_ln125_86 = sext i22 %shl_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6774 'sext' 'sext_ln125_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6775 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_200 = add i28 %sext_ln125_86, i28 %mul_ln126_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6775 'add' 'add_ln125_200' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6776 [1/1] (0.00ns)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_200, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6776 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%sum_286 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_200, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6777 'partselect' 'sum_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6778 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_200, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6778 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%tmp_1292 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_200, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6779 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6780 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_806)   --->   "%tmp_1293 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_200, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6780 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6781 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%or_ln125_345 = or i1 %tmp_1291, i1 %icmp_ln125_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6781 'or' 'or_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6782 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%and_ln125_805 = and i1 %or_ln125_345, i1 %tmp_1292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6782 'and' 'and_ln125_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6783 [1/1] (0.00ns) (grouped into LUT with out node sum_287)   --->   "%zext_ln125_115 = zext i1 %and_ln125_805" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6783 'zext' 'zext_ln125_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6784 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_287 = add i13 %sum_286, i13 %zext_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6784 'add' 'sum_287' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6785 [1/1] (0.00ns)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_287, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6785 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6786 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_806)   --->   "%xor_ln125_460 = xor i1 %tmp_1294, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6786 'xor' 'xor_ln125_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6787 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_806 = and i1 %tmp_1293, i1 %xor_ln125_460" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6787 'and' 'and_ln125_806' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6788 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_200, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6788 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6789 [1/1] (0.70ns)   --->   "%icmp_ln125_461 = icmp_eq  i5 %tmp_455, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6789 'icmp' 'icmp_ln125_461' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6790 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_200, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6790 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6791 [1/1] (0.70ns)   --->   "%icmp_ln125_462 = icmp_eq  i6 %tmp_457, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6791 'icmp' 'icmp_ln125_462' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6792 [1/1] (0.70ns)   --->   "%icmp_ln125_463 = icmp_eq  i6 %tmp_457, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6792 'icmp' 'icmp_ln125_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_809)   --->   "%select_ln125_460 = select i1 %and_ln125_806, i1 %icmp_ln125_462, i1 %icmp_ln125_463" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6793 'select' 'select_ln125_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_810)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_200, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6794 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_810)   --->   "%xor_ln125_883 = xor i1 %tmp_1295, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6795 'xor' 'xor_ln125_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_810)   --->   "%and_ln125_807 = and i1 %icmp_ln125_461, i1 %xor_ln125_883" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6796 'and' 'and_ln125_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6797 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_810)   --->   "%select_ln125_461 = select i1 %and_ln125_806, i1 %and_ln125_807, i1 %icmp_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6797 'select' 'select_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6798 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_347)   --->   "%and_ln125_808 = and i1 %and_ln125_806, i1 %icmp_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6798 'and' 'and_ln125_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_809)   --->   "%xor_ln125_461 = xor i1 %select_ln125_460, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6799 'xor' 'xor_ln125_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_809)   --->   "%or_ln125_346 = or i1 %tmp_1294, i1 %xor_ln125_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6800 'or' 'or_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6801 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_809)   --->   "%xor_ln125_462 = xor i1 %tmp_1290, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6801 'xor' 'xor_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6802 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_809 = and i1 %or_ln125_346, i1 %xor_ln125_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6802 'and' 'and_ln125_809' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6803 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_810 = and i1 %tmp_1294, i1 %select_ln125_461" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6803 'and' 'and_ln125_810' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6804 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_347)   --->   "%or_ln125_691 = or i1 %and_ln125_808, i1 %and_ln125_810" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6804 'or' 'or_ln125_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6805 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_347)   --->   "%xor_ln125_463 = xor i1 %or_ln125_691, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6805 'xor' 'xor_ln125_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6806 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_347)   --->   "%and_ln125_811 = and i1 %tmp_1290, i1 %xor_ln125_463" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6806 'and' 'and_ln125_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6807 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_347 = or i1 %and_ln125_809, i1 %and_ln125_811" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6807 'or' 'or_ln125_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6808 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_205)   --->   "%select_ln125_470 = select i1 %and_ln125_823, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6808 'select' 'select_ln125_470' <Predicate = (or_ln125_353)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_205)   --->   "%select_ln125_471 = select i1 %or_ln125_353, i13 %select_ln125_470, i13 %sum_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6809 'select' 'select_ln125_471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_205)   --->   "%shl_ln125_87 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_471, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6810 'bitconcatenate' 'shl_ln125_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6811 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_205)   --->   "%sext_ln125_88 = sext i22 %shl_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6811 'sext' 'sext_ln125_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6812 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_205 = add i28 %sext_ln125_88, i28 %mul_ln126_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6812 'add' 'add_ln125_205' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6813 [1/1] (0.00ns)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_205, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6813 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%sum_294 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_205, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6814 'partselect' 'sum_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_205, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6815 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_205, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6816 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6817 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_827)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_205, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6817 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%or_ln125_354 = or i1 %tmp_1315, i1 %icmp_ln125_472" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6818 'or' 'or_ln125_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%and_ln125_826 = and i1 %or_ln125_354, i1 %tmp_1316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6819 'and' 'and_ln125_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6820 [1/1] (0.00ns) (grouped into LUT with out node sum_295)   --->   "%zext_ln125_118 = zext i1 %and_ln125_826" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6820 'zext' 'zext_ln125_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6821 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_295 = add i13 %sum_294, i13 %zext_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6821 'add' 'sum_295' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6822 [1/1] (0.00ns)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_295, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6822 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6823 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_827)   --->   "%xor_ln125_472 = xor i1 %tmp_1318, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6823 'xor' 'xor_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6824 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_827 = and i1 %tmp_1317, i1 %xor_ln125_472" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6824 'and' 'and_ln125_827' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6825 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_205, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6825 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6826 [1/1] (0.70ns)   --->   "%icmp_ln125_473 = icmp_eq  i5 %tmp_468, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6826 'icmp' 'icmp_ln125_473' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6827 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_205, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6827 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6828 [1/1] (0.70ns)   --->   "%icmp_ln125_474 = icmp_eq  i6 %tmp_470, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6828 'icmp' 'icmp_ln125_474' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6829 [1/1] (0.70ns)   --->   "%icmp_ln125_475 = icmp_eq  i6 %tmp_470, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6829 'icmp' 'icmp_ln125_475' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_830)   --->   "%select_ln125_472 = select i1 %and_ln125_827, i1 %icmp_ln125_474, i1 %icmp_ln125_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6830 'select' 'select_ln125_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_831)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_205, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6831 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_831)   --->   "%xor_ln125_886 = xor i1 %tmp_1319, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6832 'xor' 'xor_ln125_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_831)   --->   "%and_ln125_828 = and i1 %icmp_ln125_473, i1 %xor_ln125_886" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6833 'and' 'and_ln125_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6834 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_831)   --->   "%select_ln125_473 = select i1 %and_ln125_827, i1 %and_ln125_828, i1 %icmp_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6834 'select' 'select_ln125_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6835 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_356)   --->   "%and_ln125_829 = and i1 %and_ln125_827, i1 %icmp_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6835 'and' 'and_ln125_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6836 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_830)   --->   "%xor_ln125_473 = xor i1 %select_ln125_472, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6836 'xor' 'xor_ln125_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6837 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_830)   --->   "%or_ln125_355 = or i1 %tmp_1318, i1 %xor_ln125_473" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6837 'or' 'or_ln125_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6838 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_830)   --->   "%xor_ln125_474 = xor i1 %tmp_1314, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6838 'xor' 'xor_ln125_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_830 = and i1 %or_ln125_355, i1 %xor_ln125_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6839 'and' 'and_ln125_830' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_831 = and i1 %tmp_1318, i1 %select_ln125_473" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6840 'and' 'and_ln125_831' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6841 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_356)   --->   "%or_ln125_694 = or i1 %and_ln125_829, i1 %and_ln125_831" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6841 'or' 'or_ln125_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6842 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_356)   --->   "%xor_ln125_475 = xor i1 %or_ln125_694, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6842 'xor' 'xor_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6843 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_356)   --->   "%and_ln125_832 = and i1 %tmp_1314, i1 %xor_ln125_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6843 'and' 'and_ln125_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6844 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_356 = or i1 %and_ln125_830, i1 %and_ln125_832" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6844 'or' 'or_ln125_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6845 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_207)   --->   "%select_ln125_474 = select i1 %and_ln125_830, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6845 'select' 'select_ln125_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6846 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_207)   --->   "%select_ln125_475 = select i1 %or_ln125_356, i13 %select_ln125_474, i13 %sum_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6846 'select' 'select_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6847 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_207)   --->   "%shl_ln125_88 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_475, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6847 'bitconcatenate' 'shl_ln125_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6848 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_207)   --->   "%sext_ln125_89 = sext i22 %shl_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6848 'sext' 'sext_ln125_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6849 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_207 = add i28 %sext_ln125_89, i28 %mul_ln126_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6849 'add' 'add_ln125_207' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6850 [1/1] (0.00ns)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_207, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6850 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6851 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%sum_296 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_207, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6851 'partselect' 'sum_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6852 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_207, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6852 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6853 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_207, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6853 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6854 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_834)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_207, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6854 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6855 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%or_ln125_357 = or i1 %tmp_1321, i1 %icmp_ln125_476" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6855 'or' 'or_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6856 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%and_ln125_833 = and i1 %or_ln125_357, i1 %tmp_1322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6856 'and' 'and_ln125_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6857 [1/1] (0.00ns) (grouped into LUT with out node sum_297)   --->   "%zext_ln125_119 = zext i1 %and_ln125_833" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6857 'zext' 'zext_ln125_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6858 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_297 = add i13 %sum_296, i13 %zext_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6858 'add' 'sum_297' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6859 [1/1] (0.00ns)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_297, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6859 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_834)   --->   "%xor_ln125_476 = xor i1 %tmp_1324, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6860 'xor' 'xor_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6861 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_834 = and i1 %tmp_1323, i1 %xor_ln125_476" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6861 'and' 'and_ln125_834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6862 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_207, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6862 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6863 [1/1] (0.70ns)   --->   "%icmp_ln125_477 = icmp_eq  i5 %tmp_471, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6863 'icmp' 'icmp_ln125_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6864 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_207, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6864 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6865 [1/1] (0.70ns)   --->   "%icmp_ln125_478 = icmp_eq  i6 %tmp_473, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6865 'icmp' 'icmp_ln125_478' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6866 [1/1] (0.70ns)   --->   "%icmp_ln125_479 = icmp_eq  i6 %tmp_473, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6866 'icmp' 'icmp_ln125_479' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_837)   --->   "%select_ln125_476 = select i1 %and_ln125_834, i1 %icmp_ln125_478, i1 %icmp_ln125_479" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6867 'select' 'select_ln125_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6868 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_838)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_207, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6868 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6869 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_838)   --->   "%xor_ln125_887 = xor i1 %tmp_1325, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6869 'xor' 'xor_ln125_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_838)   --->   "%and_ln125_835 = and i1 %icmp_ln125_477, i1 %xor_ln125_887" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6870 'and' 'and_ln125_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6871 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_838)   --->   "%select_ln125_477 = select i1 %and_ln125_834, i1 %and_ln125_835, i1 %icmp_ln125_478" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6871 'select' 'select_ln125_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6872 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_359)   --->   "%and_ln125_836 = and i1 %and_ln125_834, i1 %icmp_ln125_478" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6872 'and' 'and_ln125_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_837)   --->   "%xor_ln125_477 = xor i1 %select_ln125_476, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6873 'xor' 'xor_ln125_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_837)   --->   "%or_ln125_358 = or i1 %tmp_1324, i1 %xor_ln125_477" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6874 'or' 'or_ln125_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_837)   --->   "%xor_ln125_478 = xor i1 %tmp_1320, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6875 'xor' 'xor_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6876 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_837 = and i1 %or_ln125_358, i1 %xor_ln125_478" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6876 'and' 'and_ln125_837' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6877 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_838 = and i1 %tmp_1324, i1 %select_ln125_477" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6877 'and' 'and_ln125_838' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_359)   --->   "%or_ln125_695 = or i1 %and_ln125_836, i1 %and_ln125_838" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6878 'or' 'or_ln125_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_359)   --->   "%xor_ln125_479 = xor i1 %or_ln125_695, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6879 'xor' 'xor_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6880 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_359)   --->   "%and_ln125_839 = and i1 %tmp_1320, i1 %xor_ln125_479" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6880 'and' 'and_ln125_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6881 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_359 = or i1 %and_ln125_837, i1 %and_ln125_839" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6881 'or' 'or_ln125_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6882 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_212)   --->   "%select_ln125_486 = select i1 %and_ln125_851, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6882 'select' 'select_ln125_486' <Predicate = (or_ln125_365)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6883 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_212)   --->   "%select_ln125_487 = select i1 %or_ln125_365, i13 %select_ln125_486, i13 %sum_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6883 'select' 'select_ln125_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6884 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_212)   --->   "%shl_ln125_90 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_487, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6884 'bitconcatenate' 'shl_ln125_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_212)   --->   "%sext_ln125_91 = sext i22 %shl_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6885 'sext' 'sext_ln125_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6886 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_212 = add i28 %sext_ln125_91, i28 %mul_ln126_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6886 'add' 'add_ln125_212' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6887 [1/1] (0.00ns)   --->   "%tmp_1344 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_212, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6887 'bitselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6888 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%sum_304 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_212, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6888 'partselect' 'sum_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6889 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%tmp_1345 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_212, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6889 'bitselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%tmp_1346 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_212, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6890 'bitselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_855)   --->   "%tmp_1347 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_212, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6891 'bitselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%or_ln125_366 = or i1 %tmp_1345, i1 %icmp_ln125_488" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6892 'or' 'or_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6893 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%and_ln125_854 = and i1 %or_ln125_366, i1 %tmp_1346" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6893 'and' 'and_ln125_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6894 [1/1] (0.00ns) (grouped into LUT with out node sum_305)   --->   "%zext_ln125_122 = zext i1 %and_ln125_854" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6894 'zext' 'zext_ln125_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6895 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_305 = add i13 %sum_304, i13 %zext_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6895 'add' 'sum_305' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6896 [1/1] (0.00ns)   --->   "%tmp_1348 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_305, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6896 'bitselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6897 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_855)   --->   "%xor_ln125_488 = xor i1 %tmp_1348, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6897 'xor' 'xor_ln125_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6898 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_855 = and i1 %tmp_1347, i1 %xor_ln125_488" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6898 'and' 'and_ln125_855' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6899 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_212, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6899 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6900 [1/1] (0.70ns)   --->   "%icmp_ln125_489 = icmp_eq  i5 %tmp_484, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6900 'icmp' 'icmp_ln125_489' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6901 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_212, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6901 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6902 [1/1] (0.70ns)   --->   "%icmp_ln125_490 = icmp_eq  i6 %tmp_486, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6902 'icmp' 'icmp_ln125_490' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6903 [1/1] (0.70ns)   --->   "%icmp_ln125_491 = icmp_eq  i6 %tmp_486, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6903 'icmp' 'icmp_ln125_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6904 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_858)   --->   "%select_ln125_488 = select i1 %and_ln125_855, i1 %icmp_ln125_490, i1 %icmp_ln125_491" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6904 'select' 'select_ln125_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_859)   --->   "%tmp_1349 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_212, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6905 'bitselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_859)   --->   "%xor_ln125_890 = xor i1 %tmp_1349, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6906 'xor' 'xor_ln125_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_859)   --->   "%and_ln125_856 = and i1 %icmp_ln125_489, i1 %xor_ln125_890" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6907 'and' 'and_ln125_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_859)   --->   "%select_ln125_489 = select i1 %and_ln125_855, i1 %and_ln125_856, i1 %icmp_ln125_490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6908 'select' 'select_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_368)   --->   "%and_ln125_857 = and i1 %and_ln125_855, i1 %icmp_ln125_490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6909 'and' 'and_ln125_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_858)   --->   "%xor_ln125_489 = xor i1 %select_ln125_488, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6910 'xor' 'xor_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_858)   --->   "%or_ln125_367 = or i1 %tmp_1348, i1 %xor_ln125_489" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6911 'or' 'or_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6912 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_858)   --->   "%xor_ln125_490 = xor i1 %tmp_1344, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6912 'xor' 'xor_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6913 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_858 = and i1 %or_ln125_367, i1 %xor_ln125_490" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6913 'and' 'and_ln125_858' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6914 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_859 = and i1 %tmp_1348, i1 %select_ln125_489" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6914 'and' 'and_ln125_859' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6915 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_368)   --->   "%or_ln125_698 = or i1 %and_ln125_857, i1 %and_ln125_859" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6915 'or' 'or_ln125_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6916 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_368)   --->   "%xor_ln125_491 = xor i1 %or_ln125_698, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6916 'xor' 'xor_ln125_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6917 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_368)   --->   "%and_ln125_860 = and i1 %tmp_1344, i1 %xor_ln125_491" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6917 'and' 'and_ln125_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6918 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_368 = or i1 %and_ln125_858, i1 %and_ln125_860" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6918 'or' 'or_ln125_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_214)   --->   "%select_ln125_490 = select i1 %and_ln125_858, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6919 'select' 'select_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_214)   --->   "%select_ln125_491 = select i1 %or_ln125_368, i13 %select_ln125_490, i13 %sum_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6920 'select' 'select_ln125_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_214)   --->   "%shl_ln125_91 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_491, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6921 'bitconcatenate' 'shl_ln125_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_214)   --->   "%sext_ln125_92 = sext i22 %shl_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6922 'sext' 'sext_ln125_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6923 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_214 = add i28 %sext_ln125_92, i28 %mul_ln126_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6923 'add' 'add_ln125_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6924 [1/1] (0.00ns)   --->   "%tmp_1350 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_214, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6924 'bitselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6925 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%sum_306 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_214, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6925 'partselect' 'sum_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%tmp_1351 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_214, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6926 'bitselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6927 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%tmp_1352 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_214, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6927 'bitselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6928 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_862)   --->   "%tmp_1353 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_214, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6928 'bitselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%or_ln125_369 = or i1 %tmp_1351, i1 %icmp_ln125_492" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6929 'or' 'or_ln125_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6930 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%and_ln125_861 = and i1 %or_ln125_369, i1 %tmp_1352" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6930 'and' 'and_ln125_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6931 [1/1] (0.00ns) (grouped into LUT with out node sum_307)   --->   "%zext_ln125_123 = zext i1 %and_ln125_861" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6931 'zext' 'zext_ln125_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6932 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_307 = add i13 %sum_306, i13 %zext_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6932 'add' 'sum_307' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6933 [1/1] (0.00ns)   --->   "%tmp_1354 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_307, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6933 'bitselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6934 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_862)   --->   "%xor_ln125_492 = xor i1 %tmp_1354, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6934 'xor' 'xor_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6935 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_862 = and i1 %tmp_1353, i1 %xor_ln125_492" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6935 'and' 'and_ln125_862' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6936 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_214, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6936 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6937 [1/1] (0.70ns)   --->   "%icmp_ln125_493 = icmp_eq  i5 %tmp_487, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6937 'icmp' 'icmp_ln125_493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6938 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_214, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6938 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6939 [1/1] (0.70ns)   --->   "%icmp_ln125_494 = icmp_eq  i6 %tmp_489, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6939 'icmp' 'icmp_ln125_494' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6940 [1/1] (0.70ns)   --->   "%icmp_ln125_495 = icmp_eq  i6 %tmp_489, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6940 'icmp' 'icmp_ln125_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6941 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_865)   --->   "%select_ln125_492 = select i1 %and_ln125_862, i1 %icmp_ln125_494, i1 %icmp_ln125_495" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6941 'select' 'select_ln125_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_866)   --->   "%tmp_1355 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_214, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6942 'bitselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_866)   --->   "%xor_ln125_891 = xor i1 %tmp_1355, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6943 'xor' 'xor_ln125_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_866)   --->   "%and_ln125_863 = and i1 %icmp_ln125_493, i1 %xor_ln125_891" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6944 'and' 'and_ln125_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_866)   --->   "%select_ln125_493 = select i1 %and_ln125_862, i1 %and_ln125_863, i1 %icmp_ln125_494" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6945 'select' 'select_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6946 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_371)   --->   "%and_ln125_864 = and i1 %and_ln125_862, i1 %icmp_ln125_494" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6946 'and' 'and_ln125_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6947 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_865)   --->   "%xor_ln125_493 = xor i1 %select_ln125_492, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6947 'xor' 'xor_ln125_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6948 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_865)   --->   "%or_ln125_370 = or i1 %tmp_1354, i1 %xor_ln125_493" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6948 'or' 'or_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6949 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_865)   --->   "%xor_ln125_494 = xor i1 %tmp_1350, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6949 'xor' 'xor_ln125_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6950 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_865 = and i1 %or_ln125_370, i1 %xor_ln125_494" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6950 'and' 'and_ln125_865' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6951 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_866 = and i1 %tmp_1354, i1 %select_ln125_493" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6951 'and' 'and_ln125_866' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_371)   --->   "%or_ln125_699 = or i1 %and_ln125_864, i1 %and_ln125_866" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6952 'or' 'or_ln125_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_371)   --->   "%xor_ln125_495 = xor i1 %or_ln125_699, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6953 'xor' 'xor_ln125_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6954 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_371)   --->   "%and_ln125_867 = and i1 %tmp_1350, i1 %xor_ln125_495" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6954 'and' 'and_ln125_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6955 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_371 = or i1 %and_ln125_865, i1 %and_ln125_867" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6955 'or' 'or_ln125_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6956 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_219)   --->   "%select_ln125_502 = select i1 %and_ln125_879, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6956 'select' 'select_ln125_502' <Predicate = (or_ln125_377)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6957 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_219)   --->   "%select_ln125_503 = select i1 %or_ln125_377, i13 %select_ln125_502, i13 %sum_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6957 'select' 'select_ln125_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6958 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_219)   --->   "%shl_ln125_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_503, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6958 'bitconcatenate' 'shl_ln125_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_219)   --->   "%sext_ln125_94 = sext i22 %shl_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6959 'sext' 'sext_ln125_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6960 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_219 = add i28 %sext_ln125_94, i28 %mul_ln126_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6960 'add' 'add_ln125_219' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6961 [1/1] (0.00ns)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_219, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6961 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6962 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%sum_314 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_219, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6962 'partselect' 'sum_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6963 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_219, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 6963 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6964 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_219, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6964 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_883)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_219, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6965 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6966 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%or_ln125_378 = or i1 %tmp_1375, i1 %icmp_ln125_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6966 'or' 'or_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6967 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%and_ln125_882 = and i1 %or_ln125_378, i1 %tmp_1376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6967 'and' 'and_ln125_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6968 [1/1] (0.00ns) (grouped into LUT with out node sum_315)   --->   "%zext_ln125_126 = zext i1 %and_ln125_882" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6968 'zext' 'zext_ln125_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6969 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_315 = add i13 %sum_314, i13 %zext_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6969 'add' 'sum_315' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6970 [1/1] (0.00ns)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_315, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6970 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6971 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_883)   --->   "%xor_ln125_504 = xor i1 %tmp_1378, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6971 'xor' 'xor_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6972 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_883 = and i1 %tmp_1377, i1 %xor_ln125_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6972 'and' 'and_ln125_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6973 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_219, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6973 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6974 [1/1] (0.70ns)   --->   "%icmp_ln125_505 = icmp_eq  i5 %tmp_500, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6974 'icmp' 'icmp_ln125_505' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6975 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_219, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6975 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6976 [1/1] (0.70ns)   --->   "%icmp_ln125_506 = icmp_eq  i6 %tmp_502, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6976 'icmp' 'icmp_ln125_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6977 [1/1] (0.70ns)   --->   "%icmp_ln125_507 = icmp_eq  i6 %tmp_502, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6977 'icmp' 'icmp_ln125_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_886)   --->   "%select_ln125_504 = select i1 %and_ln125_883, i1 %icmp_ln125_506, i1 %icmp_ln125_507" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6978 'select' 'select_ln125_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6979 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_887)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_219, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6979 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_887)   --->   "%xor_ln125_894 = xor i1 %tmp_1379, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6980 'xor' 'xor_ln125_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_887)   --->   "%and_ln125_884 = and i1 %icmp_ln125_505, i1 %xor_ln125_894" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6981 'and' 'and_ln125_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6982 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_887)   --->   "%select_ln125_505 = select i1 %and_ln125_883, i1 %and_ln125_884, i1 %icmp_ln125_506" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6982 'select' 'select_ln125_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_380)   --->   "%and_ln125_885 = and i1 %and_ln125_883, i1 %icmp_ln125_506" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6983 'and' 'and_ln125_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_886)   --->   "%xor_ln125_505 = xor i1 %select_ln125_504, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6984 'xor' 'xor_ln125_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_886)   --->   "%or_ln125_379 = or i1 %tmp_1378, i1 %xor_ln125_505" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6985 'or' 'or_ln125_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_886)   --->   "%xor_ln125_506 = xor i1 %tmp_1374, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6986 'xor' 'xor_ln125_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6987 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_886 = and i1 %or_ln125_379, i1 %xor_ln125_506" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6987 'and' 'and_ln125_886' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6988 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_887 = and i1 %tmp_1378, i1 %select_ln125_505" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6988 'and' 'and_ln125_887' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_380)   --->   "%or_ln125_702 = or i1 %and_ln125_885, i1 %and_ln125_887" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6989 'or' 'or_ln125_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_380)   --->   "%xor_ln125_507 = xor i1 %or_ln125_702, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6990 'xor' 'xor_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_380)   --->   "%and_ln125_888 = and i1 %tmp_1374, i1 %xor_ln125_507" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6991 'and' 'and_ln125_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6992 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_380 = or i1 %and_ln125_886, i1 %and_ln125_888" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6992 'or' 'or_ln125_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6993 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_221)   --->   "%select_ln125_506 = select i1 %and_ln125_886, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6993 'select' 'select_ln125_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6994 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_221)   --->   "%select_ln125_507 = select i1 %or_ln125_380, i13 %select_ln125_506, i13 %sum_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6994 'select' 'select_ln125_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6995 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_221)   --->   "%shl_ln125_94 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_507, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6995 'bitconcatenate' 'shl_ln125_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6996 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_221)   --->   "%sext_ln125_95 = sext i22 %shl_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6996 'sext' 'sext_ln125_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6997 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_221 = add i28 %sext_ln125_95, i28 %mul_ln126_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6997 'add' 'add_ln125_221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6998 [1/1] (0.00ns)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_221, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6998 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6999 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%sum_316 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_221, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 6999 'partselect' 'sum_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7000 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_221, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7000 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_221, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7001 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_890)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_221, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7002 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%or_ln125_381 = or i1 %tmp_1381, i1 %icmp_ln125_508" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7003 'or' 'or_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7004 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%and_ln125_889 = and i1 %or_ln125_381, i1 %tmp_1382" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7004 'and' 'and_ln125_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node sum_317)   --->   "%zext_ln125_127 = zext i1 %and_ln125_889" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7005 'zext' 'zext_ln125_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7006 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_317 = add i13 %sum_316, i13 %zext_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7006 'add' 'sum_317' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7007 [1/1] (0.00ns)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_317, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7007 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7008 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_890)   --->   "%xor_ln125_508 = xor i1 %tmp_1384, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7008 'xor' 'xor_ln125_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7009 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_890 = and i1 %tmp_1383, i1 %xor_ln125_508" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7009 'and' 'and_ln125_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7010 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_221, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7010 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7011 [1/1] (0.70ns)   --->   "%icmp_ln125_509 = icmp_eq  i5 %tmp_503, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7011 'icmp' 'icmp_ln125_509' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7012 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_221, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7012 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7013 [1/1] (0.70ns)   --->   "%icmp_ln125_510 = icmp_eq  i6 %tmp_505, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7013 'icmp' 'icmp_ln125_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7014 [1/1] (0.70ns)   --->   "%icmp_ln125_511 = icmp_eq  i6 %tmp_505, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7014 'icmp' 'icmp_ln125_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_893)   --->   "%select_ln125_508 = select i1 %and_ln125_890, i1 %icmp_ln125_510, i1 %icmp_ln125_511" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7015 'select' 'select_ln125_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_894)   --->   "%tmp_1385 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_221, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7016 'bitselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_894)   --->   "%xor_ln125_895 = xor i1 %tmp_1385, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7017 'xor' 'xor_ln125_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_894)   --->   "%and_ln125_891 = and i1 %icmp_ln125_509, i1 %xor_ln125_895" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7018 'and' 'and_ln125_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_894)   --->   "%select_ln125_509 = select i1 %and_ln125_890, i1 %and_ln125_891, i1 %icmp_ln125_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7019 'select' 'select_ln125_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_383)   --->   "%and_ln125_892 = and i1 %and_ln125_890, i1 %icmp_ln125_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7020 'and' 'and_ln125_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7021 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_893)   --->   "%xor_ln125_509 = xor i1 %select_ln125_508, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7021 'xor' 'xor_ln125_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7022 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_893)   --->   "%or_ln125_382 = or i1 %tmp_1384, i1 %xor_ln125_509" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7022 'or' 'or_ln125_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_893)   --->   "%xor_ln125_510 = xor i1 %tmp_1380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7023 'xor' 'xor_ln125_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_893 = and i1 %or_ln125_382, i1 %xor_ln125_510" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7024 'and' 'and_ln125_893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7025 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_894 = and i1 %tmp_1384, i1 %select_ln125_509" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7025 'and' 'and_ln125_894' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7026 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_383)   --->   "%or_ln125_703 = or i1 %and_ln125_892, i1 %and_ln125_894" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7026 'or' 'or_ln125_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7027 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_383)   --->   "%xor_ln125_511 = xor i1 %or_ln125_703, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7027 'xor' 'xor_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7028 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_383)   --->   "%and_ln125_895 = and i1 %tmp_1380, i1 %xor_ln125_511" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7028 'and' 'and_ln125_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7029 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_383 = or i1 %and_ln125_893, i1 %and_ln125_895" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7029 'or' 'or_ln125_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7030 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_226)   --->   "%select_ln125_518 = select i1 %and_ln125_907, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7030 'select' 'select_ln125_518' <Predicate = (or_ln125_389)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_226)   --->   "%select_ln125_519 = select i1 %or_ln125_389, i13 %select_ln125_518, i13 %sum_323" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7031 'select' 'select_ln125_519' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7032 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_226)   --->   "%shl_ln125_96 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_519, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7032 'bitconcatenate' 'shl_ln125_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7033 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_226)   --->   "%sext_ln125_97 = sext i22 %shl_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7033 'sext' 'sext_ln125_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7034 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_226 = add i28 %sext_ln125_97, i28 %mul_ln126_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7034 'add' 'add_ln125_226' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7035 [1/1] (0.00ns)   --->   "%tmp_1404 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_226, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7035 'bitselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7036 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%sum_324 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_226, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7036 'partselect' 'sum_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7037 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%tmp_1405 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_226, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7037 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7038 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%tmp_1406 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_226, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7038 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7039 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_911)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_226, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7039 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7040 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%or_ln125_390 = or i1 %tmp_1405, i1 %icmp_ln125_520" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7040 'or' 'or_ln125_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7041 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%and_ln125_910 = and i1 %or_ln125_390, i1 %tmp_1406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7041 'and' 'and_ln125_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7042 [1/1] (0.00ns) (grouped into LUT with out node sum_325)   --->   "%zext_ln125_130 = zext i1 %and_ln125_910" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7042 'zext' 'zext_ln125_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7043 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_325 = add i13 %sum_324, i13 %zext_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7043 'add' 'sum_325' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7044 [1/1] (0.00ns)   --->   "%tmp_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_325, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7044 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_911)   --->   "%xor_ln125_520 = xor i1 %tmp_1408, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7045 'xor' 'xor_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7046 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_911 = and i1 %tmp_1407, i1 %xor_ln125_520" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7046 'and' 'and_ln125_911' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7047 [1/1] (0.00ns)   --->   "%tmp_516 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_226, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7047 'partselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7048 [1/1] (0.70ns)   --->   "%icmp_ln125_521 = icmp_eq  i5 %tmp_516, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7048 'icmp' 'icmp_ln125_521' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7049 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_226, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7049 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7050 [1/1] (0.70ns)   --->   "%icmp_ln125_522 = icmp_eq  i6 %tmp_518, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7050 'icmp' 'icmp_ln125_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7051 [1/1] (0.70ns)   --->   "%icmp_ln125_523 = icmp_eq  i6 %tmp_518, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7051 'icmp' 'icmp_ln125_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_914)   --->   "%select_ln125_520 = select i1 %and_ln125_911, i1 %icmp_ln125_522, i1 %icmp_ln125_523" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7052 'select' 'select_ln125_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_915)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_226, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7053 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_915)   --->   "%xor_ln125_898 = xor i1 %tmp_1409, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7054 'xor' 'xor_ln125_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_915)   --->   "%and_ln125_912 = and i1 %icmp_ln125_521, i1 %xor_ln125_898" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7055 'and' 'and_ln125_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_915)   --->   "%select_ln125_521 = select i1 %and_ln125_911, i1 %and_ln125_912, i1 %icmp_ln125_522" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7056 'select' 'select_ln125_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7057 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_392)   --->   "%and_ln125_913 = and i1 %and_ln125_911, i1 %icmp_ln125_522" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7057 'and' 'and_ln125_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7058 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_914)   --->   "%xor_ln125_521 = xor i1 %select_ln125_520, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7058 'xor' 'xor_ln125_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_914)   --->   "%or_ln125_391 = or i1 %tmp_1408, i1 %xor_ln125_521" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7059 'or' 'or_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7060 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_914)   --->   "%xor_ln125_522 = xor i1 %tmp_1404, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7060 'xor' 'xor_ln125_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7061 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_914 = and i1 %or_ln125_391, i1 %xor_ln125_522" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7061 'and' 'and_ln125_914' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7062 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_915 = and i1 %tmp_1408, i1 %select_ln125_521" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7062 'and' 'and_ln125_915' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7063 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_392)   --->   "%or_ln125_706 = or i1 %and_ln125_913, i1 %and_ln125_915" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7063 'or' 'or_ln125_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7064 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_392)   --->   "%xor_ln125_523 = xor i1 %or_ln125_706, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7064 'xor' 'xor_ln125_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7065 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_392)   --->   "%and_ln125_916 = and i1 %tmp_1404, i1 %xor_ln125_523" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7065 'and' 'and_ln125_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7066 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_392 = or i1 %and_ln125_914, i1 %and_ln125_916" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7066 'or' 'or_ln125_392' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_228)   --->   "%select_ln125_522 = select i1 %and_ln125_914, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7067 'select' 'select_ln125_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_228)   --->   "%select_ln125_523 = select i1 %or_ln125_392, i13 %select_ln125_522, i13 %sum_325" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7068 'select' 'select_ln125_523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7069 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_228)   --->   "%shl_ln125_97 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_523, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7069 'bitconcatenate' 'shl_ln125_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7070 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_228)   --->   "%sext_ln125_98 = sext i22 %shl_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7070 'sext' 'sext_ln125_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7071 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_228 = add i28 %sext_ln125_98, i28 %mul_ln126_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7071 'add' 'add_ln125_228' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7072 [1/1] (0.00ns)   --->   "%tmp_1410 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_228, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7072 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7073 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%sum_326 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_228, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7073 'partselect' 'sum_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7074 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%tmp_1411 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_228, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7074 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7075 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_228, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7075 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7076 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_918)   --->   "%tmp_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_228, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7076 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%or_ln125_393 = or i1 %tmp_1411, i1 %icmp_ln125_524" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7077 'or' 'or_ln125_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%and_ln125_917 = and i1 %or_ln125_393, i1 %tmp_1412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7078 'and' 'and_ln125_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node sum_327)   --->   "%zext_ln125_131 = zext i1 %and_ln125_917" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7079 'zext' 'zext_ln125_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7080 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_327 = add i13 %sum_326, i13 %zext_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7080 'add' 'sum_327' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7081 [1/1] (0.00ns)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_327, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7081 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_918)   --->   "%xor_ln125_524 = xor i1 %tmp_1414, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7082 'xor' 'xor_ln125_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7083 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_918 = and i1 %tmp_1413, i1 %xor_ln125_524" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7083 'and' 'and_ln125_918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7084 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_228, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7084 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7085 [1/1] (0.70ns)   --->   "%icmp_ln125_525 = icmp_eq  i5 %tmp_519, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7085 'icmp' 'icmp_ln125_525' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7086 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_228, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7086 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7087 [1/1] (0.70ns)   --->   "%icmp_ln125_526 = icmp_eq  i6 %tmp_521, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7087 'icmp' 'icmp_ln125_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7088 [1/1] (0.70ns)   --->   "%icmp_ln125_527 = icmp_eq  i6 %tmp_521, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7088 'icmp' 'icmp_ln125_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7089 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_921)   --->   "%select_ln125_524 = select i1 %and_ln125_918, i1 %icmp_ln125_526, i1 %icmp_ln125_527" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7089 'select' 'select_ln125_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7090 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_922)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_228, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7090 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_922)   --->   "%xor_ln125_899 = xor i1 %tmp_1415, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7091 'xor' 'xor_ln125_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_922)   --->   "%and_ln125_919 = and i1 %icmp_ln125_525, i1 %xor_ln125_899" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7092 'and' 'and_ln125_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7093 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_922)   --->   "%select_ln125_525 = select i1 %and_ln125_918, i1 %and_ln125_919, i1 %icmp_ln125_526" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7093 'select' 'select_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7094 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_395)   --->   "%and_ln125_920 = and i1 %and_ln125_918, i1 %icmp_ln125_526" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7094 'and' 'and_ln125_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7095 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_921)   --->   "%xor_ln125_525 = xor i1 %select_ln125_524, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7095 'xor' 'xor_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7096 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_921)   --->   "%or_ln125_394 = or i1 %tmp_1414, i1 %xor_ln125_525" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7096 'or' 'or_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7097 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_921)   --->   "%xor_ln125_526 = xor i1 %tmp_1410, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7097 'xor' 'xor_ln125_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7098 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_921 = and i1 %or_ln125_394, i1 %xor_ln125_526" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7098 'and' 'and_ln125_921' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7099 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_922 = and i1 %tmp_1414, i1 %select_ln125_525" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7099 'and' 'and_ln125_922' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7100 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_395)   --->   "%or_ln125_707 = or i1 %and_ln125_920, i1 %and_ln125_922" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7100 'or' 'or_ln125_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_395)   --->   "%xor_ln125_527 = xor i1 %or_ln125_707, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7101 'xor' 'xor_ln125_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7102 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_395)   --->   "%and_ln125_923 = and i1 %tmp_1410, i1 %xor_ln125_527" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7102 'and' 'and_ln125_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_395 = or i1 %and_ln125_921, i1 %and_ln125_923" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7103 'or' 'or_ln125_395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7104 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_233)   --->   "%select_ln125_534 = select i1 %and_ln125_935, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7104 'select' 'select_ln125_534' <Predicate = (or_ln125_401)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7105 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_233)   --->   "%select_ln125_535 = select i1 %or_ln125_401, i13 %select_ln125_534, i13 %sum_333" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7105 'select' 'select_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_233)   --->   "%shl_ln125_99 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_535, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7106 'bitconcatenate' 'shl_ln125_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_233)   --->   "%sext_ln125_100 = sext i22 %shl_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7107 'sext' 'sext_ln125_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7108 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_233 = add i28 %sext_ln125_100, i28 %mul_ln126_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7108 'add' 'add_ln125_233' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7109 [1/1] (0.00ns)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_233, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7109 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7110 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%sum_334 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_233, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7110 'partselect' 'sum_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7111 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_233, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7111 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%tmp_1436 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_233, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7112 'bitselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_939)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_233, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7113 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%or_ln125_402 = or i1 %tmp_1435, i1 %icmp_ln125_536" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7114 'or' 'or_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7115 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%and_ln125_938 = and i1 %or_ln125_402, i1 %tmp_1436" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7115 'and' 'and_ln125_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7116 [1/1] (0.00ns) (grouped into LUT with out node sum_335)   --->   "%zext_ln125_134 = zext i1 %and_ln125_938" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7116 'zext' 'zext_ln125_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7117 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_335 = add i13 %sum_334, i13 %zext_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7117 'add' 'sum_335' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7118 [1/1] (0.00ns)   --->   "%tmp_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_335, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7118 'bitselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_939)   --->   "%xor_ln125_536 = xor i1 %tmp_1438, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7119 'xor' 'xor_ln125_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_939 = and i1 %tmp_1437, i1 %xor_ln125_536" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7120 'and' 'and_ln125_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7121 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_233, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7121 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7122 [1/1] (0.70ns)   --->   "%icmp_ln125_537 = icmp_eq  i5 %tmp_532, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7122 'icmp' 'icmp_ln125_537' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7123 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_233, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7123 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7124 [1/1] (0.70ns)   --->   "%icmp_ln125_538 = icmp_eq  i6 %tmp_534, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7124 'icmp' 'icmp_ln125_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7125 [1/1] (0.70ns)   --->   "%icmp_ln125_539 = icmp_eq  i6 %tmp_534, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7125 'icmp' 'icmp_ln125_539' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7126 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_942)   --->   "%select_ln125_536 = select i1 %and_ln125_939, i1 %icmp_ln125_538, i1 %icmp_ln125_539" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7126 'select' 'select_ln125_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7127 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_943)   --->   "%tmp_1439 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_233, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7127 'bitselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_943)   --->   "%xor_ln125_902 = xor i1 %tmp_1439, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7128 'xor' 'xor_ln125_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_943)   --->   "%and_ln125_940 = and i1 %icmp_ln125_537, i1 %xor_ln125_902" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7129 'and' 'and_ln125_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_943)   --->   "%select_ln125_537 = select i1 %and_ln125_939, i1 %and_ln125_940, i1 %icmp_ln125_538" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7130 'select' 'select_ln125_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7131 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_404)   --->   "%and_ln125_941 = and i1 %and_ln125_939, i1 %icmp_ln125_538" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7131 'and' 'and_ln125_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_942)   --->   "%xor_ln125_537 = xor i1 %select_ln125_536, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7132 'xor' 'xor_ln125_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_942)   --->   "%or_ln125_403 = or i1 %tmp_1438, i1 %xor_ln125_537" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7133 'or' 'or_ln125_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7134 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_942)   --->   "%xor_ln125_538 = xor i1 %tmp_1434, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7134 'xor' 'xor_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7135 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_942 = and i1 %or_ln125_403, i1 %xor_ln125_538" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7135 'and' 'and_ln125_942' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7136 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_943 = and i1 %tmp_1438, i1 %select_ln125_537" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7136 'and' 'and_ln125_943' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_404)   --->   "%or_ln125_710 = or i1 %and_ln125_941, i1 %and_ln125_943" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7137 'or' 'or_ln125_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7138 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_404)   --->   "%xor_ln125_539 = xor i1 %or_ln125_710, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7138 'xor' 'xor_ln125_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7139 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_404)   --->   "%and_ln125_944 = and i1 %tmp_1434, i1 %xor_ln125_539" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7139 'and' 'and_ln125_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7140 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_404 = or i1 %and_ln125_942, i1 %and_ln125_944" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7140 'or' 'or_ln125_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_235)   --->   "%select_ln125_538 = select i1 %and_ln125_942, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7141 'select' 'select_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_235)   --->   "%select_ln125_539 = select i1 %or_ln125_404, i13 %select_ln125_538, i13 %sum_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7142 'select' 'select_ln125_539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_235)   --->   "%shl_ln125_100 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_539, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7143 'bitconcatenate' 'shl_ln125_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_235)   --->   "%sext_ln125_101 = sext i22 %shl_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7144 'sext' 'sext_ln125_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7145 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_235 = add i28 %sext_ln125_101, i28 %mul_ln126_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7145 'add' 'add_ln125_235' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7146 [1/1] (0.00ns)   --->   "%tmp_1440 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_235, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7146 'bitselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7147 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%sum_336 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_235, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7147 'partselect' 'sum_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%tmp_1441 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_235, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7148 'bitselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%tmp_1442 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_235, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7149 'bitselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7150 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_946)   --->   "%tmp_1443 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_235, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7150 'bitselect' 'tmp_1443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7151 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%or_ln125_405 = or i1 %tmp_1441, i1 %icmp_ln125_540" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7151 'or' 'or_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7152 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%and_ln125_945 = and i1 %or_ln125_405, i1 %tmp_1442" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7152 'and' 'and_ln125_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7153 [1/1] (0.00ns) (grouped into LUT with out node sum_337)   --->   "%zext_ln125_135 = zext i1 %and_ln125_945" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7153 'zext' 'zext_ln125_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7154 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_337 = add i13 %sum_336, i13 %zext_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7154 'add' 'sum_337' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7155 [1/1] (0.00ns)   --->   "%tmp_1444 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_337, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7155 'bitselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7156 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_946)   --->   "%xor_ln125_540 = xor i1 %tmp_1444, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7156 'xor' 'xor_ln125_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_946 = and i1 %tmp_1443, i1 %xor_ln125_540" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7157 'and' 'and_ln125_946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7158 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_235, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7158 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7159 [1/1] (0.70ns)   --->   "%icmp_ln125_541 = icmp_eq  i5 %tmp_535, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7159 'icmp' 'icmp_ln125_541' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7160 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_235, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7160 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7161 [1/1] (0.70ns)   --->   "%icmp_ln125_542 = icmp_eq  i6 %tmp_537, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7161 'icmp' 'icmp_ln125_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7162 [1/1] (0.70ns)   --->   "%icmp_ln125_543 = icmp_eq  i6 %tmp_537, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7162 'icmp' 'icmp_ln125_543' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_949)   --->   "%select_ln125_540 = select i1 %and_ln125_946, i1 %icmp_ln125_542, i1 %icmp_ln125_543" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7163 'select' 'select_ln125_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_950)   --->   "%tmp_1445 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_235, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7164 'bitselect' 'tmp_1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_950)   --->   "%xor_ln125_903 = xor i1 %tmp_1445, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7165 'xor' 'xor_ln125_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_950)   --->   "%and_ln125_947 = and i1 %icmp_ln125_541, i1 %xor_ln125_903" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7166 'and' 'and_ln125_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_950)   --->   "%select_ln125_541 = select i1 %and_ln125_946, i1 %and_ln125_947, i1 %icmp_ln125_542" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7167 'select' 'select_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7168 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_407)   --->   "%and_ln125_948 = and i1 %and_ln125_946, i1 %icmp_ln125_542" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7168 'and' 'and_ln125_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_949)   --->   "%xor_ln125_541 = xor i1 %select_ln125_540, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7169 'xor' 'xor_ln125_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_949)   --->   "%or_ln125_406 = or i1 %tmp_1444, i1 %xor_ln125_541" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7170 'or' 'or_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_949)   --->   "%xor_ln125_542 = xor i1 %tmp_1440, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7171 'xor' 'xor_ln125_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7172 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_949 = and i1 %or_ln125_406, i1 %xor_ln125_542" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7172 'and' 'and_ln125_949' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7173 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_950 = and i1 %tmp_1444, i1 %select_ln125_541" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7173 'and' 'and_ln125_950' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7174 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_407)   --->   "%or_ln125_711 = or i1 %and_ln125_948, i1 %and_ln125_950" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7174 'or' 'or_ln125_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7175 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_407)   --->   "%xor_ln125_543 = xor i1 %or_ln125_711, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7175 'xor' 'xor_ln125_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7176 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_407)   --->   "%and_ln125_951 = and i1 %tmp_1440, i1 %xor_ln125_543" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7176 'and' 'and_ln125_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7177 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_407 = or i1 %and_ln125_949, i1 %and_ln125_951" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7177 'or' 'or_ln125_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_240)   --->   "%select_ln125_550 = select i1 %and_ln125_963, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7178 'select' 'select_ln125_550' <Predicate = (or_ln125_413)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_240)   --->   "%select_ln125_551 = select i1 %or_ln125_413, i13 %select_ln125_550, i13 %sum_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7179 'select' 'select_ln125_551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_240)   --->   "%shl_ln125_102 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_551, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7180 'bitconcatenate' 'shl_ln125_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7181 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_240)   --->   "%sext_ln125_103 = sext i22 %shl_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7181 'sext' 'sext_ln125_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7182 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_240 = add i28 %sext_ln125_103, i28 %mul_ln126_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7182 'add' 'add_ln125_240' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7183 [1/1] (0.00ns)   --->   "%tmp_1464 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_240, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7183 'bitselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7184 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%sum_344 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_240, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7184 'partselect' 'sum_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_240, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7185 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%tmp_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_240, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7186 'bitselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7187 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_967)   --->   "%tmp_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_240, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7187 'bitselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7188 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%or_ln125_414 = or i1 %tmp_1465, i1 %icmp_ln125_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7188 'or' 'or_ln125_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7189 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%and_ln125_966 = and i1 %or_ln125_414, i1 %tmp_1466" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7189 'and' 'and_ln125_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7190 [1/1] (0.00ns) (grouped into LUT with out node sum_345)   --->   "%zext_ln125_138 = zext i1 %and_ln125_966" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7190 'zext' 'zext_ln125_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7191 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_345 = add i13 %sum_344, i13 %zext_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7191 'add' 'sum_345' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7192 [1/1] (0.00ns)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_345, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7192 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7193 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_967)   --->   "%xor_ln125_552 = xor i1 %tmp_1468, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7193 'xor' 'xor_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_967 = and i1 %tmp_1467, i1 %xor_ln125_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7194 'and' 'and_ln125_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7195 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_240, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7195 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7196 [1/1] (0.70ns)   --->   "%icmp_ln125_553 = icmp_eq  i5 %tmp_548, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7196 'icmp' 'icmp_ln125_553' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7197 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_240, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7197 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7198 [1/1] (0.70ns)   --->   "%icmp_ln125_554 = icmp_eq  i6 %tmp_550, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7198 'icmp' 'icmp_ln125_554' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7199 [1/1] (0.70ns)   --->   "%icmp_ln125_555 = icmp_eq  i6 %tmp_550, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7199 'icmp' 'icmp_ln125_555' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_970)   --->   "%select_ln125_552 = select i1 %and_ln125_967, i1 %icmp_ln125_554, i1 %icmp_ln125_555" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7200 'select' 'select_ln125_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7201 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_971)   --->   "%tmp_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_240, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7201 'bitselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7202 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_971)   --->   "%xor_ln125_906 = xor i1 %tmp_1469, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7202 'xor' 'xor_ln125_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_971)   --->   "%and_ln125_968 = and i1 %icmp_ln125_553, i1 %xor_ln125_906" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7203 'and' 'and_ln125_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7204 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_971)   --->   "%select_ln125_553 = select i1 %and_ln125_967, i1 %and_ln125_968, i1 %icmp_ln125_554" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7204 'select' 'select_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_416)   --->   "%and_ln125_969 = and i1 %and_ln125_967, i1 %icmp_ln125_554" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7205 'and' 'and_ln125_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_970)   --->   "%xor_ln125_553 = xor i1 %select_ln125_552, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7206 'xor' 'xor_ln125_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_970)   --->   "%or_ln125_415 = or i1 %tmp_1468, i1 %xor_ln125_553" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7207 'or' 'or_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_970)   --->   "%xor_ln125_554 = xor i1 %tmp_1464, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7208 'xor' 'xor_ln125_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7209 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_970 = and i1 %or_ln125_415, i1 %xor_ln125_554" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7209 'and' 'and_ln125_970' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7210 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_971 = and i1 %tmp_1468, i1 %select_ln125_553" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7210 'and' 'and_ln125_971' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7211 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_416)   --->   "%or_ln125_714 = or i1 %and_ln125_969, i1 %and_ln125_971" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7211 'or' 'or_ln125_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_416)   --->   "%xor_ln125_555 = xor i1 %or_ln125_714, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7212 'xor' 'xor_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_416)   --->   "%and_ln125_972 = and i1 %tmp_1464, i1 %xor_ln125_555" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7213 'and' 'and_ln125_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7214 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_416 = or i1 %and_ln125_970, i1 %and_ln125_972" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7214 'or' 'or_ln125_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_242)   --->   "%select_ln125_554 = select i1 %and_ln125_970, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7215 'select' 'select_ln125_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7216 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_242)   --->   "%select_ln125_555 = select i1 %or_ln125_416, i13 %select_ln125_554, i13 %sum_345" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7216 'select' 'select_ln125_555' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7217 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_242)   --->   "%shl_ln125_103 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_555, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7217 'bitconcatenate' 'shl_ln125_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7218 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_242)   --->   "%sext_ln125_104 = sext i22 %shl_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7218 'sext' 'sext_ln125_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7219 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_242 = add i28 %sext_ln125_104, i28 %mul_ln126_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7219 'add' 'add_ln125_242' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7220 [1/1] (0.00ns)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_242, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7220 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7221 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%sum_346 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_242, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7221 'partselect' 'sum_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%tmp_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_242, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7222 'bitselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7223 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%tmp_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_242, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7223 'bitselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7224 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_974)   --->   "%tmp_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_242, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7224 'bitselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7225 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%or_ln125_417 = or i1 %tmp_1471, i1 %icmp_ln125_556" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7225 'or' 'or_ln125_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7226 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%and_ln125_973 = and i1 %or_ln125_417, i1 %tmp_1472" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7226 'and' 'and_ln125_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7227 [1/1] (0.00ns) (grouped into LUT with out node sum_347)   --->   "%zext_ln125_139 = zext i1 %and_ln125_973" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7227 'zext' 'zext_ln125_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7228 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_347 = add i13 %sum_346, i13 %zext_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7228 'add' 'sum_347' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7229 [1/1] (0.00ns)   --->   "%tmp_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_347, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7229 'bitselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7230 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_974)   --->   "%xor_ln125_556 = xor i1 %tmp_1474, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7230 'xor' 'xor_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_974 = and i1 %tmp_1473, i1 %xor_ln125_556" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7231 'and' 'and_ln125_974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7232 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_242, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7232 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7233 [1/1] (0.70ns)   --->   "%icmp_ln125_557 = icmp_eq  i5 %tmp_551, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7233 'icmp' 'icmp_ln125_557' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7234 [1/1] (0.00ns)   --->   "%tmp_553 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_242, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7234 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7235 [1/1] (0.70ns)   --->   "%icmp_ln125_558 = icmp_eq  i6 %tmp_553, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7235 'icmp' 'icmp_ln125_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7236 [1/1] (0.70ns)   --->   "%icmp_ln125_559 = icmp_eq  i6 %tmp_553, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7236 'icmp' 'icmp_ln125_559' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7237 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_977)   --->   "%select_ln125_556 = select i1 %and_ln125_974, i1 %icmp_ln125_558, i1 %icmp_ln125_559" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7237 'select' 'select_ln125_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7238 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_978)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_242, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7238 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7239 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_978)   --->   "%xor_ln125_907 = xor i1 %tmp_1475, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7239 'xor' 'xor_ln125_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_978)   --->   "%and_ln125_975 = and i1 %icmp_ln125_557, i1 %xor_ln125_907" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7240 'and' 'and_ln125_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_978)   --->   "%select_ln125_557 = select i1 %and_ln125_974, i1 %and_ln125_975, i1 %icmp_ln125_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7241 'select' 'select_ln125_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_419)   --->   "%and_ln125_976 = and i1 %and_ln125_974, i1 %icmp_ln125_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7242 'and' 'and_ln125_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7243 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_977)   --->   "%xor_ln125_557 = xor i1 %select_ln125_556, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7243 'xor' 'xor_ln125_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7244 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_977)   --->   "%or_ln125_418 = or i1 %tmp_1474, i1 %xor_ln125_557" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7244 'or' 'or_ln125_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7245 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_977)   --->   "%xor_ln125_558 = xor i1 %tmp_1470, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7245 'xor' 'xor_ln125_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_977 = and i1 %or_ln125_418, i1 %xor_ln125_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7246 'and' 'and_ln125_977' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_978 = and i1 %tmp_1474, i1 %select_ln125_557" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7247 'and' 'and_ln125_978' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7248 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_419)   --->   "%or_ln125_715 = or i1 %and_ln125_976, i1 %and_ln125_978" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7248 'or' 'or_ln125_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7249 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_419)   --->   "%xor_ln125_559 = xor i1 %or_ln125_715, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7249 'xor' 'xor_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7250 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_419)   --->   "%and_ln125_979 = and i1 %tmp_1470, i1 %xor_ln125_559" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7250 'and' 'and_ln125_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_419 = or i1 %and_ln125_977, i1 %and_ln125_979" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7251 'or' 'or_ln125_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_247)   --->   "%select_ln125_566 = select i1 %and_ln125_991, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7252 'select' 'select_ln125_566' <Predicate = (or_ln125_425)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7253 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_247)   --->   "%select_ln125_567 = select i1 %or_ln125_425, i13 %select_ln125_566, i13 %sum_353" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7253 'select' 'select_ln125_567' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7254 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_247)   --->   "%shl_ln125_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_567, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7254 'bitconcatenate' 'shl_ln125_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7255 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_247)   --->   "%sext_ln125_106 = sext i22 %shl_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7255 'sext' 'sext_ln125_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7256 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_247 = add i28 %sext_ln125_106, i28 %mul_ln126_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7256 'add' 'add_ln125_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7257 [1/1] (0.00ns)   --->   "%tmp_1494 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_247, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7257 'bitselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%sum_354 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_247, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7258 'partselect' 'sum_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7259 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%tmp_1495 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_247, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7259 'bitselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7260 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%tmp_1496 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_247, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7260 'bitselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7261 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_995)   --->   "%tmp_1497 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_247, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7261 'bitselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7262 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%or_ln125_426 = or i1 %tmp_1495, i1 %icmp_ln125_568" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7262 'or' 'or_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%and_ln125_994 = and i1 %or_ln125_426, i1 %tmp_1496" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7263 'and' 'and_ln125_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7264 [1/1] (0.00ns) (grouped into LUT with out node sum_355)   --->   "%zext_ln125_142 = zext i1 %and_ln125_994" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7264 'zext' 'zext_ln125_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7265 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_355 = add i13 %sum_354, i13 %zext_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7265 'add' 'sum_355' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7266 [1/1] (0.00ns)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_355, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7266 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7267 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_995)   --->   "%xor_ln125_568 = xor i1 %tmp_1498, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7267 'xor' 'xor_ln125_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_995 = and i1 %tmp_1497, i1 %xor_ln125_568" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7268 'and' 'and_ln125_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7269 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_247, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7269 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7270 [1/1] (0.70ns)   --->   "%icmp_ln125_569 = icmp_eq  i5 %tmp_564, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7270 'icmp' 'icmp_ln125_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7271 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_247, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7271 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7272 [1/1] (0.70ns)   --->   "%icmp_ln125_570 = icmp_eq  i6 %tmp_566, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7272 'icmp' 'icmp_ln125_570' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7273 [1/1] (0.70ns)   --->   "%icmp_ln125_571 = icmp_eq  i6 %tmp_566, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7273 'icmp' 'icmp_ln125_571' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_998)   --->   "%select_ln125_568 = select i1 %and_ln125_995, i1 %icmp_ln125_570, i1 %icmp_ln125_571" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7274 'select' 'select_ln125_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_999)   --->   "%tmp_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_247, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7275 'bitselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_999)   --->   "%xor_ln125_910 = xor i1 %tmp_1499, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7276 'xor' 'xor_ln125_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7277 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_999)   --->   "%and_ln125_996 = and i1 %icmp_ln125_569, i1 %xor_ln125_910" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7277 'and' 'and_ln125_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7278 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_999)   --->   "%select_ln125_569 = select i1 %and_ln125_995, i1 %and_ln125_996, i1 %icmp_ln125_570" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7278 'select' 'select_ln125_569' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7279 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_428)   --->   "%and_ln125_997 = and i1 %and_ln125_995, i1 %icmp_ln125_570" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7279 'and' 'and_ln125_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7280 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_998)   --->   "%xor_ln125_569 = xor i1 %select_ln125_568, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7280 'xor' 'xor_ln125_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_998)   --->   "%or_ln125_427 = or i1 %tmp_1498, i1 %xor_ln125_569" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7281 'or' 'or_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7282 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_998)   --->   "%xor_ln125_570 = xor i1 %tmp_1494, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7282 'xor' 'xor_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_998 = and i1 %or_ln125_427, i1 %xor_ln125_570" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7283 'and' 'and_ln125_998' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_999 = and i1 %tmp_1498, i1 %select_ln125_569" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7284 'and' 'and_ln125_999' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7285 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_428)   --->   "%or_ln125_718 = or i1 %and_ln125_997, i1 %and_ln125_999" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7285 'or' 'or_ln125_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_428)   --->   "%xor_ln125_571 = xor i1 %or_ln125_718, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7286 'xor' 'xor_ln125_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_428)   --->   "%and_ln125_1000 = and i1 %tmp_1494, i1 %xor_ln125_571" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7287 'and' 'and_ln125_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_428 = or i1 %and_ln125_998, i1 %and_ln125_1000" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7288 'or' 'or_ln125_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7289 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_249)   --->   "%select_ln125_570 = select i1 %and_ln125_998, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7289 'select' 'select_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7290 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_249)   --->   "%select_ln125_571 = select i1 %or_ln125_428, i13 %select_ln125_570, i13 %sum_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7290 'select' 'select_ln125_571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7291 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_249)   --->   "%shl_ln125_106 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_571, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7291 'bitconcatenate' 'shl_ln125_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7292 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_249)   --->   "%sext_ln125_107 = sext i22 %shl_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7292 'sext' 'sext_ln125_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7293 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_249 = add i28 %sext_ln125_107, i28 %mul_ln126_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7293 'add' 'add_ln125_249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7294 [1/1] (0.00ns)   --->   "%tmp_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_249, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7294 'bitselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7295 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%sum_356 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_249, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7295 'partselect' 'sum_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7296 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%tmp_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_249, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7296 'bitselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%tmp_1502 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_249, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7297 'bitselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7298 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1002)   --->   "%tmp_1503 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_249, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7298 'bitselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7299 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%or_ln125_429 = or i1 %tmp_1501, i1 %icmp_ln125_572" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7299 'or' 'or_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7300 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%and_ln125_1001 = and i1 %or_ln125_429, i1 %tmp_1502" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7300 'and' 'and_ln125_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7301 [1/1] (0.00ns) (grouped into LUT with out node sum_357)   --->   "%zext_ln125_143 = zext i1 %and_ln125_1001" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7301 'zext' 'zext_ln125_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7302 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_357 = add i13 %sum_356, i13 %zext_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7302 'add' 'sum_357' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7303 [1/1] (0.00ns)   --->   "%tmp_1504 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_357, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7303 'bitselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1002)   --->   "%xor_ln125_572 = xor i1 %tmp_1504, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7304 'xor' 'xor_ln125_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7305 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1002 = and i1 %tmp_1503, i1 %xor_ln125_572" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7305 'and' 'and_ln125_1002' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7306 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_249, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7306 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7307 [1/1] (0.70ns)   --->   "%icmp_ln125_573 = icmp_eq  i5 %tmp_567, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7307 'icmp' 'icmp_ln125_573' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7308 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_249, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7308 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7309 [1/1] (0.70ns)   --->   "%icmp_ln125_574 = icmp_eq  i6 %tmp_569, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7309 'icmp' 'icmp_ln125_574' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7310 [1/1] (0.70ns)   --->   "%icmp_ln125_575 = icmp_eq  i6 %tmp_569, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7310 'icmp' 'icmp_ln125_575' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7311 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1005)   --->   "%select_ln125_572 = select i1 %and_ln125_1002, i1 %icmp_ln125_574, i1 %icmp_ln125_575" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7311 'select' 'select_ln125_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7312 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1006)   --->   "%tmp_1505 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_249, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7312 'bitselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7313 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1006)   --->   "%xor_ln125_911 = xor i1 %tmp_1505, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7313 'xor' 'xor_ln125_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7314 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1006)   --->   "%and_ln125_1003 = and i1 %icmp_ln125_573, i1 %xor_ln125_911" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7314 'and' 'and_ln125_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7315 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1006)   --->   "%select_ln125_573 = select i1 %and_ln125_1002, i1 %and_ln125_1003, i1 %icmp_ln125_574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7315 'select' 'select_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7316 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_431)   --->   "%and_ln125_1004 = and i1 %and_ln125_1002, i1 %icmp_ln125_574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7316 'and' 'and_ln125_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7317 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1005)   --->   "%xor_ln125_573 = xor i1 %select_ln125_572, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7317 'xor' 'xor_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7318 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1005)   --->   "%or_ln125_430 = or i1 %tmp_1504, i1 %xor_ln125_573" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7318 'or' 'or_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7319 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1005)   --->   "%xor_ln125_574 = xor i1 %tmp_1500, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7319 'xor' 'xor_ln125_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1005 = and i1 %or_ln125_430, i1 %xor_ln125_574" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7320 'and' 'and_ln125_1005' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1006 = and i1 %tmp_1504, i1 %select_ln125_573" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7321 'and' 'and_ln125_1006' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7322 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_431)   --->   "%or_ln125_719 = or i1 %and_ln125_1004, i1 %and_ln125_1006" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7322 'or' 'or_ln125_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7323 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_431)   --->   "%xor_ln125_575 = xor i1 %or_ln125_719, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7323 'xor' 'xor_ln125_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7324 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_431)   --->   "%and_ln125_1007 = and i1 %tmp_1500, i1 %xor_ln125_575" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7324 'and' 'and_ln125_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7325 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_431 = or i1 %and_ln125_1005, i1 %and_ln125_1007" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7325 'or' 'or_ln125_431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7326 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_254)   --->   "%select_ln125_582 = select i1 %and_ln125_1019, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7326 'select' 'select_ln125_582' <Predicate = (or_ln125_437)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7327 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_254)   --->   "%select_ln125_583 = select i1 %or_ln125_437, i13 %select_ln125_582, i13 %sum_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7327 'select' 'select_ln125_583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7328 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_254)   --->   "%shl_ln125_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_583, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7328 'bitconcatenate' 'shl_ln125_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7329 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_254)   --->   "%sext_ln125_109 = sext i22 %shl_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7329 'sext' 'sext_ln125_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7330 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_254 = add i28 %sext_ln125_109, i28 %mul_ln126_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7330 'add' 'add_ln125_254' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7331 [1/1] (0.00ns)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_254, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7331 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7332 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%sum_364 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_254, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7332 'partselect' 'sum_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7333 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%tmp_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_254, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7333 'bitselect' 'tmp_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7334 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_254, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7334 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7335 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1023)   --->   "%tmp_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_254, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7335 'bitselect' 'tmp_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7336 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%or_ln125_438 = or i1 %tmp_1525, i1 %icmp_ln125_584" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7336 'or' 'or_ln125_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7337 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%and_ln125_1022 = and i1 %or_ln125_438, i1 %tmp_1526" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7337 'and' 'and_ln125_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7338 [1/1] (0.00ns) (grouped into LUT with out node sum_365)   --->   "%zext_ln125_146 = zext i1 %and_ln125_1022" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7338 'zext' 'zext_ln125_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7339 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_365 = add i13 %sum_364, i13 %zext_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7339 'add' 'sum_365' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7340 [1/1] (0.00ns)   --->   "%tmp_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_365, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7340 'bitselect' 'tmp_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1023)   --->   "%xor_ln125_584 = xor i1 %tmp_1528, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7341 'xor' 'xor_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7342 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1023 = and i1 %tmp_1527, i1 %xor_ln125_584" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7342 'and' 'and_ln125_1023' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7343 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_254, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7343 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7344 [1/1] (0.70ns)   --->   "%icmp_ln125_585 = icmp_eq  i5 %tmp_580, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7344 'icmp' 'icmp_ln125_585' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7345 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_254, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7345 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7346 [1/1] (0.70ns)   --->   "%icmp_ln125_586 = icmp_eq  i6 %tmp_582, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7346 'icmp' 'icmp_ln125_586' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7347 [1/1] (0.70ns)   --->   "%icmp_ln125_587 = icmp_eq  i6 %tmp_582, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7347 'icmp' 'icmp_ln125_587' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7348 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1026)   --->   "%select_ln125_584 = select i1 %and_ln125_1023, i1 %icmp_ln125_586, i1 %icmp_ln125_587" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7348 'select' 'select_ln125_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1027)   --->   "%tmp_1529 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_254, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7349 'bitselect' 'tmp_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7350 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1027)   --->   "%xor_ln125_914 = xor i1 %tmp_1529, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7350 'xor' 'xor_ln125_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7351 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1027)   --->   "%and_ln125_1024 = and i1 %icmp_ln125_585, i1 %xor_ln125_914" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7351 'and' 'and_ln125_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7352 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1027)   --->   "%select_ln125_585 = select i1 %and_ln125_1023, i1 %and_ln125_1024, i1 %icmp_ln125_586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7352 'select' 'select_ln125_585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_440)   --->   "%and_ln125_1025 = and i1 %and_ln125_1023, i1 %icmp_ln125_586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7353 'and' 'and_ln125_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7354 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1026)   --->   "%xor_ln125_585 = xor i1 %select_ln125_584, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7354 'xor' 'xor_ln125_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7355 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1026)   --->   "%or_ln125_439 = or i1 %tmp_1528, i1 %xor_ln125_585" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7355 'or' 'or_ln125_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7356 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1026)   --->   "%xor_ln125_586 = xor i1 %tmp_1524, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7356 'xor' 'xor_ln125_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1026 = and i1 %or_ln125_439, i1 %xor_ln125_586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7357 'and' 'and_ln125_1026' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1027 = and i1 %tmp_1528, i1 %select_ln125_585" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7358 'and' 'and_ln125_1027' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7359 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_440)   --->   "%or_ln125_722 = or i1 %and_ln125_1025, i1 %and_ln125_1027" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7359 'or' 'or_ln125_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7360 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_440)   --->   "%xor_ln125_587 = xor i1 %or_ln125_722, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7360 'xor' 'xor_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7361 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_440)   --->   "%and_ln125_1028 = and i1 %tmp_1524, i1 %xor_ln125_587" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7361 'and' 'and_ln125_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7362 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_440 = or i1 %and_ln125_1026, i1 %and_ln125_1028" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7362 'or' 'or_ln125_440' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7363 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_256)   --->   "%select_ln125_586 = select i1 %and_ln125_1026, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7363 'select' 'select_ln125_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7364 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_256)   --->   "%select_ln125_587 = select i1 %or_ln125_440, i13 %select_ln125_586, i13 %sum_365" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7364 'select' 'select_ln125_587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7365 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_256)   --->   "%shl_ln125_109 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_587, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7365 'bitconcatenate' 'shl_ln125_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7366 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_256)   --->   "%sext_ln125_110 = sext i22 %shl_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7366 'sext' 'sext_ln125_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7367 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_256 = add i28 %sext_ln125_110, i28 %mul_ln126_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7367 'add' 'add_ln125_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7368 [1/1] (0.00ns)   --->   "%tmp_1530 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_256, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7368 'bitselect' 'tmp_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%sum_366 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_256, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7369 'partselect' 'sum_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%tmp_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_256, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7370 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%tmp_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_256, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7371 'bitselect' 'tmp_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7372 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1030)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_256, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7372 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7373 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%or_ln125_441 = or i1 %tmp_1531, i1 %icmp_ln125_588" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7373 'or' 'or_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7374 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%and_ln125_1029 = and i1 %or_ln125_441, i1 %tmp_1532" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7374 'and' 'and_ln125_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7375 [1/1] (0.00ns) (grouped into LUT with out node sum_367)   --->   "%zext_ln125_147 = zext i1 %and_ln125_1029" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7375 'zext' 'zext_ln125_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7376 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_367 = add i13 %sum_366, i13 %zext_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7376 'add' 'sum_367' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7377 [1/1] (0.00ns)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_367, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7377 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7378 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1030)   --->   "%xor_ln125_588 = xor i1 %tmp_1534, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7378 'xor' 'xor_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7379 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1030 = and i1 %tmp_1533, i1 %xor_ln125_588" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7379 'and' 'and_ln125_1030' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7380 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_256, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7380 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7381 [1/1] (0.70ns)   --->   "%icmp_ln125_589 = icmp_eq  i5 %tmp_583, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7381 'icmp' 'icmp_ln125_589' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7382 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_256, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7382 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7383 [1/1] (0.70ns)   --->   "%icmp_ln125_590 = icmp_eq  i6 %tmp_585, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7383 'icmp' 'icmp_ln125_590' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7384 [1/1] (0.70ns)   --->   "%icmp_ln125_591 = icmp_eq  i6 %tmp_585, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7384 'icmp' 'icmp_ln125_591' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7385 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1033)   --->   "%select_ln125_588 = select i1 %and_ln125_1030, i1 %icmp_ln125_590, i1 %icmp_ln125_591" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7385 'select' 'select_ln125_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1034)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_256, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7386 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1034)   --->   "%xor_ln125_915 = xor i1 %tmp_1535, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7387 'xor' 'xor_ln125_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7388 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1034)   --->   "%and_ln125_1031 = and i1 %icmp_ln125_589, i1 %xor_ln125_915" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7388 'and' 'and_ln125_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7389 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1034)   --->   "%select_ln125_589 = select i1 %and_ln125_1030, i1 %and_ln125_1031, i1 %icmp_ln125_590" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7389 'select' 'select_ln125_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7390 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_443)   --->   "%and_ln125_1032 = and i1 %and_ln125_1030, i1 %icmp_ln125_590" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7390 'and' 'and_ln125_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7391 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1033)   --->   "%xor_ln125_589 = xor i1 %select_ln125_588, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7391 'xor' 'xor_ln125_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7392 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1033)   --->   "%or_ln125_442 = or i1 %tmp_1534, i1 %xor_ln125_589" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7392 'or' 'or_ln125_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1033)   --->   "%xor_ln125_590 = xor i1 %tmp_1530, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7393 'xor' 'xor_ln125_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7394 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1033 = and i1 %or_ln125_442, i1 %xor_ln125_590" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7394 'and' 'and_ln125_1033' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7395 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1034 = and i1 %tmp_1534, i1 %select_ln125_589" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7395 'and' 'and_ln125_1034' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_443)   --->   "%or_ln125_723 = or i1 %and_ln125_1032, i1 %and_ln125_1034" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7396 'or' 'or_ln125_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_443)   --->   "%xor_ln125_591 = xor i1 %or_ln125_723, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7397 'xor' 'xor_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_443)   --->   "%and_ln125_1035 = and i1 %tmp_1530, i1 %xor_ln125_591" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7398 'and' 'and_ln125_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7399 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_443 = or i1 %and_ln125_1033, i1 %and_ln125_1035" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7399 'or' 'or_ln125_443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7400 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_261)   --->   "%select_ln125_598 = select i1 %and_ln125_1047, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7400 'select' 'select_ln125_598' <Predicate = (or_ln125_449)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7401 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_261)   --->   "%select_ln125_599 = select i1 %or_ln125_449, i13 %select_ln125_598, i13 %sum_373" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7401 'select' 'select_ln125_599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7402 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_261)   --->   "%shl_ln125_111 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_599, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7402 'bitconcatenate' 'shl_ln125_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_261)   --->   "%sext_ln125_112 = sext i22 %shl_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7403 'sext' 'sext_ln125_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7404 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_261 = add i28 %sext_ln125_112, i28 %mul_ln126_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7404 'add' 'add_ln125_261' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7405 [1/1] (0.00ns)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_261, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7405 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7406 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%sum_374 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_261, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7406 'partselect' 'sum_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7407 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%tmp_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_261, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7407 'bitselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7408 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%tmp_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_261, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7408 'bitselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7409 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1051)   --->   "%tmp_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_261, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7409 'bitselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7410 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%or_ln125_450 = or i1 %tmp_1555, i1 %icmp_ln125_600" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7410 'or' 'or_ln125_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7411 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%and_ln125_1050 = and i1 %or_ln125_450, i1 %tmp_1556" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7411 'and' 'and_ln125_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7412 [1/1] (0.00ns) (grouped into LUT with out node sum_375)   --->   "%zext_ln125_150 = zext i1 %and_ln125_1050" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7412 'zext' 'zext_ln125_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7413 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_375 = add i13 %sum_374, i13 %zext_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7413 'add' 'sum_375' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7414 [1/1] (0.00ns)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_375, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7414 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7415 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1051)   --->   "%xor_ln125_600 = xor i1 %tmp_1558, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7415 'xor' 'xor_ln125_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7416 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1051 = and i1 %tmp_1557, i1 %xor_ln125_600" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7416 'and' 'and_ln125_1051' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7417 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_261, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7417 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7418 [1/1] (0.70ns)   --->   "%icmp_ln125_601 = icmp_eq  i5 %tmp_596, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7418 'icmp' 'icmp_ln125_601' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7419 [1/1] (0.00ns)   --->   "%tmp_598 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_261, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7419 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7420 [1/1] (0.70ns)   --->   "%icmp_ln125_602 = icmp_eq  i6 %tmp_598, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7420 'icmp' 'icmp_ln125_602' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7421 [1/1] (0.70ns)   --->   "%icmp_ln125_603 = icmp_eq  i6 %tmp_598, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7421 'icmp' 'icmp_ln125_603' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7422 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1054)   --->   "%select_ln125_600 = select i1 %and_ln125_1051, i1 %icmp_ln125_602, i1 %icmp_ln125_603" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7422 'select' 'select_ln125_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1055)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_261, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7423 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1055)   --->   "%xor_ln125_918 = xor i1 %tmp_1559, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7424 'xor' 'xor_ln125_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7425 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1055)   --->   "%and_ln125_1052 = and i1 %icmp_ln125_601, i1 %xor_ln125_918" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7425 'and' 'and_ln125_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7426 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1055)   --->   "%select_ln125_601 = select i1 %and_ln125_1051, i1 %and_ln125_1052, i1 %icmp_ln125_602" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7426 'select' 'select_ln125_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7427 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_452)   --->   "%and_ln125_1053 = and i1 %and_ln125_1051, i1 %icmp_ln125_602" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7427 'and' 'and_ln125_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7428 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1054)   --->   "%xor_ln125_601 = xor i1 %select_ln125_600, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7428 'xor' 'xor_ln125_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1054)   --->   "%or_ln125_451 = or i1 %tmp_1558, i1 %xor_ln125_601" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7429 'or' 'or_ln125_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7430 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1054)   --->   "%xor_ln125_602 = xor i1 %tmp_1554, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7430 'xor' 'xor_ln125_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7431 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1054 = and i1 %or_ln125_451, i1 %xor_ln125_602" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7431 'and' 'and_ln125_1054' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1055 = and i1 %tmp_1558, i1 %select_ln125_601" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7432 'and' 'and_ln125_1055' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_452)   --->   "%or_ln125_726 = or i1 %and_ln125_1053, i1 %and_ln125_1055" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7433 'or' 'or_ln125_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7434 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_452)   --->   "%xor_ln125_603 = xor i1 %or_ln125_726, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7434 'xor' 'xor_ln125_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7435 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_452)   --->   "%and_ln125_1056 = and i1 %tmp_1554, i1 %xor_ln125_603" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7435 'and' 'and_ln125_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7436 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_452 = or i1 %and_ln125_1054, i1 %and_ln125_1056" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7436 'or' 'or_ln125_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_263)   --->   "%select_ln125_602 = select i1 %and_ln125_1054, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7437 'select' 'select_ln125_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7438 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_263)   --->   "%select_ln125_603 = select i1 %or_ln125_452, i13 %select_ln125_602, i13 %sum_375" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7438 'select' 'select_ln125_603' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7439 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_263)   --->   "%shl_ln125_112 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_603, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7439 'bitconcatenate' 'shl_ln125_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7440 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_263)   --->   "%sext_ln125_113 = sext i22 %shl_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7440 'sext' 'sext_ln125_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7441 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_263 = add i28 %sext_ln125_113, i28 %mul_ln126_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7441 'add' 'add_ln125_263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7442 [1/1] (0.00ns)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_263, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7442 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7443 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%sum_376 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_263, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7443 'partselect' 'sum_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7444 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_263, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7444 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7445 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_263, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7445 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7446 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1058)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_263, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7446 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%or_ln125_453 = or i1 %tmp_1561, i1 %icmp_ln125_604" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7447 'or' 'or_ln125_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7448 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%and_ln125_1057 = and i1 %or_ln125_453, i1 %tmp_1562" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7448 'and' 'and_ln125_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7449 [1/1] (0.00ns) (grouped into LUT with out node sum_377)   --->   "%zext_ln125_151 = zext i1 %and_ln125_1057" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7449 'zext' 'zext_ln125_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7450 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_377 = add i13 %sum_376, i13 %zext_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7450 'add' 'sum_377' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7451 [1/1] (0.00ns)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_377, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7451 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7452 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1058)   --->   "%xor_ln125_604 = xor i1 %tmp_1564, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7452 'xor' 'xor_ln125_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1058 = and i1 %tmp_1563, i1 %xor_ln125_604" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7453 'and' 'and_ln125_1058' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7454 [1/1] (0.00ns)   --->   "%tmp_599 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_263, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7454 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7455 [1/1] (0.70ns)   --->   "%icmp_ln125_605 = icmp_eq  i5 %tmp_599, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7455 'icmp' 'icmp_ln125_605' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7456 [1/1] (0.00ns)   --->   "%tmp_601 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_263, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7456 'partselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7457 [1/1] (0.70ns)   --->   "%icmp_ln125_606 = icmp_eq  i6 %tmp_601, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7457 'icmp' 'icmp_ln125_606' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7458 [1/1] (0.70ns)   --->   "%icmp_ln125_607 = icmp_eq  i6 %tmp_601, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7458 'icmp' 'icmp_ln125_607' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7459 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1061)   --->   "%select_ln125_604 = select i1 %and_ln125_1058, i1 %icmp_ln125_606, i1 %icmp_ln125_607" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7459 'select' 'select_ln125_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1062)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_263, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7460 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7461 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1062)   --->   "%xor_ln125_919 = xor i1 %tmp_1565, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7461 'xor' 'xor_ln125_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1062)   --->   "%and_ln125_1059 = and i1 %icmp_ln125_605, i1 %xor_ln125_919" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7462 'and' 'and_ln125_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7463 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1062)   --->   "%select_ln125_605 = select i1 %and_ln125_1058, i1 %and_ln125_1059, i1 %icmp_ln125_606" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7463 'select' 'select_ln125_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7464 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_455)   --->   "%and_ln125_1060 = and i1 %and_ln125_1058, i1 %icmp_ln125_606" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7464 'and' 'and_ln125_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1061)   --->   "%xor_ln125_605 = xor i1 %select_ln125_604, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7465 'xor' 'xor_ln125_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1061)   --->   "%or_ln125_454 = or i1 %tmp_1564, i1 %xor_ln125_605" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7466 'or' 'or_ln125_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1061)   --->   "%xor_ln125_606 = xor i1 %tmp_1560, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7467 'xor' 'xor_ln125_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7468 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1061 = and i1 %or_ln125_454, i1 %xor_ln125_606" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7468 'and' 'and_ln125_1061' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7469 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1062 = and i1 %tmp_1564, i1 %select_ln125_605" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7469 'and' 'and_ln125_1062' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7470 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_455)   --->   "%or_ln125_727 = or i1 %and_ln125_1060, i1 %and_ln125_1062" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7470 'or' 'or_ln125_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_455)   --->   "%xor_ln125_607 = xor i1 %or_ln125_727, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7471 'xor' 'xor_ln125_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7472 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_455)   --->   "%and_ln125_1063 = and i1 %tmp_1560, i1 %xor_ln125_607" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7472 'and' 'and_ln125_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7473 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_455 = or i1 %and_ln125_1061, i1 %and_ln125_1063" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7473 'or' 'or_ln125_455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7474 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_268)   --->   "%select_ln125_614 = select i1 %and_ln125_1075, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7474 'select' 'select_ln125_614' <Predicate = (or_ln125_461)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7475 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_268)   --->   "%select_ln125_615 = select i1 %or_ln125_461, i13 %select_ln125_614, i13 %sum_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7475 'select' 'select_ln125_615' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7476 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_268)   --->   "%shl_ln125_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_615, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7476 'bitconcatenate' 'shl_ln125_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7477 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_268)   --->   "%sext_ln125_115 = sext i22 %shl_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7477 'sext' 'sext_ln125_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7478 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_268 = add i28 %sext_ln125_115, i28 %mul_ln126_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7478 'add' 'add_ln125_268' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7479 [1/1] (0.00ns)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_268, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7479 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7480 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%sum_384 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_268, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7480 'partselect' 'sum_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7481 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_268, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7481 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7482 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_268, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7482 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7483 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1079)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_268, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7483 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7484 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%or_ln125_462 = or i1 %tmp_1585, i1 %icmp_ln125_616" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7484 'or' 'or_ln125_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7485 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%and_ln125_1078 = and i1 %or_ln125_462, i1 %tmp_1586" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7485 'and' 'and_ln125_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7486 [1/1] (0.00ns) (grouped into LUT with out node sum_385)   --->   "%zext_ln125_154 = zext i1 %and_ln125_1078" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7486 'zext' 'zext_ln125_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7487 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_385 = add i13 %sum_384, i13 %zext_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7487 'add' 'sum_385' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7488 [1/1] (0.00ns)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_385, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7488 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7489 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1079)   --->   "%xor_ln125_616 = xor i1 %tmp_1588, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7489 'xor' 'xor_ln125_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7490 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1079 = and i1 %tmp_1587, i1 %xor_ln125_616" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7490 'and' 'and_ln125_1079' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7491 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_268, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7491 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7492 [1/1] (0.70ns)   --->   "%icmp_ln125_617 = icmp_eq  i5 %tmp_612, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7492 'icmp' 'icmp_ln125_617' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7493 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_268, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7493 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7494 [1/1] (0.70ns)   --->   "%icmp_ln125_618 = icmp_eq  i6 %tmp_614, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7494 'icmp' 'icmp_ln125_618' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7495 [1/1] (0.70ns)   --->   "%icmp_ln125_619 = icmp_eq  i6 %tmp_614, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7495 'icmp' 'icmp_ln125_619' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7496 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1082)   --->   "%select_ln125_616 = select i1 %and_ln125_1079, i1 %icmp_ln125_618, i1 %icmp_ln125_619" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7496 'select' 'select_ln125_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1083)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_268, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7497 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1083)   --->   "%xor_ln125_922 = xor i1 %tmp_1589, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7498 'xor' 'xor_ln125_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1083)   --->   "%and_ln125_1080 = and i1 %icmp_ln125_617, i1 %xor_ln125_922" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7499 'and' 'and_ln125_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1083)   --->   "%select_ln125_617 = select i1 %and_ln125_1079, i1 %and_ln125_1080, i1 %icmp_ln125_618" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7500 'select' 'select_ln125_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7501 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_464)   --->   "%and_ln125_1081 = and i1 %and_ln125_1079, i1 %icmp_ln125_618" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7501 'and' 'and_ln125_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7502 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1082)   --->   "%xor_ln125_617 = xor i1 %select_ln125_616, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7502 'xor' 'xor_ln125_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1082)   --->   "%or_ln125_463 = or i1 %tmp_1588, i1 %xor_ln125_617" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7503 'or' 'or_ln125_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7504 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1082)   --->   "%xor_ln125_618 = xor i1 %tmp_1584, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7504 'xor' 'xor_ln125_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7505 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1082 = and i1 %or_ln125_463, i1 %xor_ln125_618" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7505 'and' 'and_ln125_1082' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7506 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1083 = and i1 %tmp_1588, i1 %select_ln125_617" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7506 'and' 'and_ln125_1083' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7507 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_464)   --->   "%or_ln125_730 = or i1 %and_ln125_1081, i1 %and_ln125_1083" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7507 'or' 'or_ln125_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7508 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_464)   --->   "%xor_ln125_619 = xor i1 %or_ln125_730, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7508 'xor' 'xor_ln125_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7509 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_464)   --->   "%and_ln125_1084 = and i1 %tmp_1584, i1 %xor_ln125_619" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7509 'and' 'and_ln125_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7510 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_464 = or i1 %and_ln125_1082, i1 %and_ln125_1084" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7510 'or' 'or_ln125_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7511 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_270)   --->   "%select_ln125_618 = select i1 %and_ln125_1082, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7511 'select' 'select_ln125_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7512 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_270)   --->   "%select_ln125_619 = select i1 %or_ln125_464, i13 %select_ln125_618, i13 %sum_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7512 'select' 'select_ln125_619' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7513 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_270)   --->   "%shl_ln125_115 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_619, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7513 'bitconcatenate' 'shl_ln125_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7514 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_270)   --->   "%sext_ln125_116 = sext i22 %shl_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7514 'sext' 'sext_ln125_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7515 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_270 = add i28 %sext_ln125_116, i28 %mul_ln126_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7515 'add' 'add_ln125_270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7516 [1/1] (0.00ns)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_270, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7516 'bitselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7517 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%sum_386 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_270, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7517 'partselect' 'sum_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7518 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_270, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7518 'bitselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7519 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_270, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7519 'bitselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7520 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1086)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_270, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7520 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7521 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%or_ln125_465 = or i1 %tmp_1591, i1 %icmp_ln125_620" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7521 'or' 'or_ln125_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7522 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%and_ln125_1085 = and i1 %or_ln125_465, i1 %tmp_1592" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7522 'and' 'and_ln125_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7523 [1/1] (0.00ns) (grouped into LUT with out node sum_387)   --->   "%zext_ln125_155 = zext i1 %and_ln125_1085" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7523 'zext' 'zext_ln125_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7524 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_387 = add i13 %sum_386, i13 %zext_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7524 'add' 'sum_387' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7525 [1/1] (0.00ns)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_387, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7525 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7526 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1086)   --->   "%xor_ln125_620 = xor i1 %tmp_1594, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7526 'xor' 'xor_ln125_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1086 = and i1 %tmp_1593, i1 %xor_ln125_620" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7527 'and' 'and_ln125_1086' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7528 [1/1] (0.00ns)   --->   "%tmp_615 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_270, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7528 'partselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7529 [1/1] (0.70ns)   --->   "%icmp_ln125_621 = icmp_eq  i5 %tmp_615, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7529 'icmp' 'icmp_ln125_621' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7530 [1/1] (0.00ns)   --->   "%tmp_617 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_270, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7530 'partselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7531 [1/1] (0.70ns)   --->   "%icmp_ln125_622 = icmp_eq  i6 %tmp_617, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7531 'icmp' 'icmp_ln125_622' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7532 [1/1] (0.70ns)   --->   "%icmp_ln125_623 = icmp_eq  i6 %tmp_617, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7532 'icmp' 'icmp_ln125_623' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1089)   --->   "%select_ln125_620 = select i1 %and_ln125_1086, i1 %icmp_ln125_622, i1 %icmp_ln125_623" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7533 'select' 'select_ln125_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7534 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1090)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_270, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7534 'bitselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7535 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1090)   --->   "%xor_ln125_923 = xor i1 %tmp_1595, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7535 'xor' 'xor_ln125_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7536 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1090)   --->   "%and_ln125_1087 = and i1 %icmp_ln125_621, i1 %xor_ln125_923" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7536 'and' 'and_ln125_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7537 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1090)   --->   "%select_ln125_621 = select i1 %and_ln125_1086, i1 %and_ln125_1087, i1 %icmp_ln125_622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7537 'select' 'select_ln125_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7538 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_467)   --->   "%and_ln125_1088 = and i1 %and_ln125_1086, i1 %icmp_ln125_622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7538 'and' 'and_ln125_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7539 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1089)   --->   "%xor_ln125_621 = xor i1 %select_ln125_620, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7539 'xor' 'xor_ln125_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7540 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1089)   --->   "%or_ln125_466 = or i1 %tmp_1594, i1 %xor_ln125_621" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7540 'or' 'or_ln125_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7541 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1089)   --->   "%xor_ln125_622 = xor i1 %tmp_1590, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7541 'xor' 'xor_ln125_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7542 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1089 = and i1 %or_ln125_466, i1 %xor_ln125_622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7542 'and' 'and_ln125_1089' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1090 = and i1 %tmp_1594, i1 %select_ln125_621" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7543 'and' 'and_ln125_1090' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7544 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_467)   --->   "%or_ln125_731 = or i1 %and_ln125_1088, i1 %and_ln125_1090" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7544 'or' 'or_ln125_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7545 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_467)   --->   "%xor_ln125_623 = xor i1 %or_ln125_731, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7545 'xor' 'xor_ln125_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7546 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_467)   --->   "%and_ln125_1091 = and i1 %tmp_1590, i1 %xor_ln125_623" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7546 'and' 'and_ln125_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7547 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_467 = or i1 %and_ln125_1089, i1 %and_ln125_1091" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7547 'or' 'or_ln125_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7548 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_275)   --->   "%select_ln125_630 = select i1 %and_ln125_1103, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7548 'select' 'select_ln125_630' <Predicate = (or_ln125_473)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7549 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_275)   --->   "%select_ln125_631 = select i1 %or_ln125_473, i13 %select_ln125_630, i13 %sum_393" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7549 'select' 'select_ln125_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7550 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_275)   --->   "%shl_ln125_117 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_631, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7550 'bitconcatenate' 'shl_ln125_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7551 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_275)   --->   "%sext_ln125_118 = sext i22 %shl_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7551 'sext' 'sext_ln125_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7552 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_275 = add i28 %sext_ln125_118, i28 %mul_ln126_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7552 'add' 'add_ln125_275' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7553 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_275, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7553 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7554 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%sum_394 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_275, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7554 'partselect' 'sum_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7555 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_275, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7555 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7556 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_275, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7556 'bitselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1107)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_275, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7557 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%or_ln125_474 = or i1 %tmp_1615, i1 %icmp_ln125_632" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7558 'or' 'or_ln125_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7559 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%and_ln125_1106 = and i1 %or_ln125_474, i1 %tmp_1616" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7559 'and' 'and_ln125_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7560 [1/1] (0.00ns) (grouped into LUT with out node sum_395)   --->   "%zext_ln125_158 = zext i1 %and_ln125_1106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7560 'zext' 'zext_ln125_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7561 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_395 = add i13 %sum_394, i13 %zext_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7561 'add' 'sum_395' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7562 [1/1] (0.00ns)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_395, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7562 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1107)   --->   "%xor_ln125_632 = xor i1 %tmp_1618, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7563 'xor' 'xor_ln125_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7564 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1107 = and i1 %tmp_1617, i1 %xor_ln125_632" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7564 'and' 'and_ln125_1107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7565 [1/1] (0.00ns)   --->   "%tmp_628 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_275, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7565 'partselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7566 [1/1] (0.70ns)   --->   "%icmp_ln125_633 = icmp_eq  i5 %tmp_628, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7566 'icmp' 'icmp_ln125_633' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7567 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_275, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7567 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7568 [1/1] (0.70ns)   --->   "%icmp_ln125_634 = icmp_eq  i6 %tmp_630, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7568 'icmp' 'icmp_ln125_634' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7569 [1/1] (0.70ns)   --->   "%icmp_ln125_635 = icmp_eq  i6 %tmp_630, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7569 'icmp' 'icmp_ln125_635' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1110)   --->   "%select_ln125_632 = select i1 %and_ln125_1107, i1 %icmp_ln125_634, i1 %icmp_ln125_635" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7570 'select' 'select_ln125_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1111)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_275, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7571 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7572 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1111)   --->   "%xor_ln125_926 = xor i1 %tmp_1619, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7572 'xor' 'xor_ln125_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7573 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1111)   --->   "%and_ln125_1108 = and i1 %icmp_ln125_633, i1 %xor_ln125_926" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7573 'and' 'and_ln125_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7574 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1111)   --->   "%select_ln125_633 = select i1 %and_ln125_1107, i1 %and_ln125_1108, i1 %icmp_ln125_634" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7574 'select' 'select_ln125_633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7575 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_476)   --->   "%and_ln125_1109 = and i1 %and_ln125_1107, i1 %icmp_ln125_634" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7575 'and' 'and_ln125_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7576 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1110)   --->   "%xor_ln125_633 = xor i1 %select_ln125_632, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7576 'xor' 'xor_ln125_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7577 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1110)   --->   "%or_ln125_475 = or i1 %tmp_1618, i1 %xor_ln125_633" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7577 'or' 'or_ln125_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7578 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1110)   --->   "%xor_ln125_634 = xor i1 %tmp_1614, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7578 'xor' 'xor_ln125_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1110 = and i1 %or_ln125_475, i1 %xor_ln125_634" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7579 'and' 'and_ln125_1110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1111 = and i1 %tmp_1618, i1 %select_ln125_633" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7580 'and' 'and_ln125_1111' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7581 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_476)   --->   "%or_ln125_734 = or i1 %and_ln125_1109, i1 %and_ln125_1111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7581 'or' 'or_ln125_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7582 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_476)   --->   "%xor_ln125_635 = xor i1 %or_ln125_734, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7582 'xor' 'xor_ln125_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7583 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_476)   --->   "%and_ln125_1112 = and i1 %tmp_1614, i1 %xor_ln125_635" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7583 'and' 'and_ln125_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7584 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_476 = or i1 %and_ln125_1110, i1 %and_ln125_1112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7584 'or' 'or_ln125_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7585 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_277)   --->   "%select_ln125_634 = select i1 %and_ln125_1110, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7585 'select' 'select_ln125_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7586 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_277)   --->   "%select_ln125_635 = select i1 %or_ln125_476, i13 %select_ln125_634, i13 %sum_395" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7586 'select' 'select_ln125_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7587 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_277)   --->   "%shl_ln125_118 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_635, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7587 'bitconcatenate' 'shl_ln125_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7588 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_277)   --->   "%sext_ln125_119 = sext i22 %shl_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7588 'sext' 'sext_ln125_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7589 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_277 = add i28 %sext_ln125_119, i28 %mul_ln126_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7589 'add' 'add_ln125_277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7590 [1/1] (0.00ns)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_277, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7590 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7591 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%sum_396 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_277, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7591 'partselect' 'sum_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_277, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7592 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7593 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_277, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7593 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7594 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1114)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_277, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7594 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%or_ln125_477 = or i1 %tmp_1621, i1 %icmp_ln125_636" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7595 'or' 'or_ln125_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7596 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%and_ln125_1113 = and i1 %or_ln125_477, i1 %tmp_1622" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7596 'and' 'and_ln125_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7597 [1/1] (0.00ns) (grouped into LUT with out node sum_397)   --->   "%zext_ln125_159 = zext i1 %and_ln125_1113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7597 'zext' 'zext_ln125_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7598 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_397 = add i13 %sum_396, i13 %zext_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7598 'add' 'sum_397' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7599 [1/1] (0.00ns)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_397, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7599 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7600 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1114)   --->   "%xor_ln125_636 = xor i1 %tmp_1624, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7600 'xor' 'xor_ln125_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7601 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1114 = and i1 %tmp_1623, i1 %xor_ln125_636" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7601 'and' 'and_ln125_1114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7602 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_277, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7602 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7603 [1/1] (0.70ns)   --->   "%icmp_ln125_637 = icmp_eq  i5 %tmp_631, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7603 'icmp' 'icmp_ln125_637' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7604 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_277, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7604 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7605 [1/1] (0.70ns)   --->   "%icmp_ln125_638 = icmp_eq  i6 %tmp_633, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7605 'icmp' 'icmp_ln125_638' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7606 [1/1] (0.70ns)   --->   "%icmp_ln125_639 = icmp_eq  i6 %tmp_633, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7606 'icmp' 'icmp_ln125_639' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7607 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1117)   --->   "%select_ln125_636 = select i1 %and_ln125_1114, i1 %icmp_ln125_638, i1 %icmp_ln125_639" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7607 'select' 'select_ln125_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1118)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_277, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7608 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7609 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1118)   --->   "%xor_ln125_927 = xor i1 %tmp_1625, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7609 'xor' 'xor_ln125_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7610 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1118)   --->   "%and_ln125_1115 = and i1 %icmp_ln125_637, i1 %xor_ln125_927" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7610 'and' 'and_ln125_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1118)   --->   "%select_ln125_637 = select i1 %and_ln125_1114, i1 %and_ln125_1115, i1 %icmp_ln125_638" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7611 'select' 'select_ln125_637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7612 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_479)   --->   "%and_ln125_1116 = and i1 %and_ln125_1114, i1 %icmp_ln125_638" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7612 'and' 'and_ln125_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7613 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1117)   --->   "%xor_ln125_637 = xor i1 %select_ln125_636, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7613 'xor' 'xor_ln125_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1117)   --->   "%or_ln125_478 = or i1 %tmp_1624, i1 %xor_ln125_637" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7614 'or' 'or_ln125_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7615 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1117)   --->   "%xor_ln125_638 = xor i1 %tmp_1620, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7615 'xor' 'xor_ln125_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7616 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1117 = and i1 %or_ln125_478, i1 %xor_ln125_638" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7616 'and' 'and_ln125_1117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7617 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1118 = and i1 %tmp_1624, i1 %select_ln125_637" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7617 'and' 'and_ln125_1118' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7618 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_479)   --->   "%or_ln125_735 = or i1 %and_ln125_1116, i1 %and_ln125_1118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7618 'or' 'or_ln125_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7619 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_479)   --->   "%xor_ln125_639 = xor i1 %or_ln125_735, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7619 'xor' 'xor_ln125_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7620 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_479)   --->   "%and_ln125_1119 = and i1 %tmp_1620, i1 %xor_ln125_639" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7620 'and' 'and_ln125_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7621 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_479 = or i1 %and_ln125_1117, i1 %and_ln125_1119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7621 'or' 'or_ln125_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7622 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_282)   --->   "%select_ln125_646 = select i1 %and_ln125_1131, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7622 'select' 'select_ln125_646' <Predicate = (or_ln125_485)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7623 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_282)   --->   "%select_ln125_647 = select i1 %or_ln125_485, i13 %select_ln125_646, i13 %sum_403" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7623 'select' 'select_ln125_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7624 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_282)   --->   "%shl_ln125_120 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_647, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7624 'bitconcatenate' 'shl_ln125_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_282)   --->   "%sext_ln125_121 = sext i22 %shl_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7625 'sext' 'sext_ln125_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7626 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_282 = add i28 %sext_ln125_121, i28 %mul_ln126_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7626 'add' 'add_ln125_282' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7627 [1/1] (0.00ns)   --->   "%tmp_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_282, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7627 'bitselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%sum_404 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_282, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7628 'partselect' 'sum_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7629 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_282, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7629 'bitselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7630 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%tmp_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_282, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7630 'bitselect' 'tmp_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7631 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1135)   --->   "%tmp_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_282, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7631 'bitselect' 'tmp_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7632 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%or_ln125_486 = or i1 %tmp_1645, i1 %icmp_ln125_648" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7632 'or' 'or_ln125_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7633 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%and_ln125_1134 = and i1 %or_ln125_486, i1 %tmp_1646" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7633 'and' 'and_ln125_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7634 [1/1] (0.00ns) (grouped into LUT with out node sum_405)   --->   "%zext_ln125_162 = zext i1 %and_ln125_1134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7634 'zext' 'zext_ln125_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7635 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_405 = add i13 %sum_404, i13 %zext_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7635 'add' 'sum_405' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7636 [1/1] (0.00ns)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_405, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7636 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7637 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1135)   --->   "%xor_ln125_648 = xor i1 %tmp_1648, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7637 'xor' 'xor_ln125_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7638 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1135 = and i1 %tmp_1647, i1 %xor_ln125_648" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7638 'and' 'and_ln125_1135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7639 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_282, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7639 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7640 [1/1] (0.70ns)   --->   "%icmp_ln125_649 = icmp_eq  i5 %tmp_644, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7640 'icmp' 'icmp_ln125_649' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7641 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_282, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7641 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7642 [1/1] (0.70ns)   --->   "%icmp_ln125_650 = icmp_eq  i6 %tmp_646, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7642 'icmp' 'icmp_ln125_650' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7643 [1/1] (0.70ns)   --->   "%icmp_ln125_651 = icmp_eq  i6 %tmp_646, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7643 'icmp' 'icmp_ln125_651' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7644 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1138)   --->   "%select_ln125_648 = select i1 %and_ln125_1135, i1 %icmp_ln125_650, i1 %icmp_ln125_651" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7644 'select' 'select_ln125_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1139)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_282, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7645 'bitselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7646 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1139)   --->   "%xor_ln125_930 = xor i1 %tmp_1649, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7646 'xor' 'xor_ln125_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7647 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1139)   --->   "%and_ln125_1136 = and i1 %icmp_ln125_649, i1 %xor_ln125_930" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7647 'and' 'and_ln125_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1139)   --->   "%select_ln125_649 = select i1 %and_ln125_1135, i1 %and_ln125_1136, i1 %icmp_ln125_650" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7648 'select' 'select_ln125_649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7649 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_488)   --->   "%and_ln125_1137 = and i1 %and_ln125_1135, i1 %icmp_ln125_650" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7649 'and' 'and_ln125_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7650 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1138)   --->   "%xor_ln125_649 = xor i1 %select_ln125_648, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7650 'xor' 'xor_ln125_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1138)   --->   "%or_ln125_487 = or i1 %tmp_1648, i1 %xor_ln125_649" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7651 'or' 'or_ln125_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1138)   --->   "%xor_ln125_650 = xor i1 %tmp_1644, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7652 'xor' 'xor_ln125_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7653 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1138 = and i1 %or_ln125_487, i1 %xor_ln125_650" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7653 'and' 'and_ln125_1138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7654 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1139 = and i1 %tmp_1648, i1 %select_ln125_649" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7654 'and' 'and_ln125_1139' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_488)   --->   "%or_ln125_738 = or i1 %and_ln125_1137, i1 %and_ln125_1139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7655 'or' 'or_ln125_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7656 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_488)   --->   "%xor_ln125_651 = xor i1 %or_ln125_738, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7656 'xor' 'xor_ln125_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7657 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_488)   --->   "%and_ln125_1140 = and i1 %tmp_1644, i1 %xor_ln125_651" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7657 'and' 'and_ln125_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7658 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_488 = or i1 %and_ln125_1138, i1 %and_ln125_1140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7658 'or' 'or_ln125_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7659 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_284)   --->   "%select_ln125_650 = select i1 %and_ln125_1138, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7659 'select' 'select_ln125_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7660 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_284)   --->   "%select_ln125_651 = select i1 %or_ln125_488, i13 %select_ln125_650, i13 %sum_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7660 'select' 'select_ln125_651' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7661 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_284)   --->   "%shl_ln125_121 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_651, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7661 'bitconcatenate' 'shl_ln125_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7662 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_284)   --->   "%sext_ln125_122 = sext i22 %shl_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7662 'sext' 'sext_ln125_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7663 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_284 = add i28 %sext_ln125_122, i28 %mul_ln126_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7663 'add' 'add_ln125_284' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7664 [1/1] (0.00ns)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_284, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7664 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7665 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%sum_406 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_284, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7665 'partselect' 'sum_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7666 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_284, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7666 'bitselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7667 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_284, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7667 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7668 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1142)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_284, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7668 'bitselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7669 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%or_ln125_489 = or i1 %tmp_1651, i1 %icmp_ln125_652" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7669 'or' 'or_ln125_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7670 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%and_ln125_1141 = and i1 %or_ln125_489, i1 %tmp_1652" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7670 'and' 'and_ln125_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7671 [1/1] (0.00ns) (grouped into LUT with out node sum_407)   --->   "%zext_ln125_163 = zext i1 %and_ln125_1141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7671 'zext' 'zext_ln125_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7672 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_407 = add i13 %sum_406, i13 %zext_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7672 'add' 'sum_407' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7673 [1/1] (0.00ns)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_407, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7673 'bitselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7674 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1142)   --->   "%xor_ln125_652 = xor i1 %tmp_1654, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7674 'xor' 'xor_ln125_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7675 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1142 = and i1 %tmp_1653, i1 %xor_ln125_652" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7675 'and' 'and_ln125_1142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7676 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_284, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7676 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7677 [1/1] (0.70ns)   --->   "%icmp_ln125_653 = icmp_eq  i5 %tmp_647, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7677 'icmp' 'icmp_ln125_653' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7678 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_284, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7678 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7679 [1/1] (0.70ns)   --->   "%icmp_ln125_654 = icmp_eq  i6 %tmp_649, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7679 'icmp' 'icmp_ln125_654' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7680 [1/1] (0.70ns)   --->   "%icmp_ln125_655 = icmp_eq  i6 %tmp_649, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7680 'icmp' 'icmp_ln125_655' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7681 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1145)   --->   "%select_ln125_652 = select i1 %and_ln125_1142, i1 %icmp_ln125_654, i1 %icmp_ln125_655" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7681 'select' 'select_ln125_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7682 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1146)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_284, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7682 'bitselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7683 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1146)   --->   "%xor_ln125_931 = xor i1 %tmp_1655, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7683 'xor' 'xor_ln125_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7684 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1146)   --->   "%and_ln125_1143 = and i1 %icmp_ln125_653, i1 %xor_ln125_931" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7684 'and' 'and_ln125_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1146)   --->   "%select_ln125_653 = select i1 %and_ln125_1142, i1 %and_ln125_1143, i1 %icmp_ln125_654" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7685 'select' 'select_ln125_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7686 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_491)   --->   "%and_ln125_1144 = and i1 %and_ln125_1142, i1 %icmp_ln125_654" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7686 'and' 'and_ln125_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1145)   --->   "%xor_ln125_653 = xor i1 %select_ln125_652, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7687 'xor' 'xor_ln125_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1145)   --->   "%or_ln125_490 = or i1 %tmp_1654, i1 %xor_ln125_653" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7688 'or' 'or_ln125_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7689 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1145)   --->   "%xor_ln125_654 = xor i1 %tmp_1650, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7689 'xor' 'xor_ln125_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7690 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1145 = and i1 %or_ln125_490, i1 %xor_ln125_654" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7690 'and' 'and_ln125_1145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7691 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1146 = and i1 %tmp_1654, i1 %select_ln125_653" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7691 'and' 'and_ln125_1146' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7692 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_491)   --->   "%or_ln125_739 = or i1 %and_ln125_1144, i1 %and_ln125_1146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7692 'or' 'or_ln125_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7693 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_491)   --->   "%xor_ln125_655 = xor i1 %or_ln125_739, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7693 'xor' 'xor_ln125_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7694 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_491)   --->   "%and_ln125_1147 = and i1 %tmp_1650, i1 %xor_ln125_655" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7694 'and' 'and_ln125_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7695 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_491 = or i1 %and_ln125_1145, i1 %and_ln125_1147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7695 'or' 'or_ln125_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7696 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_289)   --->   "%select_ln125_662 = select i1 %and_ln125_1159, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7696 'select' 'select_ln125_662' <Predicate = (or_ln125_497)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7697 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_289)   --->   "%select_ln125_663 = select i1 %or_ln125_497, i13 %select_ln125_662, i13 %sum_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7697 'select' 'select_ln125_663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7698 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_289)   --->   "%shl_ln125_123 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_663, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7698 'bitconcatenate' 'shl_ln125_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7699 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_289)   --->   "%sext_ln125_124 = sext i22 %shl_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7699 'sext' 'sext_ln125_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7700 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_289 = add i28 %sext_ln125_124, i28 %mul_ln126_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7700 'add' 'add_ln125_289' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7701 [1/1] (0.00ns)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_289, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7701 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7702 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%sum_414 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_289, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7702 'partselect' 'sum_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7703 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_289, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7703 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7704 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_289, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7704 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7705 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1163)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_289, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7705 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7706 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%or_ln125_498 = or i1 %tmp_1675, i1 %icmp_ln125_664" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7706 'or' 'or_ln125_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7707 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%and_ln125_1162 = and i1 %or_ln125_498, i1 %tmp_1676" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7707 'and' 'and_ln125_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7708 [1/1] (0.00ns) (grouped into LUT with out node sum_415)   --->   "%zext_ln125_166 = zext i1 %and_ln125_1162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7708 'zext' 'zext_ln125_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7709 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_415 = add i13 %sum_414, i13 %zext_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7709 'add' 'sum_415' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7710 [1/1] (0.00ns)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_415, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7710 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7711 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1163)   --->   "%xor_ln125_664 = xor i1 %tmp_1678, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7711 'xor' 'xor_ln125_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7712 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1163 = and i1 %tmp_1677, i1 %xor_ln125_664" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7712 'and' 'and_ln125_1163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7713 [1/1] (0.00ns)   --->   "%tmp_660 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_289, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7713 'partselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7714 [1/1] (0.70ns)   --->   "%icmp_ln125_665 = icmp_eq  i5 %tmp_660, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7714 'icmp' 'icmp_ln125_665' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7715 [1/1] (0.00ns)   --->   "%tmp_662 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_289, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7715 'partselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7716 [1/1] (0.70ns)   --->   "%icmp_ln125_666 = icmp_eq  i6 %tmp_662, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7716 'icmp' 'icmp_ln125_666' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7717 [1/1] (0.70ns)   --->   "%icmp_ln125_667 = icmp_eq  i6 %tmp_662, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7717 'icmp' 'icmp_ln125_667' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1166)   --->   "%select_ln125_664 = select i1 %and_ln125_1163, i1 %icmp_ln125_666, i1 %icmp_ln125_667" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7718 'select' 'select_ln125_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1167)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_289, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7719 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1167)   --->   "%xor_ln125_934 = xor i1 %tmp_1679, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7720 'xor' 'xor_ln125_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7721 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1167)   --->   "%and_ln125_1164 = and i1 %icmp_ln125_665, i1 %xor_ln125_934" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7721 'and' 'and_ln125_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1167)   --->   "%select_ln125_665 = select i1 %and_ln125_1163, i1 %and_ln125_1164, i1 %icmp_ln125_666" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7722 'select' 'select_ln125_665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7723 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_500)   --->   "%and_ln125_1165 = and i1 %and_ln125_1163, i1 %icmp_ln125_666" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7723 'and' 'and_ln125_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1166)   --->   "%xor_ln125_665 = xor i1 %select_ln125_664, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7724 'xor' 'xor_ln125_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1166)   --->   "%or_ln125_499 = or i1 %tmp_1678, i1 %xor_ln125_665" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7725 'or' 'or_ln125_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7726 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1166)   --->   "%xor_ln125_666 = xor i1 %tmp_1674, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7726 'xor' 'xor_ln125_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7727 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1166 = and i1 %or_ln125_499, i1 %xor_ln125_666" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7727 'and' 'and_ln125_1166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7728 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1167 = and i1 %tmp_1678, i1 %select_ln125_665" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7728 'and' 'and_ln125_1167' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7729 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_500)   --->   "%or_ln125_742 = or i1 %and_ln125_1165, i1 %and_ln125_1167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7729 'or' 'or_ln125_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_500)   --->   "%xor_ln125_667 = xor i1 %or_ln125_742, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7730 'xor' 'xor_ln125_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7731 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_500)   --->   "%and_ln125_1168 = and i1 %tmp_1674, i1 %xor_ln125_667" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7731 'and' 'and_ln125_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7732 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_500 = or i1 %and_ln125_1166, i1 %and_ln125_1168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7732 'or' 'or_ln125_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7733 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_291)   --->   "%select_ln125_666 = select i1 %and_ln125_1166, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7733 'select' 'select_ln125_666' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7734 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_291)   --->   "%select_ln125_667 = select i1 %or_ln125_500, i13 %select_ln125_666, i13 %sum_415" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7734 'select' 'select_ln125_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7735 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_291)   --->   "%shl_ln125_124 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_667, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7735 'bitconcatenate' 'shl_ln125_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7736 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_291)   --->   "%sext_ln125_125 = sext i22 %shl_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7736 'sext' 'sext_ln125_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7737 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_291 = add i28 %sext_ln125_125, i28 %mul_ln126_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7737 'add' 'add_ln125_291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7738 [1/1] (0.00ns)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_291, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7738 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7739 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%sum_416 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_291, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7739 'partselect' 'sum_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7740 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_291, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7740 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7741 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_291, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7741 'bitselect' 'tmp_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7742 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1170)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_291, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7742 'bitselect' 'tmp_1683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7743 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%or_ln125_501 = or i1 %tmp_1681, i1 %icmp_ln125_668" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7743 'or' 'or_ln125_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7744 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%and_ln125_1169 = and i1 %or_ln125_501, i1 %tmp_1682" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7744 'and' 'and_ln125_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7745 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%zext_ln125_167 = zext i1 %and_ln125_1169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7745 'zext' 'zext_ln125_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7746 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_417 = add i13 %sum_416, i13 %zext_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7746 'add' 'sum_417' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7747 [1/1] (0.00ns)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_417, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7747 'bitselect' 'tmp_1684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7748 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1170)   --->   "%xor_ln125_668 = xor i1 %tmp_1684, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7748 'xor' 'xor_ln125_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7749 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1170 = and i1 %tmp_1683, i1 %xor_ln125_668" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7749 'and' 'and_ln125_1170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7750 [1/1] (0.00ns)   --->   "%tmp_663 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_291, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7750 'partselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7751 [1/1] (0.70ns)   --->   "%icmp_ln125_669 = icmp_eq  i5 %tmp_663, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7751 'icmp' 'icmp_ln125_669' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7752 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_291, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7752 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7753 [1/1] (0.70ns)   --->   "%icmp_ln125_670 = icmp_eq  i6 %tmp_665, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7753 'icmp' 'icmp_ln125_670' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7754 [1/1] (0.70ns)   --->   "%icmp_ln125_671 = icmp_eq  i6 %tmp_665, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7754 'icmp' 'icmp_ln125_671' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7755 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1173)   --->   "%select_ln125_668 = select i1 %and_ln125_1170, i1 %icmp_ln125_670, i1 %icmp_ln125_671" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7755 'select' 'select_ln125_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7756 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1174)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_291, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7756 'bitselect' 'tmp_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1174)   --->   "%xor_ln125_935 = xor i1 %tmp_1685, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7757 'xor' 'xor_ln125_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1174)   --->   "%and_ln125_1171 = and i1 %icmp_ln125_669, i1 %xor_ln125_935" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7758 'and' 'and_ln125_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7759 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1174)   --->   "%select_ln125_669 = select i1 %and_ln125_1170, i1 %and_ln125_1171, i1 %icmp_ln125_670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7759 'select' 'select_ln125_669' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7760 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_503)   --->   "%and_ln125_1172 = and i1 %and_ln125_1170, i1 %icmp_ln125_670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7760 'and' 'and_ln125_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7761 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1173)   --->   "%xor_ln125_669 = xor i1 %select_ln125_668, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7761 'xor' 'xor_ln125_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1173)   --->   "%or_ln125_502 = or i1 %tmp_1684, i1 %xor_ln125_669" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7762 'or' 'or_ln125_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7763 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1173)   --->   "%xor_ln125_670 = xor i1 %tmp_1680, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7763 'xor' 'xor_ln125_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1173 = and i1 %or_ln125_502, i1 %xor_ln125_670" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7764 'and' 'and_ln125_1173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1174 = and i1 %tmp_1684, i1 %select_ln125_669" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7765 'and' 'and_ln125_1174' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7766 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_503)   --->   "%or_ln125_743 = or i1 %and_ln125_1172, i1 %and_ln125_1174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7766 'or' 'or_ln125_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7767 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_503)   --->   "%xor_ln125_671 = xor i1 %or_ln125_743, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7767 'xor' 'xor_ln125_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7768 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_503)   --->   "%and_ln125_1175 = and i1 %tmp_1680, i1 %xor_ln125_671" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7768 'and' 'and_ln125_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7769 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_503 = or i1 %and_ln125_1173, i1 %and_ln125_1175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7769 'or' 'or_ln125_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7770 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_296)   --->   "%select_ln125_678 = select i1 %and_ln125_1187, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7770 'select' 'select_ln125_678' <Predicate = (or_ln125_509)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7771 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_296)   --->   "%select_ln125_679 = select i1 %or_ln125_509, i13 %select_ln125_678, i13 %sum_423" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7771 'select' 'select_ln125_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7772 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_296)   --->   "%shl_ln125_126 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_679, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7772 'bitconcatenate' 'shl_ln125_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7773 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_296)   --->   "%sext_ln125_127 = sext i22 %shl_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7773 'sext' 'sext_ln125_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7774 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_296 = add i28 %sext_ln125_127, i28 %mul_ln126_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7774 'add' 'add_ln125_296' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7775 [1/1] (0.00ns)   --->   "%tmp_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_296, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7775 'bitselect' 'tmp_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7776 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%sum_424 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_296, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7776 'partselect' 'sum_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7777 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%tmp_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_296, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7777 'bitselect' 'tmp_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7778 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_296, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7778 'bitselect' 'tmp_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7779 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1191)   --->   "%tmp_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_296, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7779 'bitselect' 'tmp_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7780 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%or_ln125_510 = or i1 %tmp_1705, i1 %icmp_ln125_680" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7780 'or' 'or_ln125_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7781 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%and_ln125_1190 = and i1 %or_ln125_510, i1 %tmp_1706" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7781 'and' 'and_ln125_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node sum_425)   --->   "%zext_ln125_170 = zext i1 %and_ln125_1190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7782 'zext' 'zext_ln125_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7783 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_425 = add i13 %sum_424, i13 %zext_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7783 'add' 'sum_425' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7784 [1/1] (0.00ns)   --->   "%tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_425, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7784 'bitselect' 'tmp_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7785 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1191)   --->   "%xor_ln125_680 = xor i1 %tmp_1708, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7785 'xor' 'xor_ln125_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7786 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1191 = and i1 %tmp_1707, i1 %xor_ln125_680" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7786 'and' 'and_ln125_1191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7787 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_296, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7787 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7788 [1/1] (0.70ns)   --->   "%icmp_ln125_681 = icmp_eq  i5 %tmp_676, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7788 'icmp' 'icmp_ln125_681' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7789 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_296, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7789 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7790 [1/1] (0.70ns)   --->   "%icmp_ln125_682 = icmp_eq  i6 %tmp_678, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7790 'icmp' 'icmp_ln125_682' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7791 [1/1] (0.70ns)   --->   "%icmp_ln125_683 = icmp_eq  i6 %tmp_678, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7791 'icmp' 'icmp_ln125_683' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7792 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1194)   --->   "%select_ln125_680 = select i1 %and_ln125_1191, i1 %icmp_ln125_682, i1 %icmp_ln125_683" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7792 'select' 'select_ln125_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1195)   --->   "%tmp_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_296, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7793 'bitselect' 'tmp_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1195)   --->   "%xor_ln125_938 = xor i1 %tmp_1709, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7794 'xor' 'xor_ln125_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1195)   --->   "%and_ln125_1192 = and i1 %icmp_ln125_681, i1 %xor_ln125_938" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7795 'and' 'and_ln125_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7796 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1195)   --->   "%select_ln125_681 = select i1 %and_ln125_1191, i1 %and_ln125_1192, i1 %icmp_ln125_682" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7796 'select' 'select_ln125_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7797 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_512)   --->   "%and_ln125_1193 = and i1 %and_ln125_1191, i1 %icmp_ln125_682" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7797 'and' 'and_ln125_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7798 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1194)   --->   "%xor_ln125_681 = xor i1 %select_ln125_680, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7798 'xor' 'xor_ln125_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7799 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1194)   --->   "%or_ln125_511 = or i1 %tmp_1708, i1 %xor_ln125_681" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7799 'or' 'or_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7800 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1194)   --->   "%xor_ln125_682 = xor i1 %tmp_1704, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7800 'xor' 'xor_ln125_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7801 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1194 = and i1 %or_ln125_511, i1 %xor_ln125_682" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7801 'and' 'and_ln125_1194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7802 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1195 = and i1 %tmp_1708, i1 %select_ln125_681" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7802 'and' 'and_ln125_1195' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7803 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_512)   --->   "%or_ln125_746 = or i1 %and_ln125_1193, i1 %and_ln125_1195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7803 'or' 'or_ln125_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7804 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_512)   --->   "%xor_ln125_683 = xor i1 %or_ln125_746, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7804 'xor' 'xor_ln125_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7805 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_512)   --->   "%and_ln125_1196 = and i1 %tmp_1704, i1 %xor_ln125_683" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7805 'and' 'and_ln125_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7806 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_512 = or i1 %and_ln125_1194, i1 %and_ln125_1196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7806 'or' 'or_ln125_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7807 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_298)   --->   "%select_ln125_682 = select i1 %and_ln125_1194, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7807 'select' 'select_ln125_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7808 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_298)   --->   "%select_ln125_683 = select i1 %or_ln125_512, i13 %select_ln125_682, i13 %sum_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7808 'select' 'select_ln125_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7809 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_298)   --->   "%shl_ln125_127 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_683, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7809 'bitconcatenate' 'shl_ln125_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7810 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_298)   --->   "%sext_ln125_128 = sext i22 %shl_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7810 'sext' 'sext_ln125_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7811 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_298 = add i28 %sext_ln125_128, i28 %mul_ln126_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7811 'add' 'add_ln125_298' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7812 [1/1] (0.00ns)   --->   "%tmp_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_298, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7812 'bitselect' 'tmp_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7813 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%sum_426 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_298, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7813 'partselect' 'sum_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7814 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_298, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7814 'bitselect' 'tmp_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7815 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_298, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7815 'bitselect' 'tmp_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7816 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1198)   --->   "%tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_298, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7816 'bitselect' 'tmp_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7817 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%or_ln125_513 = or i1 %tmp_1711, i1 %icmp_ln125_684" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7817 'or' 'or_ln125_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7818 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%and_ln125_1197 = and i1 %or_ln125_513, i1 %tmp_1712" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7818 'and' 'and_ln125_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7819 [1/1] (0.00ns) (grouped into LUT with out node sum_427)   --->   "%zext_ln125_171 = zext i1 %and_ln125_1197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7819 'zext' 'zext_ln125_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7820 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_427 = add i13 %sum_426, i13 %zext_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7820 'add' 'sum_427' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7821 [1/1] (0.00ns)   --->   "%tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_427, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7821 'bitselect' 'tmp_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7822 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1198)   --->   "%xor_ln125_684 = xor i1 %tmp_1714, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7822 'xor' 'xor_ln125_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7823 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1198 = and i1 %tmp_1713, i1 %xor_ln125_684" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7823 'and' 'and_ln125_1198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7824 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_298, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7824 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7825 [1/1] (0.70ns)   --->   "%icmp_ln125_685 = icmp_eq  i5 %tmp_679, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7825 'icmp' 'icmp_ln125_685' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7826 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_298, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7826 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7827 [1/1] (0.70ns)   --->   "%icmp_ln125_686 = icmp_eq  i6 %tmp_681, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7827 'icmp' 'icmp_ln125_686' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7828 [1/1] (0.70ns)   --->   "%icmp_ln125_687 = icmp_eq  i6 %tmp_681, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7828 'icmp' 'icmp_ln125_687' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7829 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1201)   --->   "%select_ln125_684 = select i1 %and_ln125_1198, i1 %icmp_ln125_686, i1 %icmp_ln125_687" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7829 'select' 'select_ln125_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7830 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1202)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_298, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7830 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1202)   --->   "%xor_ln125_939 = xor i1 %tmp_1715, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7831 'xor' 'xor_ln125_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7832 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1202)   --->   "%and_ln125_1199 = and i1 %icmp_ln125_685, i1 %xor_ln125_939" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7832 'and' 'and_ln125_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7833 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1202)   --->   "%select_ln125_685 = select i1 %and_ln125_1198, i1 %and_ln125_1199, i1 %icmp_ln125_686" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7833 'select' 'select_ln125_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7834 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_515)   --->   "%and_ln125_1200 = and i1 %and_ln125_1198, i1 %icmp_ln125_686" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7834 'and' 'and_ln125_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7835 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1201)   --->   "%xor_ln125_685 = xor i1 %select_ln125_684, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7835 'xor' 'xor_ln125_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7836 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1201)   --->   "%or_ln125_514 = or i1 %tmp_1714, i1 %xor_ln125_685" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7836 'or' 'or_ln125_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7837 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1201)   --->   "%xor_ln125_686 = xor i1 %tmp_1710, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7837 'xor' 'xor_ln125_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7838 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1201 = and i1 %or_ln125_514, i1 %xor_ln125_686" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7838 'and' 'and_ln125_1201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1202 = and i1 %tmp_1714, i1 %select_ln125_685" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7839 'and' 'and_ln125_1202' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7840 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_515)   --->   "%or_ln125_747 = or i1 %and_ln125_1200, i1 %and_ln125_1202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7840 'or' 'or_ln125_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7841 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_515)   --->   "%xor_ln125_687 = xor i1 %or_ln125_747, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7841 'xor' 'xor_ln125_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7842 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_515)   --->   "%and_ln125_1203 = and i1 %tmp_1710, i1 %xor_ln125_687" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7842 'and' 'and_ln125_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_515 = or i1 %and_ln125_1201, i1 %and_ln125_1203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7843 'or' 'or_ln125_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_303)   --->   "%select_ln125_694 = select i1 %and_ln125_1215, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7844 'select' 'select_ln125_694' <Predicate = (or_ln125_521)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7845 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_303)   --->   "%select_ln125_695 = select i1 %or_ln125_521, i13 %select_ln125_694, i13 %sum_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7845 'select' 'select_ln125_695' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7846 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_303)   --->   "%shl_ln125_129 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_695, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7846 'bitconcatenate' 'shl_ln125_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7847 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_303)   --->   "%sext_ln125_130 = sext i22 %shl_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7847 'sext' 'sext_ln125_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7848 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_303 = add i28 %sext_ln125_130, i28 %mul_ln126_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7848 'add' 'add_ln125_303' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7849 [1/1] (0.00ns)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_303, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7849 'bitselect' 'tmp_1734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7850 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%sum_434 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_303, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7850 'partselect' 'sum_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7851 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_303, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7851 'bitselect' 'tmp_1735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7852 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_303, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7852 'bitselect' 'tmp_1736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7853 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1219)   --->   "%tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_303, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7853 'bitselect' 'tmp_1737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7854 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%or_ln125_522 = or i1 %tmp_1735, i1 %icmp_ln125_696" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7854 'or' 'or_ln125_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7855 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%and_ln125_1218 = and i1 %or_ln125_522, i1 %tmp_1736" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7855 'and' 'and_ln125_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7856 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%zext_ln125_174 = zext i1 %and_ln125_1218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7856 'zext' 'zext_ln125_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7857 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_435 = add i13 %sum_434, i13 %zext_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7857 'add' 'sum_435' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7858 [1/1] (0.00ns)   --->   "%tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_435, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7858 'bitselect' 'tmp_1738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7859 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1219)   --->   "%xor_ln125_696 = xor i1 %tmp_1738, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7859 'xor' 'xor_ln125_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7860 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1219 = and i1 %tmp_1737, i1 %xor_ln125_696" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7860 'and' 'and_ln125_1219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7861 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_303, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7861 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7862 [1/1] (0.70ns)   --->   "%icmp_ln125_697 = icmp_eq  i5 %tmp_692, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7862 'icmp' 'icmp_ln125_697' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7863 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_303, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7863 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7864 [1/1] (0.70ns)   --->   "%icmp_ln125_698 = icmp_eq  i6 %tmp_694, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7864 'icmp' 'icmp_ln125_698' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7865 [1/1] (0.70ns)   --->   "%icmp_ln125_699 = icmp_eq  i6 %tmp_694, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7865 'icmp' 'icmp_ln125_699' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7866 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1222)   --->   "%select_ln125_696 = select i1 %and_ln125_1219, i1 %icmp_ln125_698, i1 %icmp_ln125_699" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7866 'select' 'select_ln125_696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7867 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1223)   --->   "%tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_303, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7867 'bitselect' 'tmp_1739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7868 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1223)   --->   "%xor_ln125_942 = xor i1 %tmp_1739, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7868 'xor' 'xor_ln125_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7869 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1223)   --->   "%and_ln125_1220 = and i1 %icmp_ln125_697, i1 %xor_ln125_942" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7869 'and' 'and_ln125_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1223)   --->   "%select_ln125_697 = select i1 %and_ln125_1219, i1 %and_ln125_1220, i1 %icmp_ln125_698" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7870 'select' 'select_ln125_697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7871 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_524)   --->   "%and_ln125_1221 = and i1 %and_ln125_1219, i1 %icmp_ln125_698" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7871 'and' 'and_ln125_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7872 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1222)   --->   "%xor_ln125_697 = xor i1 %select_ln125_696, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7872 'xor' 'xor_ln125_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1222)   --->   "%or_ln125_523 = or i1 %tmp_1738, i1 %xor_ln125_697" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7873 'or' 'or_ln125_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1222)   --->   "%xor_ln125_698 = xor i1 %tmp_1734, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7874 'xor' 'xor_ln125_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7875 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1222 = and i1 %or_ln125_523, i1 %xor_ln125_698" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7875 'and' 'and_ln125_1222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7876 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1223 = and i1 %tmp_1738, i1 %select_ln125_697" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7876 'and' 'and_ln125_1223' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_524)   --->   "%or_ln125_750 = or i1 %and_ln125_1221, i1 %and_ln125_1223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7877 'or' 'or_ln125_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7878 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_524)   --->   "%xor_ln125_699 = xor i1 %or_ln125_750, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7878 'xor' 'xor_ln125_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7879 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_524)   --->   "%and_ln125_1224 = and i1 %tmp_1734, i1 %xor_ln125_699" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7879 'and' 'and_ln125_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7880 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_524 = or i1 %and_ln125_1222, i1 %and_ln125_1224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7880 'or' 'or_ln125_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7881 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_305)   --->   "%select_ln125_698 = select i1 %and_ln125_1222, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7881 'select' 'select_ln125_698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_305)   --->   "%select_ln125_699 = select i1 %or_ln125_524, i13 %select_ln125_698, i13 %sum_435" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7882 'select' 'select_ln125_699' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7883 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_305)   --->   "%shl_ln125_130 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_699, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7883 'bitconcatenate' 'shl_ln125_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7884 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_305)   --->   "%sext_ln125_131 = sext i22 %shl_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7884 'sext' 'sext_ln125_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7885 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_305 = add i28 %sext_ln125_131, i28 %mul_ln126_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7885 'add' 'add_ln125_305' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7886 [1/1] (0.00ns)   --->   "%tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_305, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7886 'bitselect' 'tmp_1740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7887 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%sum_436 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_305, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7887 'partselect' 'sum_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7888 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_305, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7888 'bitselect' 'tmp_1741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7889 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%tmp_1742 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_305, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7889 'bitselect' 'tmp_1742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7890 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1226)   --->   "%tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_305, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7890 'bitselect' 'tmp_1743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7891 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%or_ln125_525 = or i1 %tmp_1741, i1 %icmp_ln125_700" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7891 'or' 'or_ln125_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7892 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%and_ln125_1225 = and i1 %or_ln125_525, i1 %tmp_1742" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7892 'and' 'and_ln125_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7893 [1/1] (0.00ns) (grouped into LUT with out node sum_437)   --->   "%zext_ln125_175 = zext i1 %and_ln125_1225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7893 'zext' 'zext_ln125_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7894 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_437 = add i13 %sum_436, i13 %zext_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7894 'add' 'sum_437' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7895 [1/1] (0.00ns)   --->   "%tmp_1744 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_437, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7895 'bitselect' 'tmp_1744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7896 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1226)   --->   "%xor_ln125_700 = xor i1 %tmp_1744, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7896 'xor' 'xor_ln125_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7897 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1226 = and i1 %tmp_1743, i1 %xor_ln125_700" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7897 'and' 'and_ln125_1226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7898 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_305, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7898 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7899 [1/1] (0.70ns)   --->   "%icmp_ln125_701 = icmp_eq  i5 %tmp_695, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7899 'icmp' 'icmp_ln125_701' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7900 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_305, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7900 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7901 [1/1] (0.70ns)   --->   "%icmp_ln125_702 = icmp_eq  i6 %tmp_697, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7901 'icmp' 'icmp_ln125_702' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7902 [1/1] (0.70ns)   --->   "%icmp_ln125_703 = icmp_eq  i6 %tmp_697, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7902 'icmp' 'icmp_ln125_703' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7903 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1229)   --->   "%select_ln125_700 = select i1 %and_ln125_1226, i1 %icmp_ln125_702, i1 %icmp_ln125_703" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7903 'select' 'select_ln125_700' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7904 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1230)   --->   "%tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_305, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7904 'bitselect' 'tmp_1745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7905 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1230)   --->   "%xor_ln125_943 = xor i1 %tmp_1745, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7905 'xor' 'xor_ln125_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7906 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1230)   --->   "%and_ln125_1227 = and i1 %icmp_ln125_701, i1 %xor_ln125_943" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7906 'and' 'and_ln125_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1230)   --->   "%select_ln125_701 = select i1 %and_ln125_1226, i1 %and_ln125_1227, i1 %icmp_ln125_702" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7907 'select' 'select_ln125_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7908 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_527)   --->   "%and_ln125_1228 = and i1 %and_ln125_1226, i1 %icmp_ln125_702" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7908 'and' 'and_ln125_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7909 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1229)   --->   "%xor_ln125_701 = xor i1 %select_ln125_700, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7909 'xor' 'xor_ln125_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1229)   --->   "%or_ln125_526 = or i1 %tmp_1744, i1 %xor_ln125_701" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7910 'or' 'or_ln125_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1229)   --->   "%xor_ln125_702 = xor i1 %tmp_1740, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7911 'xor' 'xor_ln125_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7912 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1229 = and i1 %or_ln125_526, i1 %xor_ln125_702" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7912 'and' 'and_ln125_1229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7913 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1230 = and i1 %tmp_1744, i1 %select_ln125_701" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7913 'and' 'and_ln125_1230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7914 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_527)   --->   "%or_ln125_751 = or i1 %and_ln125_1228, i1 %and_ln125_1230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7914 'or' 'or_ln125_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7915 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_527)   --->   "%xor_ln125_703 = xor i1 %or_ln125_751, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7915 'xor' 'xor_ln125_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7916 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_527)   --->   "%and_ln125_1231 = and i1 %tmp_1740, i1 %xor_ln125_703" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7916 'and' 'and_ln125_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7917 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_527 = or i1 %and_ln125_1229, i1 %and_ln125_1231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7917 'or' 'or_ln125_527' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7918 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_310)   --->   "%select_ln125_710 = select i1 %and_ln125_1243, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7918 'select' 'select_ln125_710' <Predicate = (or_ln125_533)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7919 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_310)   --->   "%select_ln125_711 = select i1 %or_ln125_533, i13 %select_ln125_710, i13 %sum_443" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7919 'select' 'select_ln125_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7920 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_310)   --->   "%shl_ln125_132 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_711, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7920 'bitconcatenate' 'shl_ln125_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7921 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_310)   --->   "%sext_ln125_133 = sext i22 %shl_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7921 'sext' 'sext_ln125_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7922 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_310 = add i28 %sext_ln125_133, i28 %mul_ln126_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7922 'add' 'add_ln125_310' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7923 [1/1] (0.00ns)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_310, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7923 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7924 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%sum_444 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_310, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7924 'partselect' 'sum_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7925 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_310, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7925 'bitselect' 'tmp_1765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7926 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_310, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7926 'bitselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7927 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1247)   --->   "%tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_310, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7927 'bitselect' 'tmp_1767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7928 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%or_ln125_534 = or i1 %tmp_1765, i1 %icmp_ln125_712" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7928 'or' 'or_ln125_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7929 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%and_ln125_1246 = and i1 %or_ln125_534, i1 %tmp_1766" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7929 'and' 'and_ln125_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7930 [1/1] (0.00ns) (grouped into LUT with out node sum_445)   --->   "%zext_ln125_178 = zext i1 %and_ln125_1246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7930 'zext' 'zext_ln125_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7931 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_445 = add i13 %sum_444, i13 %zext_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7931 'add' 'sum_445' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7932 [1/1] (0.00ns)   --->   "%tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_445, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7932 'bitselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7933 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1247)   --->   "%xor_ln125_712 = xor i1 %tmp_1768, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7933 'xor' 'xor_ln125_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7934 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1247 = and i1 %tmp_1767, i1 %xor_ln125_712" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7934 'and' 'and_ln125_1247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7935 [1/1] (0.00ns)   --->   "%tmp_708 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_310, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7935 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7936 [1/1] (0.70ns)   --->   "%icmp_ln125_713 = icmp_eq  i5 %tmp_708, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7936 'icmp' 'icmp_ln125_713' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7937 [1/1] (0.00ns)   --->   "%tmp_710 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_310, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7937 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7938 [1/1] (0.70ns)   --->   "%icmp_ln125_714 = icmp_eq  i6 %tmp_710, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7938 'icmp' 'icmp_ln125_714' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7939 [1/1] (0.70ns)   --->   "%icmp_ln125_715 = icmp_eq  i6 %tmp_710, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7939 'icmp' 'icmp_ln125_715' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7940 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1250)   --->   "%select_ln125_712 = select i1 %and_ln125_1247, i1 %icmp_ln125_714, i1 %icmp_ln125_715" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7940 'select' 'select_ln125_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7941 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1251)   --->   "%tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_310, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7941 'bitselect' 'tmp_1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7942 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1251)   --->   "%xor_ln125_946 = xor i1 %tmp_1769, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7942 'xor' 'xor_ln125_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7943 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1251)   --->   "%and_ln125_1248 = and i1 %icmp_ln125_713, i1 %xor_ln125_946" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7943 'and' 'and_ln125_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7944 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1251)   --->   "%select_ln125_713 = select i1 %and_ln125_1247, i1 %and_ln125_1248, i1 %icmp_ln125_714" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7944 'select' 'select_ln125_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7945 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_536)   --->   "%and_ln125_1249 = and i1 %and_ln125_1247, i1 %icmp_ln125_714" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7945 'and' 'and_ln125_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7946 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1250)   --->   "%xor_ln125_713 = xor i1 %select_ln125_712, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7946 'xor' 'xor_ln125_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7947 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1250)   --->   "%or_ln125_535 = or i1 %tmp_1768, i1 %xor_ln125_713" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7947 'or' 'or_ln125_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7948 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1250)   --->   "%xor_ln125_714 = xor i1 %tmp_1764, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7948 'xor' 'xor_ln125_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7949 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1250 = and i1 %or_ln125_535, i1 %xor_ln125_714" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7949 'and' 'and_ln125_1250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7950 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1251 = and i1 %tmp_1768, i1 %select_ln125_713" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7950 'and' 'and_ln125_1251' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7951 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_536)   --->   "%or_ln125_754 = or i1 %and_ln125_1249, i1 %and_ln125_1251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7951 'or' 'or_ln125_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7952 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_536)   --->   "%xor_ln125_715 = xor i1 %or_ln125_754, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7952 'xor' 'xor_ln125_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7953 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_536)   --->   "%and_ln125_1252 = and i1 %tmp_1764, i1 %xor_ln125_715" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7953 'and' 'and_ln125_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7954 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_536 = or i1 %and_ln125_1250, i1 %and_ln125_1252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7954 'or' 'or_ln125_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7955 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_312)   --->   "%select_ln125_714 = select i1 %and_ln125_1250, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7955 'select' 'select_ln125_714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7956 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_312)   --->   "%select_ln125_715 = select i1 %or_ln125_536, i13 %select_ln125_714, i13 %sum_445" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7956 'select' 'select_ln125_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7957 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_312)   --->   "%shl_ln125_133 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_715, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7957 'bitconcatenate' 'shl_ln125_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7958 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_312)   --->   "%sext_ln125_134 = sext i22 %shl_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7958 'sext' 'sext_ln125_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7959 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_312 = add i28 %sext_ln125_134, i28 %mul_ln126_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7959 'add' 'add_ln125_312' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7960 [1/1] (0.00ns)   --->   "%tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_312, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7960 'bitselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7961 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%sum_446 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_312, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7961 'partselect' 'sum_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7962 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_312, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7962 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7963 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_312, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7963 'bitselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7964 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1254)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_312, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7964 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7965 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%or_ln125_537 = or i1 %tmp_1771, i1 %icmp_ln125_716" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7965 'or' 'or_ln125_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7966 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%and_ln125_1253 = and i1 %or_ln125_537, i1 %tmp_1772" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7966 'and' 'and_ln125_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7967 [1/1] (0.00ns) (grouped into LUT with out node sum_447)   --->   "%zext_ln125_179 = zext i1 %and_ln125_1253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7967 'zext' 'zext_ln125_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7968 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_447 = add i13 %sum_446, i13 %zext_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7968 'add' 'sum_447' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7969 [1/1] (0.00ns)   --->   "%tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_447, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7969 'bitselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7970 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1254)   --->   "%xor_ln125_716 = xor i1 %tmp_1774, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7970 'xor' 'xor_ln125_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7971 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1254 = and i1 %tmp_1773, i1 %xor_ln125_716" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7971 'and' 'and_ln125_1254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7972 [1/1] (0.00ns)   --->   "%tmp_711 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_312, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7972 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7973 [1/1] (0.70ns)   --->   "%icmp_ln125_717 = icmp_eq  i5 %tmp_711, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7973 'icmp' 'icmp_ln125_717' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7974 [1/1] (0.00ns)   --->   "%tmp_713 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_312, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7974 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7975 [1/1] (0.70ns)   --->   "%icmp_ln125_718 = icmp_eq  i6 %tmp_713, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7975 'icmp' 'icmp_ln125_718' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7976 [1/1] (0.70ns)   --->   "%icmp_ln125_719 = icmp_eq  i6 %tmp_713, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7976 'icmp' 'icmp_ln125_719' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7977 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1257)   --->   "%select_ln125_716 = select i1 %and_ln125_1254, i1 %icmp_ln125_718, i1 %icmp_ln125_719" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7977 'select' 'select_ln125_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1258)   --->   "%tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_312, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7978 'bitselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7979 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1258)   --->   "%xor_ln125_947 = xor i1 %tmp_1775, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7979 'xor' 'xor_ln125_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7980 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1258)   --->   "%and_ln125_1255 = and i1 %icmp_ln125_717, i1 %xor_ln125_947" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7980 'and' 'and_ln125_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7981 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1258)   --->   "%select_ln125_717 = select i1 %and_ln125_1254, i1 %and_ln125_1255, i1 %icmp_ln125_718" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7981 'select' 'select_ln125_717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7982 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_539)   --->   "%and_ln125_1256 = and i1 %and_ln125_1254, i1 %icmp_ln125_718" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7982 'and' 'and_ln125_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7983 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1257)   --->   "%xor_ln125_717 = xor i1 %select_ln125_716, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7983 'xor' 'xor_ln125_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7984 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1257)   --->   "%or_ln125_538 = or i1 %tmp_1774, i1 %xor_ln125_717" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7984 'or' 'or_ln125_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7985 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1257)   --->   "%xor_ln125_718 = xor i1 %tmp_1770, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7985 'xor' 'xor_ln125_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7986 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1257 = and i1 %or_ln125_538, i1 %xor_ln125_718" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7986 'and' 'and_ln125_1257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7987 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1258 = and i1 %tmp_1774, i1 %select_ln125_717" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7987 'and' 'and_ln125_1258' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7988 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_539)   --->   "%or_ln125_755 = or i1 %and_ln125_1256, i1 %and_ln125_1258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7988 'or' 'or_ln125_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7989 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_539)   --->   "%xor_ln125_719 = xor i1 %or_ln125_755, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7989 'xor' 'xor_ln125_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7990 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_539)   --->   "%and_ln125_1259 = and i1 %tmp_1770, i1 %xor_ln125_719" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7990 'and' 'and_ln125_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7991 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_539 = or i1 %and_ln125_1257, i1 %and_ln125_1259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7991 'or' 'or_ln125_539' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7992 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_317)   --->   "%select_ln125_726 = select i1 %and_ln125_1271, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7992 'select' 'select_ln125_726' <Predicate = (or_ln125_545)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7993 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_317)   --->   "%select_ln125_727 = select i1 %or_ln125_545, i13 %select_ln125_726, i13 %sum_453" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7993 'select' 'select_ln125_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7994 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_317)   --->   "%shl_ln125_135 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_727, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7994 'bitconcatenate' 'shl_ln125_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7995 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_317)   --->   "%sext_ln125_136 = sext i22 %shl_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7995 'sext' 'sext_ln125_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7996 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_317 = add i28 %sext_ln125_136, i28 %mul_ln126_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7996 'add' 'add_ln125_317' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7997 [1/1] (0.00ns)   --->   "%tmp_1794 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_317, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7997 'bitselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7998 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%sum_454 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_317, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 7998 'partselect' 'sum_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7999 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%tmp_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_317, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 7999 'bitselect' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8000 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%tmp_1796 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_317, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8000 'bitselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8001 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1275)   --->   "%tmp_1797 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_317, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8001 'bitselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8002 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%or_ln125_546 = or i1 %tmp_1795, i1 %icmp_ln125_728" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8002 'or' 'or_ln125_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8003 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%and_ln125_1274 = and i1 %or_ln125_546, i1 %tmp_1796" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8003 'and' 'and_ln125_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8004 [1/1] (0.00ns) (grouped into LUT with out node sum_455)   --->   "%zext_ln125_182 = zext i1 %and_ln125_1274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8004 'zext' 'zext_ln125_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8005 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_455 = add i13 %sum_454, i13 %zext_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8005 'add' 'sum_455' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8006 [1/1] (0.00ns)   --->   "%tmp_1798 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_455, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8006 'bitselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8007 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1275)   --->   "%xor_ln125_728 = xor i1 %tmp_1798, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8007 'xor' 'xor_ln125_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8008 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1275 = and i1 %tmp_1797, i1 %xor_ln125_728" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8008 'and' 'and_ln125_1275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8009 [1/1] (0.00ns)   --->   "%tmp_724 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_317, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8009 'partselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8010 [1/1] (0.70ns)   --->   "%icmp_ln125_729 = icmp_eq  i5 %tmp_724, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8010 'icmp' 'icmp_ln125_729' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8011 [1/1] (0.00ns)   --->   "%tmp_726 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_317, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8011 'partselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8012 [1/1] (0.70ns)   --->   "%icmp_ln125_730 = icmp_eq  i6 %tmp_726, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8012 'icmp' 'icmp_ln125_730' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8013 [1/1] (0.70ns)   --->   "%icmp_ln125_731 = icmp_eq  i6 %tmp_726, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8013 'icmp' 'icmp_ln125_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8014 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1278)   --->   "%select_ln125_728 = select i1 %and_ln125_1275, i1 %icmp_ln125_730, i1 %icmp_ln125_731" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8014 'select' 'select_ln125_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8015 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1279)   --->   "%tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_317, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8015 'bitselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8016 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1279)   --->   "%xor_ln125_950 = xor i1 %tmp_1799, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8016 'xor' 'xor_ln125_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8017 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1279)   --->   "%and_ln125_1276 = and i1 %icmp_ln125_729, i1 %xor_ln125_950" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8017 'and' 'and_ln125_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1279)   --->   "%select_ln125_729 = select i1 %and_ln125_1275, i1 %and_ln125_1276, i1 %icmp_ln125_730" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8018 'select' 'select_ln125_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8019 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_548)   --->   "%and_ln125_1277 = and i1 %and_ln125_1275, i1 %icmp_ln125_730" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8019 'and' 'and_ln125_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8020 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1278)   --->   "%xor_ln125_729 = xor i1 %select_ln125_728, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8020 'xor' 'xor_ln125_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8021 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1278)   --->   "%or_ln125_547 = or i1 %tmp_1798, i1 %xor_ln125_729" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8021 'or' 'or_ln125_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8022 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1278)   --->   "%xor_ln125_730 = xor i1 %tmp_1794, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8022 'xor' 'xor_ln125_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1278 = and i1 %or_ln125_547, i1 %xor_ln125_730" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8023 'and' 'and_ln125_1278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1279 = and i1 %tmp_1798, i1 %select_ln125_729" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8024 'and' 'and_ln125_1279' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8025 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_548)   --->   "%or_ln125_758 = or i1 %and_ln125_1277, i1 %and_ln125_1279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8025 'or' 'or_ln125_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8026 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_548)   --->   "%xor_ln125_731 = xor i1 %or_ln125_758, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8026 'xor' 'xor_ln125_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8027 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_548)   --->   "%and_ln125_1280 = and i1 %tmp_1794, i1 %xor_ln125_731" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8027 'and' 'and_ln125_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8028 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_548 = or i1 %and_ln125_1278, i1 %and_ln125_1280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8028 'or' 'or_ln125_548' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8029 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_319)   --->   "%select_ln125_730 = select i1 %and_ln125_1278, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8029 'select' 'select_ln125_730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8030 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_319)   --->   "%select_ln125_731 = select i1 %or_ln125_548, i13 %select_ln125_730, i13 %sum_455" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8030 'select' 'select_ln125_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8031 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_319)   --->   "%shl_ln125_136 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_731, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8031 'bitconcatenate' 'shl_ln125_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8032 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_319)   --->   "%sext_ln125_137 = sext i22 %shl_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8032 'sext' 'sext_ln125_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8033 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_319 = add i28 %sext_ln125_137, i28 %mul_ln126_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8033 'add' 'add_ln125_319' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8034 [1/1] (0.00ns)   --->   "%tmp_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_319, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8034 'bitselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8035 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%sum_456 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_319, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8035 'partselect' 'sum_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8036 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%tmp_1801 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_319, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8036 'bitselect' 'tmp_1801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8037 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%tmp_1802 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_319, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8037 'bitselect' 'tmp_1802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8038 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1282)   --->   "%tmp_1803 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_319, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8038 'bitselect' 'tmp_1803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%or_ln125_549 = or i1 %tmp_1801, i1 %icmp_ln125_732" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8039 'or' 'or_ln125_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8040 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%and_ln125_1281 = and i1 %or_ln125_549, i1 %tmp_1802" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8040 'and' 'and_ln125_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8041 [1/1] (0.00ns) (grouped into LUT with out node sum_457)   --->   "%zext_ln125_183 = zext i1 %and_ln125_1281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8041 'zext' 'zext_ln125_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8042 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_457 = add i13 %sum_456, i13 %zext_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8042 'add' 'sum_457' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8043 [1/1] (0.00ns)   --->   "%tmp_1804 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_457, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8043 'bitselect' 'tmp_1804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8044 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1282)   --->   "%xor_ln125_732 = xor i1 %tmp_1804, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8044 'xor' 'xor_ln125_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8045 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1282 = and i1 %tmp_1803, i1 %xor_ln125_732" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8045 'and' 'and_ln125_1282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8046 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_319, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8046 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8047 [1/1] (0.70ns)   --->   "%icmp_ln125_733 = icmp_eq  i5 %tmp_727, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8047 'icmp' 'icmp_ln125_733' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8048 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_319, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8048 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8049 [1/1] (0.70ns)   --->   "%icmp_ln125_734 = icmp_eq  i6 %tmp_729, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8049 'icmp' 'icmp_ln125_734' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8050 [1/1] (0.70ns)   --->   "%icmp_ln125_735 = icmp_eq  i6 %tmp_729, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8050 'icmp' 'icmp_ln125_735' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8051 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1285)   --->   "%select_ln125_732 = select i1 %and_ln125_1282, i1 %icmp_ln125_734, i1 %icmp_ln125_735" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8051 'select' 'select_ln125_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1286)   --->   "%tmp_1805 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_319, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8052 'bitselect' 'tmp_1805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1286)   --->   "%xor_ln125_951 = xor i1 %tmp_1805, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8053 'xor' 'xor_ln125_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8054 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1286)   --->   "%and_ln125_1283 = and i1 %icmp_ln125_733, i1 %xor_ln125_951" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8054 'and' 'and_ln125_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1286)   --->   "%select_ln125_733 = select i1 %and_ln125_1282, i1 %and_ln125_1283, i1 %icmp_ln125_734" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8055 'select' 'select_ln125_733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8056 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_551)   --->   "%and_ln125_1284 = and i1 %and_ln125_1282, i1 %icmp_ln125_734" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8056 'and' 'and_ln125_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8057 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1285)   --->   "%xor_ln125_733 = xor i1 %select_ln125_732, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8057 'xor' 'xor_ln125_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8058 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1285)   --->   "%or_ln125_550 = or i1 %tmp_1804, i1 %xor_ln125_733" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8058 'or' 'or_ln125_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8059 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1285)   --->   "%xor_ln125_734 = xor i1 %tmp_1800, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8059 'xor' 'xor_ln125_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8060 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1285 = and i1 %or_ln125_550, i1 %xor_ln125_734" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8060 'and' 'and_ln125_1285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8061 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1286 = and i1 %tmp_1804, i1 %select_ln125_733" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8061 'and' 'and_ln125_1286' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8062 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_551)   --->   "%or_ln125_759 = or i1 %and_ln125_1284, i1 %and_ln125_1286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8062 'or' 'or_ln125_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8063 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_551)   --->   "%xor_ln125_735 = xor i1 %or_ln125_759, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8063 'xor' 'xor_ln125_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8064 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_551)   --->   "%and_ln125_1287 = and i1 %tmp_1800, i1 %xor_ln125_735" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8064 'and' 'and_ln125_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8065 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_551 = or i1 %and_ln125_1285, i1 %and_ln125_1287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8065 'or' 'or_ln125_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8066 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_324)   --->   "%select_ln125_742 = select i1 %and_ln125_1299, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8066 'select' 'select_ln125_742' <Predicate = (or_ln125_557)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8067 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_324)   --->   "%select_ln125_743 = select i1 %or_ln125_557, i13 %select_ln125_742, i13 %sum_463" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8067 'select' 'select_ln125_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8068 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_324)   --->   "%shl_ln125_138 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_743, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8068 'bitconcatenate' 'shl_ln125_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8069 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_324)   --->   "%sext_ln125_139 = sext i22 %shl_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8069 'sext' 'sext_ln125_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8070 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_324 = add i28 %sext_ln125_139, i28 %mul_ln126_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8070 'add' 'add_ln125_324' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8071 [1/1] (0.00ns)   --->   "%tmp_1824 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_324, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8071 'bitselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8072 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%sum_464 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_324, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8072 'partselect' 'sum_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8073 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%tmp_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_324, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8073 'bitselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8074 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%tmp_1826 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_324, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8074 'bitselect' 'tmp_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8075 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1303)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_324, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8075 'bitselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8076 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%or_ln125_558 = or i1 %tmp_1825, i1 %icmp_ln125_744" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8076 'or' 'or_ln125_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8077 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%and_ln125_1302 = and i1 %or_ln125_558, i1 %tmp_1826" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8077 'and' 'and_ln125_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8078 [1/1] (0.00ns) (grouped into LUT with out node sum_465)   --->   "%zext_ln125_186 = zext i1 %and_ln125_1302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8078 'zext' 'zext_ln125_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8079 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_465 = add i13 %sum_464, i13 %zext_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8079 'add' 'sum_465' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8080 [1/1] (0.00ns)   --->   "%tmp_1828 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_465, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8080 'bitselect' 'tmp_1828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8081 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1303)   --->   "%xor_ln125_744 = xor i1 %tmp_1828, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8081 'xor' 'xor_ln125_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8082 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1303 = and i1 %tmp_1827, i1 %xor_ln125_744" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8082 'and' 'and_ln125_1303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8083 [1/1] (0.00ns)   --->   "%tmp_740 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_324, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8083 'partselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8084 [1/1] (0.70ns)   --->   "%icmp_ln125_745 = icmp_eq  i5 %tmp_740, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8084 'icmp' 'icmp_ln125_745' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8085 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_324, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8085 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8086 [1/1] (0.70ns)   --->   "%icmp_ln125_746 = icmp_eq  i6 %tmp_742, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8086 'icmp' 'icmp_ln125_746' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8087 [1/1] (0.70ns)   --->   "%icmp_ln125_747 = icmp_eq  i6 %tmp_742, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8087 'icmp' 'icmp_ln125_747' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8088 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1306)   --->   "%select_ln125_744 = select i1 %and_ln125_1303, i1 %icmp_ln125_746, i1 %icmp_ln125_747" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8088 'select' 'select_ln125_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8089 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1307)   --->   "%tmp_1829 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_324, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8089 'bitselect' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8090 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1307)   --->   "%xor_ln125_954 = xor i1 %tmp_1829, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8090 'xor' 'xor_ln125_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1307)   --->   "%and_ln125_1304 = and i1 %icmp_ln125_745, i1 %xor_ln125_954" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8091 'and' 'and_ln125_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8092 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1307)   --->   "%select_ln125_745 = select i1 %and_ln125_1303, i1 %and_ln125_1304, i1 %icmp_ln125_746" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8092 'select' 'select_ln125_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8093 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_560)   --->   "%and_ln125_1305 = and i1 %and_ln125_1303, i1 %icmp_ln125_746" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8093 'and' 'and_ln125_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8094 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1306)   --->   "%xor_ln125_745 = xor i1 %select_ln125_744, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8094 'xor' 'xor_ln125_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8095 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1306)   --->   "%or_ln125_559 = or i1 %tmp_1828, i1 %xor_ln125_745" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8095 'or' 'or_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8096 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1306)   --->   "%xor_ln125_746 = xor i1 %tmp_1824, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8096 'xor' 'xor_ln125_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1306 = and i1 %or_ln125_559, i1 %xor_ln125_746" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8097 'and' 'and_ln125_1306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8098 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1307 = and i1 %tmp_1828, i1 %select_ln125_745" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8098 'and' 'and_ln125_1307' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8099 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_560)   --->   "%or_ln125_762 = or i1 %and_ln125_1305, i1 %and_ln125_1307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8099 'or' 'or_ln125_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8100 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_560)   --->   "%xor_ln125_747 = xor i1 %or_ln125_762, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8100 'xor' 'xor_ln125_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8101 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_560)   --->   "%and_ln125_1308 = and i1 %tmp_1824, i1 %xor_ln125_747" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8101 'and' 'and_ln125_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_560 = or i1 %and_ln125_1306, i1 %and_ln125_1308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8102 'or' 'or_ln125_560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8103 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_326)   --->   "%select_ln125_746 = select i1 %and_ln125_1306, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8103 'select' 'select_ln125_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8104 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_326)   --->   "%select_ln125_747 = select i1 %or_ln125_560, i13 %select_ln125_746, i13 %sum_465" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8104 'select' 'select_ln125_747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8105 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_326)   --->   "%shl_ln125_139 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_747, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8105 'bitconcatenate' 'shl_ln125_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8106 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_326)   --->   "%sext_ln125_140 = sext i22 %shl_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8106 'sext' 'sext_ln125_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8107 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_326 = add i28 %sext_ln125_140, i28 %mul_ln126_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8107 'add' 'add_ln125_326' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8108 [1/1] (0.00ns)   --->   "%tmp_1830 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_326, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8108 'bitselect' 'tmp_1830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8109 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%sum_466 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_326, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8109 'partselect' 'sum_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8110 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%tmp_1831 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_326, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8110 'bitselect' 'tmp_1831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%tmp_1832 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_326, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8111 'bitselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8112 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1310)   --->   "%tmp_1833 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_326, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8112 'bitselect' 'tmp_1833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8113 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%or_ln125_561 = or i1 %tmp_1831, i1 %icmp_ln125_748" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8113 'or' 'or_ln125_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8114 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%and_ln125_1309 = and i1 %or_ln125_561, i1 %tmp_1832" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8114 'and' 'and_ln125_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8115 [1/1] (0.00ns) (grouped into LUT with out node sum_467)   --->   "%zext_ln125_187 = zext i1 %and_ln125_1309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8115 'zext' 'zext_ln125_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8116 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_467 = add i13 %sum_466, i13 %zext_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8116 'add' 'sum_467' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8117 [1/1] (0.00ns)   --->   "%tmp_1834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_467, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8117 'bitselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8118 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1310)   --->   "%xor_ln125_748 = xor i1 %tmp_1834, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8118 'xor' 'xor_ln125_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1310 = and i1 %tmp_1833, i1 %xor_ln125_748" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8119 'and' 'and_ln125_1310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8120 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_326, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8120 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8121 [1/1] (0.70ns)   --->   "%icmp_ln125_749 = icmp_eq  i5 %tmp_743, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8121 'icmp' 'icmp_ln125_749' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8122 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_326, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8122 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8123 [1/1] (0.70ns)   --->   "%icmp_ln125_750 = icmp_eq  i6 %tmp_745, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8123 'icmp' 'icmp_ln125_750' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8124 [1/1] (0.70ns)   --->   "%icmp_ln125_751 = icmp_eq  i6 %tmp_745, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8124 'icmp' 'icmp_ln125_751' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8125 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1313)   --->   "%select_ln125_748 = select i1 %and_ln125_1310, i1 %icmp_ln125_750, i1 %icmp_ln125_751" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8125 'select' 'select_ln125_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8126 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1314)   --->   "%tmp_1835 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_326, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8126 'bitselect' 'tmp_1835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8127 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1314)   --->   "%xor_ln125_955 = xor i1 %tmp_1835, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8127 'xor' 'xor_ln125_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1314)   --->   "%and_ln125_1311 = and i1 %icmp_ln125_749, i1 %xor_ln125_955" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8128 'and' 'and_ln125_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8129 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1314)   --->   "%select_ln125_749 = select i1 %and_ln125_1310, i1 %and_ln125_1311, i1 %icmp_ln125_750" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8129 'select' 'select_ln125_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8130 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_563)   --->   "%and_ln125_1312 = and i1 %and_ln125_1310, i1 %icmp_ln125_750" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8130 'and' 'and_ln125_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1313)   --->   "%xor_ln125_749 = xor i1 %select_ln125_748, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8131 'xor' 'xor_ln125_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1313)   --->   "%or_ln125_562 = or i1 %tmp_1834, i1 %xor_ln125_749" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8132 'or' 'or_ln125_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1313)   --->   "%xor_ln125_750 = xor i1 %tmp_1830, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8133 'xor' 'xor_ln125_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8134 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1313 = and i1 %or_ln125_562, i1 %xor_ln125_750" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8134 'and' 'and_ln125_1313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8135 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1314 = and i1 %tmp_1834, i1 %select_ln125_749" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8135 'and' 'and_ln125_1314' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8136 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_563)   --->   "%or_ln125_763 = or i1 %and_ln125_1312, i1 %and_ln125_1314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8136 'or' 'or_ln125_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8137 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_563)   --->   "%xor_ln125_751 = xor i1 %or_ln125_763, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8137 'xor' 'xor_ln125_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8138 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_563)   --->   "%and_ln125_1315 = and i1 %tmp_1830, i1 %xor_ln125_751" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8138 'and' 'and_ln125_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8139 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_563 = or i1 %and_ln125_1313, i1 %and_ln125_1315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8139 'or' 'or_ln125_563' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_331)   --->   "%select_ln125_758 = select i1 %and_ln125_1327, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8140 'select' 'select_ln125_758' <Predicate = (or_ln125_569)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8141 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_331)   --->   "%select_ln125_759 = select i1 %or_ln125_569, i13 %select_ln125_758, i13 %sum_473" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8141 'select' 'select_ln125_759' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8142 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_331)   --->   "%shl_ln125_141 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_759, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8142 'bitconcatenate' 'shl_ln125_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8143 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_331)   --->   "%sext_ln125_142 = sext i22 %shl_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8143 'sext' 'sext_ln125_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8144 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_331 = add i28 %sext_ln125_142, i28 %mul_ln126_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8144 'add' 'add_ln125_331' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8145 [1/1] (0.00ns)   --->   "%tmp_1854 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_331, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8145 'bitselect' 'tmp_1854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%sum_474 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_331, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8146 'partselect' 'sum_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8147 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_331, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8147 'bitselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8148 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%tmp_1856 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_331, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8148 'bitselect' 'tmp_1856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8149 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1331)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_331, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8149 'bitselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8150 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%or_ln125_570 = or i1 %tmp_1855, i1 %icmp_ln125_760" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8150 'or' 'or_ln125_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8151 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%and_ln125_1330 = and i1 %or_ln125_570, i1 %tmp_1856" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8151 'and' 'and_ln125_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8152 [1/1] (0.00ns) (grouped into LUT with out node sum_475)   --->   "%zext_ln125_190 = zext i1 %and_ln125_1330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8152 'zext' 'zext_ln125_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8153 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_475 = add i13 %sum_474, i13 %zext_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8153 'add' 'sum_475' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8154 [1/1] (0.00ns)   --->   "%tmp_1858 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_475, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8154 'bitselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8155 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1331)   --->   "%xor_ln125_760 = xor i1 %tmp_1858, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8155 'xor' 'xor_ln125_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8156 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1331 = and i1 %tmp_1857, i1 %xor_ln125_760" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8156 'and' 'and_ln125_1331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8157 [1/1] (0.00ns)   --->   "%tmp_756 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_331, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8157 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8158 [1/1] (0.70ns)   --->   "%icmp_ln125_761 = icmp_eq  i5 %tmp_756, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8158 'icmp' 'icmp_ln125_761' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8159 [1/1] (0.00ns)   --->   "%tmp_758 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_331, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8159 'partselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8160 [1/1] (0.70ns)   --->   "%icmp_ln125_762 = icmp_eq  i6 %tmp_758, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8160 'icmp' 'icmp_ln125_762' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8161 [1/1] (0.70ns)   --->   "%icmp_ln125_763 = icmp_eq  i6 %tmp_758, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8161 'icmp' 'icmp_ln125_763' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8162 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1334)   --->   "%select_ln125_760 = select i1 %and_ln125_1331, i1 %icmp_ln125_762, i1 %icmp_ln125_763" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8162 'select' 'select_ln125_760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8163 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1335)   --->   "%tmp_1859 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_331, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8163 'bitselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8164 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1335)   --->   "%xor_ln125_958 = xor i1 %tmp_1859, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8164 'xor' 'xor_ln125_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8165 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1335)   --->   "%and_ln125_1332 = and i1 %icmp_ln125_761, i1 %xor_ln125_958" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8165 'and' 'and_ln125_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8166 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1335)   --->   "%select_ln125_761 = select i1 %and_ln125_1331, i1 %and_ln125_1332, i1 %icmp_ln125_762" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8166 'select' 'select_ln125_761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8167 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_572)   --->   "%and_ln125_1333 = and i1 %and_ln125_1331, i1 %icmp_ln125_762" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8167 'and' 'and_ln125_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1334)   --->   "%xor_ln125_761 = xor i1 %select_ln125_760, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8168 'xor' 'xor_ln125_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1334)   --->   "%or_ln125_571 = or i1 %tmp_1858, i1 %xor_ln125_761" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8169 'or' 'or_ln125_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1334)   --->   "%xor_ln125_762 = xor i1 %tmp_1854, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8170 'xor' 'xor_ln125_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8171 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1334 = and i1 %or_ln125_571, i1 %xor_ln125_762" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8171 'and' 'and_ln125_1334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8172 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1335 = and i1 %tmp_1858, i1 %select_ln125_761" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8172 'and' 'and_ln125_1335' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8173 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_572)   --->   "%or_ln125_766 = or i1 %and_ln125_1333, i1 %and_ln125_1335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8173 'or' 'or_ln125_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8174 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_572)   --->   "%xor_ln125_763 = xor i1 %or_ln125_766, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8174 'xor' 'xor_ln125_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8175 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_572)   --->   "%and_ln125_1336 = and i1 %tmp_1854, i1 %xor_ln125_763" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8175 'and' 'and_ln125_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8176 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_572 = or i1 %and_ln125_1334, i1 %and_ln125_1336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8176 'or' 'or_ln125_572' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8177 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_333)   --->   "%select_ln125_762 = select i1 %and_ln125_1334, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8177 'select' 'select_ln125_762' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8178 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_333)   --->   "%select_ln125_763 = select i1 %or_ln125_572, i13 %select_ln125_762, i13 %sum_475" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8178 'select' 'select_ln125_763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8179 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_333)   --->   "%shl_ln125_142 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_763, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8179 'bitconcatenate' 'shl_ln125_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8180 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_333)   --->   "%sext_ln125_143 = sext i22 %shl_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8180 'sext' 'sext_ln125_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8181 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_333 = add i28 %sext_ln125_143, i28 %mul_ln126_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8181 'add' 'add_ln125_333' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8182 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_333, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8182 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8183 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%sum_476 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_333, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8183 'partselect' 'sum_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8184 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%tmp_1861 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_333, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8184 'bitselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8185 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_333, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8185 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8186 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1338)   --->   "%tmp_1863 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_333, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8186 'bitselect' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8187 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%or_ln125_573 = or i1 %tmp_1861, i1 %icmp_ln125_764" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8187 'or' 'or_ln125_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8188 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%and_ln125_1337 = and i1 %or_ln125_573, i1 %tmp_1862" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8188 'and' 'and_ln125_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8189 [1/1] (0.00ns) (grouped into LUT with out node sum_477)   --->   "%zext_ln125_191 = zext i1 %and_ln125_1337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8189 'zext' 'zext_ln125_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8190 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_477 = add i13 %sum_476, i13 %zext_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8190 'add' 'sum_477' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8191 [1/1] (0.00ns)   --->   "%tmp_1864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_477, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8191 'bitselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8192 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1338)   --->   "%xor_ln125_764 = xor i1 %tmp_1864, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8192 'xor' 'xor_ln125_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8193 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1338 = and i1 %tmp_1863, i1 %xor_ln125_764" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8193 'and' 'and_ln125_1338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8194 [1/1] (0.00ns)   --->   "%tmp_759 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_333, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8194 'partselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8195 [1/1] (0.70ns)   --->   "%icmp_ln125_765 = icmp_eq  i5 %tmp_759, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8195 'icmp' 'icmp_ln125_765' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8196 [1/1] (0.00ns)   --->   "%tmp_761 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_333, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8196 'partselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8197 [1/1] (0.70ns)   --->   "%icmp_ln125_766 = icmp_eq  i6 %tmp_761, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8197 'icmp' 'icmp_ln125_766' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8198 [1/1] (0.70ns)   --->   "%icmp_ln125_767 = icmp_eq  i6 %tmp_761, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8198 'icmp' 'icmp_ln125_767' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8199 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1341)   --->   "%select_ln125_764 = select i1 %and_ln125_1338, i1 %icmp_ln125_766, i1 %icmp_ln125_767" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8199 'select' 'select_ln125_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8200 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1342)   --->   "%tmp_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_333, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8200 'bitselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8201 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1342)   --->   "%xor_ln125_959 = xor i1 %tmp_1865, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8201 'xor' 'xor_ln125_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8202 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1342)   --->   "%and_ln125_1339 = and i1 %icmp_ln125_765, i1 %xor_ln125_959" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8202 'and' 'and_ln125_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8203 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1342)   --->   "%select_ln125_765 = select i1 %and_ln125_1338, i1 %and_ln125_1339, i1 %icmp_ln125_766" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8203 'select' 'select_ln125_765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 8204 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_575)   --->   "%and_ln125_1340 = and i1 %and_ln125_1338, i1 %icmp_ln125_766" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8204 'and' 'and_ln125_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8205 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1341)   --->   "%xor_ln125_765 = xor i1 %select_ln125_764, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8205 'xor' 'xor_ln125_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8206 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1341)   --->   "%or_ln125_574 = or i1 %tmp_1864, i1 %xor_ln125_765" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8206 'or' 'or_ln125_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8207 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1341)   --->   "%xor_ln125_766 = xor i1 %tmp_1860, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8207 'xor' 'xor_ln125_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8208 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1341 = and i1 %or_ln125_574, i1 %xor_ln125_766" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8208 'and' 'and_ln125_1341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8209 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_1342 = and i1 %tmp_1864, i1 %select_ln125_765" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8209 'and' 'and_ln125_1342' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8210 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_575)   --->   "%or_ln125_767 = or i1 %and_ln125_1340, i1 %and_ln125_1342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8210 'or' 'or_ln125_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8211 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_575)   --->   "%xor_ln125_767 = xor i1 %or_ln125_767, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8211 'xor' 'xor_ln125_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8212 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_575)   --->   "%and_ln125_1343 = and i1 %tmp_1860, i1 %xor_ln125_767" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8212 'and' 'and_ln125_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 8213 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_575 = or i1 %and_ln125_1341, i1 %and_ln125_1343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8213 'or' 'or_ln125_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 8214 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_14 = select i1 %and_ln125_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8214 'select' 'select_ln125_14' <Predicate = (or_ln125_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8215 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_15 = select i1 %or_ln125_11, i13 %select_ln125_14, i13 %sum_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8215 'select' 'select_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8216 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_15, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8216 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%sext_ln129 = sext i21 %shl_ln1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8217 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8218 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129 = sub i22 0, i22 %sext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8218 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8219 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i22 %sub_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8219 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8220 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8220 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8221 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%sum_8 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8221 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8222 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8222 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8223 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp_ne  i9 %trunc_ln129, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8223 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8224 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%and_ln129 = and i1 %tmp_60, i1 %icmp_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8224 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8225 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%zext_ln129 = zext i1 %and_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8225 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8226 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_9 = add i13 %sum_8, i13 %zext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8226 'add' 'sum_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8227 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_9, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8227 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8228 [1/1] (0.12ns)   --->   "%xor_ln129 = xor i1 %tmp_59, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8228 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8229 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129 = or i1 %tmp_63, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8229 'or' 'or_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8230 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_1 = xor i1 %tmp_59, i1 %or_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8230 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8231 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_2 = xor i1 %xor_ln129_1, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8231 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8232 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129_1 = or i1 %tmp_63, i1 %xor_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8232 'or' 'or_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8233 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%and_ln129_1 = and i1 %or_ln129_1, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8233 'and' 'and_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8234 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln130_48 = xor i13 %sum_9, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8234 'xor' 'xor_ln130_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8235 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %and_ln129_1, i13 8191, i13 %xor_ln130_48" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8235 'select' 'select_ln130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8236 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8236 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8237 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8237 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8238 [1/1] (0.30ns)   --->   "%index = select i1 %tmp_64, i10 1023, i10 %trunc_ln2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8238 'select' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8239 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i10 %index" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8239 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8240 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8240 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8241 [2/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8241 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_30 = select i1 %and_ln125_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8242 'select' 'select_ln125_30' <Predicate = (or_ln125_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8243 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_31 = select i1 %or_ln125_23, i13 %select_ln125_30, i13 %sum_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8243 'select' 'select_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%shl_ln129_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_31, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8244 'bitconcatenate' 'shl_ln129_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%sext_ln129_1 = sext i21 %shl_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8245 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8246 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_1 = sub i22 0, i22 %sext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8246 'sub' 'sub_ln129_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8247 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i22 %sub_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8247 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8248 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8248 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8249 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%sum_18 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_1, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8249 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8250 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8250 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8251 [1/1] (0.71ns)   --->   "%icmp_ln129_1 = icmp_ne  i9 %trunc_ln129_1, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8251 'icmp' 'icmp_ln129_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8252 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%and_ln129_2 = and i1 %tmp_128, i1 %icmp_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8252 'and' 'and_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8253 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%zext_ln129_1 = zext i1 %and_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8253 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8254 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_19 = add i13 %sum_18, i13 %zext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8254 'add' 'sum_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8255 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_19, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8255 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8256 [1/1] (0.12ns)   --->   "%xor_ln129_3 = xor i1 %tmp_127, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8256 'xor' 'xor_ln129_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8257 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_2 = or i1 %tmp_130, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8257 'or' 'or_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8258 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_4 = xor i1 %tmp_127, i1 %or_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8258 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8259 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_5 = xor i1 %xor_ln129_4, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8259 'xor' 'xor_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8260 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_3 = or i1 %tmp_130, i1 %xor_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8260 'or' 'or_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8261 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%and_ln129_3 = and i1 %or_ln129_3, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8261 'and' 'and_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8262 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln130 = xor i13 %sum_19, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8262 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8263 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_1 = select i1 %and_ln129_3, i13 8191, i13 %xor_ln130" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8263 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8264 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_1, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8264 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8265 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_1, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8265 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8266 [1/1] (0.30ns)   --->   "%index_1 = select i1 %tmp_133, i10 1023, i10 %trunc_ln130_1" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8266 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8267 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i10 %index_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8267 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8268 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8268 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8269 [2/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8269 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8270 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_46 = select i1 %and_ln125_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8270 'select' 'select_ln125_46' <Predicate = (or_ln125_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8271 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_47 = select i1 %or_ln125_35, i13 %select_ln125_46, i13 %sum_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8271 'select' 'select_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8272 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%shl_ln129_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_47, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8272 'bitconcatenate' 'shl_ln129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8273 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%sext_ln129_2 = sext i21 %shl_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8273 'sext' 'sext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8274 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_2 = sub i22 0, i22 %sext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8274 'sub' 'sub_ln129_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8275 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i22 %sub_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8275 'trunc' 'trunc_ln129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8276 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8276 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8277 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%sum_28 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8277 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8278 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8278 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8279 [1/1] (0.71ns)   --->   "%icmp_ln129_2 = icmp_ne  i9 %trunc_ln129_2, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8279 'icmp' 'icmp_ln129_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8280 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%and_ln129_4 = and i1 %tmp_197, i1 %icmp_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8280 'and' 'and_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8281 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%zext_ln129_2 = zext i1 %and_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8281 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8282 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_29 = add i13 %sum_28, i13 %zext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8282 'add' 'sum_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8283 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_29, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8283 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8284 [1/1] (0.12ns)   --->   "%xor_ln129_6 = xor i1 %tmp_194, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8284 'xor' 'xor_ln129_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8285 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_4 = or i1 %tmp_200, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8285 'or' 'or_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8286 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_7 = xor i1 %tmp_194, i1 %or_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8286 'xor' 'xor_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8287 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_8 = xor i1 %xor_ln129_7, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8287 'xor' 'xor_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8288 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_5 = or i1 %tmp_200, i1 %xor_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8288 'or' 'or_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8289 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%and_ln129_5 = and i1 %or_ln129_5, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8289 'and' 'and_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8290 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln130_49 = xor i13 %sum_29, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8290 'xor' 'xor_ln130_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8291 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_2 = select i1 %and_ln129_5, i13 8191, i13 %xor_ln130_49" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8291 'select' 'select_ln130_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8292 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_2, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8292 'partselect' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8293 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_2, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8293 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8294 [1/1] (0.30ns)   --->   "%index_2 = select i1 %tmp_203, i10 1023, i10 %trunc_ln130_2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8294 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8295 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i10 %index_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8295 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8296 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8296 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8297 [2/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8297 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_62 = select i1 %and_ln125_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8298 'select' 'select_ln125_62' <Predicate = (or_ln125_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8299 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_63 = select i1 %or_ln125_47, i13 %select_ln125_62, i13 %sum_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8299 'select' 'select_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8300 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%shl_ln129_3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_63, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8300 'bitconcatenate' 'shl_ln129_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8301 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%sext_ln129_3 = sext i21 %shl_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8301 'sext' 'sext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8302 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_3 = sub i22 0, i22 %sext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8302 'sub' 'sub_ln129_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8303 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i22 %sub_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8303 'trunc' 'trunc_ln129_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8304 [1/1] (0.00ns)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8304 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8305 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%sum_38 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_3, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8305 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8306 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8306 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8307 [1/1] (0.71ns)   --->   "%icmp_ln129_3 = icmp_ne  i9 %trunc_ln129_3, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8307 'icmp' 'icmp_ln129_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8308 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%and_ln129_6 = and i1 %tmp_267, i1 %icmp_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8308 'and' 'and_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8309 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%zext_ln129_3 = zext i1 %and_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8309 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8310 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_39 = add i13 %sum_38, i13 %zext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8310 'add' 'sum_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8311 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_39, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8311 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8312 [1/1] (0.12ns)   --->   "%xor_ln129_9 = xor i1 %tmp_264, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8312 'xor' 'xor_ln129_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8313 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_6 = or i1 %tmp_268, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8313 'or' 'or_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8314 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_10 = xor i1 %tmp_264, i1 %or_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8314 'xor' 'xor_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8315 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_11 = xor i1 %xor_ln129_10, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8315 'xor' 'xor_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8316 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_7 = or i1 %tmp_268, i1 %xor_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8316 'or' 'or_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8317 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%and_ln129_7 = and i1 %or_ln129_7, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8317 'and' 'and_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8318 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln130_50 = xor i13 %sum_39, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8318 'xor' 'xor_ln130_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8319 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_3 = select i1 %and_ln129_7, i13 8191, i13 %xor_ln130_50" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8319 'select' 'select_ln130_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8320 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_3, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8320 'partselect' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8321 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_3, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8321 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8322 [1/1] (0.30ns)   --->   "%index_3 = select i1 %tmp_271, i10 1023, i10 %trunc_ln130_3" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8322 'select' 'index_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8323 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i10 %index_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8323 'zext' 'zext_ln133_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8324 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8324 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8325 [2/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8325 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_78 = select i1 %and_ln125_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8326 'select' 'select_ln125_78' <Predicate = (or_ln125_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8327 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_79 = select i1 %or_ln125_59, i13 %select_ln125_78, i13 %sum_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8327 'select' 'select_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%shl_ln129_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_79, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8328 'bitconcatenate' 'shl_ln129_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8329 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%sext_ln129_4 = sext i21 %shl_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8329 'sext' 'sext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8330 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_4 = sub i22 0, i22 %sext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8330 'sub' 'sub_ln129_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8331 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i22 %sub_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8331 'trunc' 'trunc_ln129_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8332 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8332 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8333 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%sum_48 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8333 'partselect' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8334 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8334 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8335 [1/1] (0.71ns)   --->   "%icmp_ln129_4 = icmp_ne  i9 %trunc_ln129_4, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8335 'icmp' 'icmp_ln129_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8336 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%and_ln129_8 = and i1 %tmp_335, i1 %icmp_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8336 'and' 'and_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8337 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%zext_ln129_4 = zext i1 %and_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8337 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8338 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_49 = add i13 %sum_48, i13 %zext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8338 'add' 'sum_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8339 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_49, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8339 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8340 [1/1] (0.12ns)   --->   "%xor_ln129_12 = xor i1 %tmp_332, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8340 'xor' 'xor_ln129_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8341 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_8 = or i1 %tmp_336, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8341 'or' 'or_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8342 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_13 = xor i1 %tmp_332, i1 %or_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8342 'xor' 'xor_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8343 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_14 = xor i1 %xor_ln129_13, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8343 'xor' 'xor_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8344 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_9 = or i1 %tmp_336, i1 %xor_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8344 'or' 'or_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8345 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%and_ln129_9 = and i1 %or_ln129_9, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8345 'and' 'and_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8346 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln130_51 = xor i13 %sum_49, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8346 'xor' 'xor_ln130_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8347 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_4 = select i1 %and_ln129_9, i13 8191, i13 %xor_ln130_51" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8347 'select' 'select_ln130_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8348 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_4, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8348 'partselect' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8349 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_4, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8349 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8350 [1/1] (0.30ns)   --->   "%index_4 = select i1 %tmp_338, i10 1023, i10 %trunc_ln130_4" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8350 'select' 'index_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8351 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i10 %index_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8351 'zext' 'zext_ln133_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8352 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8352 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8353 [2/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8353 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8354 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_94 = select i1 %and_ln125_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8354 'select' 'select_ln125_94' <Predicate = (or_ln125_71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8355 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_95 = select i1 %or_ln125_71, i13 %select_ln125_94, i13 %sum_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8355 'select' 'select_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8356 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%shl_ln129_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_95, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8356 'bitconcatenate' 'shl_ln129_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8357 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%sext_ln129_5 = sext i21 %shl_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8357 'sext' 'sext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8358 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_5 = sub i22 0, i22 %sext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8358 'sub' 'sub_ln129_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8359 [1/1] (0.00ns)   --->   "%trunc_ln129_5 = trunc i22 %sub_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8359 'trunc' 'trunc_ln129_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8360 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8360 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8361 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%sum_58 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_5, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8361 'partselect' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8362 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8363 [1/1] (0.71ns)   --->   "%icmp_ln129_5 = icmp_ne  i9 %trunc_ln129_5, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8363 'icmp' 'icmp_ln129_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8364 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%and_ln129_10 = and i1 %tmp_402, i1 %icmp_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8364 'and' 'and_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8365 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%zext_ln129_5 = zext i1 %and_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8365 'zext' 'zext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8366 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_59 = add i13 %sum_58, i13 %zext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8366 'add' 'sum_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8367 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_59, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8367 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8368 [1/1] (0.12ns)   --->   "%xor_ln129_15 = xor i1 %tmp_400, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8368 'xor' 'xor_ln129_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8369 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_10 = or i1 %tmp_405, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8369 'or' 'or_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8370 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_16 = xor i1 %tmp_400, i1 %or_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8370 'xor' 'xor_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8371 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_17 = xor i1 %xor_ln129_16, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8371 'xor' 'xor_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8372 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_11 = or i1 %tmp_405, i1 %xor_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8372 'or' 'or_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8373 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%and_ln129_11 = and i1 %or_ln129_11, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8373 'and' 'and_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8374 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln130_52 = xor i13 %sum_59, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8374 'xor' 'xor_ln130_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8375 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_5 = select i1 %and_ln129_11, i13 8191, i13 %xor_ln130_52" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8375 'select' 'select_ln130_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8376 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_5, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8376 'partselect' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8377 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_5, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8377 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8378 [1/1] (0.30ns)   --->   "%index_5 = select i1 %tmp_408, i10 1023, i10 %trunc_ln130_5" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8378 'select' 'index_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8379 [1/1] (0.00ns)   --->   "%zext_ln133_10 = zext i10 %index_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8379 'zext' 'zext_ln133_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8380 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8380 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8381 [2/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8381 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8382 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_110 = select i1 %and_ln125_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8382 'select' 'select_ln125_110' <Predicate = (or_ln125_83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_111 = select i1 %or_ln125_83, i13 %select_ln125_110, i13 %sum_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8383 'select' 'select_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%shl_ln129_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_111, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8384 'bitconcatenate' 'shl_ln129_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8385 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%sext_ln129_6 = sext i21 %shl_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8385 'sext' 'sext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8386 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_6 = sub i22 0, i22 %sext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8386 'sub' 'sub_ln129_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8387 [1/1] (0.00ns)   --->   "%trunc_ln129_6 = trunc i22 %sub_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8387 'trunc' 'trunc_ln129_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8388 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8388 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8389 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%sum_68 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8389 'partselect' 'sum_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8390 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8390 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8391 [1/1] (0.71ns)   --->   "%icmp_ln129_6 = icmp_ne  i9 %trunc_ln129_6, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8391 'icmp' 'icmp_ln129_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8392 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%and_ln129_12 = and i1 %tmp_472, i1 %icmp_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8392 'and' 'and_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8393 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%zext_ln129_6 = zext i1 %and_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8393 'zext' 'zext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8394 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_69 = add i13 %sum_68, i13 %zext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8394 'add' 'sum_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8395 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_69, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8395 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8396 [1/1] (0.12ns)   --->   "%xor_ln129_18 = xor i1 %tmp_469, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8396 'xor' 'xor_ln129_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8397 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_12 = or i1 %tmp_475, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8397 'or' 'or_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8398 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_19 = xor i1 %tmp_469, i1 %or_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8398 'xor' 'xor_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8399 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_20 = xor i1 %xor_ln129_19, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8399 'xor' 'xor_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8400 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_13 = or i1 %tmp_475, i1 %xor_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8400 'or' 'or_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8401 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%and_ln129_13 = and i1 %or_ln129_13, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8401 'and' 'and_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8402 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln130_53 = xor i13 %sum_69, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8402 'xor' 'xor_ln130_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8403 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_6 = select i1 %and_ln129_13, i13 8191, i13 %xor_ln130_53" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8403 'select' 'select_ln130_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8404 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_6, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8404 'partselect' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8405 [1/1] (0.00ns)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_6, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8405 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8406 [1/1] (0.30ns)   --->   "%index_6 = select i1 %tmp_476, i10 1023, i10 %trunc_ln130_6" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8406 'select' 'index_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8407 [1/1] (0.00ns)   --->   "%zext_ln133_12 = zext i10 %index_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8407 'zext' 'zext_ln133_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8408 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8408 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8409 [2/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8409 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8410 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_126 = select i1 %and_ln125_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8410 'select' 'select_ln125_126' <Predicate = (or_ln125_95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8411 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_127 = select i1 %or_ln125_95, i13 %select_ln125_126, i13 %sum_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8411 'select' 'select_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8412 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%shl_ln129_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_127, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8412 'bitconcatenate' 'shl_ln129_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8413 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%sext_ln129_7 = sext i21 %shl_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8413 'sext' 'sext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8414 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_7 = sub i22 0, i22 %sext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8414 'sub' 'sub_ln129_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8415 [1/1] (0.00ns)   --->   "%trunc_ln129_7 = trunc i22 %sub_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8415 'trunc' 'trunc_ln129_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8416 [1/1] (0.00ns)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8416 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8417 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%sum_78 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_7, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8417 'partselect' 'sum_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8418 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8418 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8419 [1/1] (0.71ns)   --->   "%icmp_ln129_7 = icmp_ne  i9 %trunc_ln129_7, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8419 'icmp' 'icmp_ln129_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8420 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%and_ln129_14 = and i1 %tmp_540, i1 %icmp_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8420 'and' 'and_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8421 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%zext_ln129_7 = zext i1 %and_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8421 'zext' 'zext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8422 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_79 = add i13 %sum_78, i13 %zext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8422 'add' 'sum_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8423 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_79, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8423 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8424 [1/1] (0.12ns)   --->   "%xor_ln129_21 = xor i1 %tmp_539, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8424 'xor' 'xor_ln129_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8425 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_14 = or i1 %tmp_543, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8425 'or' 'or_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8426 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_22 = xor i1 %tmp_539, i1 %or_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8426 'xor' 'xor_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8427 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_23 = xor i1 %xor_ln129_22, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8427 'xor' 'xor_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8428 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_15 = or i1 %tmp_543, i1 %xor_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8428 'or' 'or_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8429 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%and_ln129_15 = and i1 %or_ln129_15, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8429 'and' 'and_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8430 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln130_54 = xor i13 %sum_79, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8430 'xor' 'xor_ln130_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8431 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_7 = select i1 %and_ln129_15, i13 8191, i13 %xor_ln130_54" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8431 'select' 'select_ln130_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8432 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_7, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8432 'partselect' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8433 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_7, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8433 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8434 [1/1] (0.30ns)   --->   "%index_7 = select i1 %tmp_544, i10 1023, i10 %trunc_ln130_7" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8434 'select' 'index_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8435 [1/1] (0.00ns)   --->   "%zext_ln133_14 = zext i10 %index_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8435 'zext' 'zext_ln133_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8436 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8436 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8437 [2/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8437 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%select_ln125_142 = select i1 %and_ln125_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8438 'select' 'select_ln125_142' <Predicate = (or_ln125_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8439 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%select_ln125_143 = select i1 %or_ln125_107, i13 %select_ln125_142, i13 %sum_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8439 'select' 'select_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8440 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%shl_ln129_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_143, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8440 'bitconcatenate' 'shl_ln129_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8441 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_8)   --->   "%sext_ln129_8 = sext i21 %shl_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8441 'sext' 'sext_ln129_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8442 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_8 = sub i22 0, i22 %sext_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8442 'sub' 'sub_ln129_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8443 [1/1] (0.00ns)   --->   "%trunc_ln129_8 = trunc i22 %sub_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8443 'trunc' 'trunc_ln129_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8444 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_8, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8444 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8445 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%sum_88 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8445 'partselect' 'sum_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8446 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8446 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8447 [1/1] (0.71ns)   --->   "%icmp_ln129_8 = icmp_ne  i9 %trunc_ln129_8, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8447 'icmp' 'icmp_ln129_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8448 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%and_ln129_16 = and i1 %tmp_608, i1 %icmp_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8448 'and' 'and_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8449 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%zext_ln129_8 = zext i1 %and_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8449 'zext' 'zext_ln129_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8450 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_89 = add i13 %sum_88, i13 %zext_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8450 'add' 'sum_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8451 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_89, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8451 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8452 [1/1] (0.12ns)   --->   "%xor_ln129_24 = xor i1 %tmp_607, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8452 'xor' 'xor_ln129_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8453 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%or_ln129_16 = or i1 %tmp_610, i1 %xor_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8453 'or' 'or_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8454 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln129_25 = xor i1 %tmp_607, i1 %or_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8454 'xor' 'xor_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8455 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln129_26 = xor i1 %xor_ln129_25, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8455 'xor' 'xor_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8456 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%or_ln129_17 = or i1 %tmp_610, i1 %xor_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8456 'or' 'or_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8457 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%and_ln129_17 = and i1 %or_ln129_17, i1 %xor_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8457 'and' 'and_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8458 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_8)   --->   "%xor_ln130_55 = xor i13 %sum_89, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8458 'xor' 'xor_ln130_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8459 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_8 = select i1 %and_ln129_17, i13 8191, i13 %xor_ln130_55" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8459 'select' 'select_ln130_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8460 [1/1] (0.00ns)   --->   "%trunc_ln130_8 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_8, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8460 'partselect' 'trunc_ln130_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8461 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_8, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8461 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8462 [1/1] (0.30ns)   --->   "%index_8 = select i1 %tmp_613, i10 1023, i10 %trunc_ln130_8" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8462 'select' 'index_8' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8463 [1/1] (0.00ns)   --->   "%zext_ln133_16 = zext i10 %index_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8463 'zext' 'zext_ln133_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8464 [1/1] (0.00ns)   --->   "%exp_table_addr_8 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8464 'getelementptr' 'exp_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8465 [2/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8465 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8466 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%select_ln125_158 = select i1 %and_ln125_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8466 'select' 'select_ln125_158' <Predicate = (or_ln125_119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8467 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%select_ln125_159 = select i1 %or_ln125_119, i13 %select_ln125_158, i13 %sum_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8467 'select' 'select_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8468 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%shl_ln129_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_159, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8468 'bitconcatenate' 'shl_ln129_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8469 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_9)   --->   "%sext_ln129_9 = sext i21 %shl_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8469 'sext' 'sext_ln129_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8470 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_9 = sub i22 0, i22 %sext_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8470 'sub' 'sub_ln129_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8471 [1/1] (0.00ns)   --->   "%trunc_ln129_9 = trunc i22 %sub_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8471 'trunc' 'trunc_ln129_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8472 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8472 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8473 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%sum_98 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_9, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8473 'partselect' 'sum_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8474 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_9, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8474 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8475 [1/1] (0.71ns)   --->   "%icmp_ln129_9 = icmp_ne  i9 %trunc_ln129_9, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8475 'icmp' 'icmp_ln129_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8476 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%and_ln129_18 = and i1 %tmp_677, i1 %icmp_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8476 'and' 'and_ln129_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8477 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%zext_ln129_9 = zext i1 %and_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8477 'zext' 'zext_ln129_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8478 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_99 = add i13 %sum_98, i13 %zext_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8478 'add' 'sum_99' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8479 [1/1] (0.00ns)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_99, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8479 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8480 [1/1] (0.12ns)   --->   "%xor_ln129_27 = xor i1 %tmp_674, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8480 'xor' 'xor_ln129_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8481 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%or_ln129_18 = or i1 %tmp_680, i1 %xor_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8481 'or' 'or_ln129_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8482 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln129_28 = xor i1 %tmp_674, i1 %or_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8482 'xor' 'xor_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8483 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln129_29 = xor i1 %xor_ln129_28, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8483 'xor' 'xor_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8484 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%or_ln129_19 = or i1 %tmp_680, i1 %xor_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8484 'or' 'or_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8485 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%and_ln129_19 = and i1 %or_ln129_19, i1 %xor_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8485 'and' 'and_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8486 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_9)   --->   "%xor_ln130_56 = xor i13 %sum_99, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8486 'xor' 'xor_ln130_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8487 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_9 = select i1 %and_ln129_19, i13 8191, i13 %xor_ln130_56" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8487 'select' 'select_ln130_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8488 [1/1] (0.00ns)   --->   "%trunc_ln130_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_9, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8488 'partselect' 'trunc_ln130_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8489 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_9, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8489 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8490 [1/1] (0.30ns)   --->   "%index_9 = select i1 %tmp_683, i10 1023, i10 %trunc_ln130_9" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8490 'select' 'index_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8491 [1/1] (0.00ns)   --->   "%zext_ln133_18 = zext i10 %index_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8491 'zext' 'zext_ln133_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8492 [1/1] (0.00ns)   --->   "%exp_table_addr_9 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8492 'getelementptr' 'exp_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8493 [2/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8493 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8494 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%select_ln125_174 = select i1 %and_ln125_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8494 'select' 'select_ln125_174' <Predicate = (or_ln125_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8495 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%select_ln125_175 = select i1 %or_ln125_131, i13 %select_ln125_174, i13 %sum_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8495 'select' 'select_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8496 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%shl_ln129_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_175, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8496 'bitconcatenate' 'shl_ln129_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8497 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_10)   --->   "%sext_ln129_10 = sext i21 %shl_ln129_s" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8497 'sext' 'sext_ln129_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8498 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_10 = sub i22 0, i22 %sext_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8498 'sub' 'sub_ln129_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8499 [1/1] (0.00ns)   --->   "%trunc_ln129_10 = trunc i22 %sub_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8499 'trunc' 'trunc_ln129_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8500 [1/1] (0.00ns)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_10, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8500 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8501 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%sum_108 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_10, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8501 'partselect' 'sum_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_10, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8502 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8503 [1/1] (0.71ns)   --->   "%icmp_ln129_10 = icmp_ne  i9 %trunc_ln129_10, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8503 'icmp' 'icmp_ln129_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8504 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%and_ln129_20 = and i1 %tmp_747, i1 %icmp_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8504 'and' 'and_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8505 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%zext_ln129_10 = zext i1 %and_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8505 'zext' 'zext_ln129_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8506 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_109 = add i13 %sum_108, i13 %zext_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8506 'add' 'sum_109' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8507 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_109, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8507 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8508 [1/1] (0.12ns)   --->   "%xor_ln129_30 = xor i1 %tmp_744, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8508 'xor' 'xor_ln129_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8509 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%or_ln129_20 = or i1 %tmp_748, i1 %xor_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8509 'or' 'or_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8510 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln129_31 = xor i1 %tmp_744, i1 %or_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8510 'xor' 'xor_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8511 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln129_32 = xor i1 %xor_ln129_31, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8511 'xor' 'xor_ln129_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8512 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%or_ln129_21 = or i1 %tmp_748, i1 %xor_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8512 'or' 'or_ln129_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8513 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%and_ln129_21 = and i1 %or_ln129_21, i1 %xor_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8513 'and' 'and_ln129_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8514 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_10)   --->   "%xor_ln130_57 = xor i13 %sum_109, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8514 'xor' 'xor_ln130_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8515 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_10 = select i1 %and_ln129_21, i13 8191, i13 %xor_ln130_57" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8515 'select' 'select_ln130_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8516 [1/1] (0.00ns)   --->   "%trunc_ln130_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_10, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8516 'partselect' 'trunc_ln130_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8517 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_10, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8517 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8518 [1/1] (0.30ns)   --->   "%index_10 = select i1 %tmp_751, i10 1023, i10 %trunc_ln130_s" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8518 'select' 'index_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8519 [1/1] (0.00ns)   --->   "%zext_ln133_20 = zext i10 %index_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8519 'zext' 'zext_ln133_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8520 [1/1] (0.00ns)   --->   "%exp_table_addr_10 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8520 'getelementptr' 'exp_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8521 [2/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8521 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8522 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%select_ln125_190 = select i1 %and_ln125_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8522 'select' 'select_ln125_190' <Predicate = (or_ln125_143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8523 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%select_ln125_191 = select i1 %or_ln125_143, i13 %select_ln125_190, i13 %sum_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8523 'select' 'select_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8524 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%shl_ln129_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_191, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8524 'bitconcatenate' 'shl_ln129_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8525 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_11)   --->   "%sext_ln129_11 = sext i21 %shl_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8525 'sext' 'sext_ln129_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8526 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_11 = sub i22 0, i22 %sext_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8526 'sub' 'sub_ln129_11' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8527 [1/1] (0.00ns)   --->   "%trunc_ln129_11 = trunc i22 %sub_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8527 'trunc' 'trunc_ln129_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8528 [1/1] (0.00ns)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_11, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8528 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8529 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%sum_118 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_11, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8529 'partselect' 'sum_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8530 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_11, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8530 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8531 [1/1] (0.71ns)   --->   "%icmp_ln129_11 = icmp_ne  i9 %trunc_ln129_11, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8531 'icmp' 'icmp_ln129_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8532 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%and_ln129_22 = and i1 %tmp_787, i1 %icmp_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8532 'and' 'and_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8533 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%zext_ln129_11 = zext i1 %and_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8533 'zext' 'zext_ln129_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8534 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_119 = add i13 %sum_118, i13 %zext_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8534 'add' 'sum_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8535 [1/1] (0.00ns)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_119, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8535 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8536 [1/1] (0.12ns)   --->   "%xor_ln129_33 = xor i1 %tmp_786, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8536 'xor' 'xor_ln129_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8537 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%or_ln129_22 = or i1 %tmp_788, i1 %xor_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8537 'or' 'or_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8538 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln129_34 = xor i1 %tmp_786, i1 %or_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8538 'xor' 'xor_ln129_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8539 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln129_35 = xor i1 %xor_ln129_34, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8539 'xor' 'xor_ln129_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8540 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%or_ln129_23 = or i1 %tmp_788, i1 %xor_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8540 'or' 'or_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8541 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%and_ln129_23 = and i1 %or_ln129_23, i1 %xor_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8541 'and' 'and_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8542 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_11)   --->   "%xor_ln130_58 = xor i13 %sum_119, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8542 'xor' 'xor_ln130_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8543 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_11 = select i1 %and_ln129_23, i13 8191, i13 %xor_ln130_58" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8543 'select' 'select_ln130_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8544 [1/1] (0.00ns)   --->   "%trunc_ln130_10 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_11, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8544 'partselect' 'trunc_ln130_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8545 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_11, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8545 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8546 [1/1] (0.30ns)   --->   "%index_11 = select i1 %tmp_789, i10 1023, i10 %trunc_ln130_10" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8546 'select' 'index_11' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8547 [1/1] (0.00ns)   --->   "%zext_ln133_22 = zext i10 %index_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8547 'zext' 'zext_ln133_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8548 [1/1] (0.00ns)   --->   "%exp_table_addr_11 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8548 'getelementptr' 'exp_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8549 [2/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8549 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8550 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%select_ln125_206 = select i1 %and_ln125_361, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8550 'select' 'select_ln125_206' <Predicate = (or_ln125_155)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8551 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%select_ln125_207 = select i1 %or_ln125_155, i13 %select_ln125_206, i13 %sum_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8551 'select' 'select_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8552 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%shl_ln129_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_207, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8552 'bitconcatenate' 'shl_ln129_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8553 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_12)   --->   "%sext_ln129_12 = sext i21 %shl_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8553 'sext' 'sext_ln129_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8554 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_12 = sub i22 0, i22 %sext_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8554 'sub' 'sub_ln129_12' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8555 [1/1] (0.00ns)   --->   "%trunc_ln129_12 = trunc i22 %sub_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8555 'trunc' 'trunc_ln129_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8556 [1/1] (0.00ns)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_12, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8556 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8557 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%sum_128 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_12, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8557 'partselect' 'sum_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8558 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_12, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8558 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8559 [1/1] (0.71ns)   --->   "%icmp_ln129_12 = icmp_ne  i9 %trunc_ln129_12, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8559 'icmp' 'icmp_ln129_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8560 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%and_ln129_24 = and i1 %tmp_817, i1 %icmp_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8560 'and' 'and_ln129_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8561 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%zext_ln129_12 = zext i1 %and_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8561 'zext' 'zext_ln129_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8562 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_129 = add i13 %sum_128, i13 %zext_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8562 'add' 'sum_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8563 [1/1] (0.00ns)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_129, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8563 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8564 [1/1] (0.12ns)   --->   "%xor_ln129_36 = xor i1 %tmp_816, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8564 'xor' 'xor_ln129_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8565 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%or_ln129_24 = or i1 %tmp_818, i1 %xor_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8565 'or' 'or_ln129_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8566 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln129_37 = xor i1 %tmp_816, i1 %or_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8566 'xor' 'xor_ln129_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8567 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln129_38 = xor i1 %xor_ln129_37, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8567 'xor' 'xor_ln129_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8568 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%or_ln129_25 = or i1 %tmp_818, i1 %xor_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8568 'or' 'or_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8569 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%and_ln129_25 = and i1 %or_ln129_25, i1 %xor_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8569 'and' 'and_ln129_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8570 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_12)   --->   "%xor_ln130_59 = xor i13 %sum_129, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8570 'xor' 'xor_ln130_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8571 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_12 = select i1 %and_ln129_25, i13 8191, i13 %xor_ln130_59" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8571 'select' 'select_ln130_12' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8572 [1/1] (0.00ns)   --->   "%trunc_ln130_11 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_12, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8572 'partselect' 'trunc_ln130_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8573 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_12, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8573 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8574 [1/1] (0.30ns)   --->   "%index_12 = select i1 %tmp_819, i10 1023, i10 %trunc_ln130_11" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8574 'select' 'index_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8575 [1/1] (0.00ns)   --->   "%zext_ln133_24 = zext i10 %index_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8575 'zext' 'zext_ln133_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8576 [1/1] (0.00ns)   --->   "%exp_table_addr_12 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8576 'getelementptr' 'exp_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8577 [2/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8577 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8578 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%select_ln125_222 = select i1 %and_ln125_389, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8578 'select' 'select_ln125_222' <Predicate = (or_ln125_167)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8579 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%select_ln125_223 = select i1 %or_ln125_167, i13 %select_ln125_222, i13 %sum_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8579 'select' 'select_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8580 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%shl_ln129_12 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_223, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8580 'bitconcatenate' 'shl_ln129_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8581 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_13)   --->   "%sext_ln129_13 = sext i21 %shl_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8581 'sext' 'sext_ln129_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8582 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_13 = sub i22 0, i22 %sext_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8582 'sub' 'sub_ln129_13' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8583 [1/1] (0.00ns)   --->   "%trunc_ln129_13 = trunc i22 %sub_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8583 'trunc' 'trunc_ln129_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8584 [1/1] (0.00ns)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_13, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8584 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8585 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%sum_138 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_13, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8585 'partselect' 'sum_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8586 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_13, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8586 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8587 [1/1] (0.71ns)   --->   "%icmp_ln129_13 = icmp_ne  i9 %trunc_ln129_13, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8587 'icmp' 'icmp_ln129_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8588 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%and_ln129_26 = and i1 %tmp_847, i1 %icmp_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8588 'and' 'and_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8589 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%zext_ln129_13 = zext i1 %and_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8589 'zext' 'zext_ln129_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8590 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_139 = add i13 %sum_138, i13 %zext_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8590 'add' 'sum_139' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8591 [1/1] (0.00ns)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_139, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8591 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8592 [1/1] (0.12ns)   --->   "%xor_ln129_39 = xor i1 %tmp_846, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8592 'xor' 'xor_ln129_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8593 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%or_ln129_26 = or i1 %tmp_848, i1 %xor_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8593 'or' 'or_ln129_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8594 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln129_40 = xor i1 %tmp_846, i1 %or_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8594 'xor' 'xor_ln129_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8595 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln129_41 = xor i1 %xor_ln129_40, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8595 'xor' 'xor_ln129_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8596 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%or_ln129_27 = or i1 %tmp_848, i1 %xor_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8596 'or' 'or_ln129_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8597 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%and_ln129_27 = and i1 %or_ln129_27, i1 %xor_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8597 'and' 'and_ln129_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8598 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_13)   --->   "%xor_ln130_60 = xor i13 %sum_139, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8598 'xor' 'xor_ln130_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8599 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_13 = select i1 %and_ln129_27, i13 8191, i13 %xor_ln130_60" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8599 'select' 'select_ln130_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8600 [1/1] (0.00ns)   --->   "%trunc_ln130_12 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_13, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8600 'partselect' 'trunc_ln130_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8601 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_13, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8601 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8602 [1/1] (0.30ns)   --->   "%index_13 = select i1 %tmp_849, i10 1023, i10 %trunc_ln130_12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8602 'select' 'index_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8603 [1/1] (0.00ns)   --->   "%zext_ln133_26 = zext i10 %index_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8603 'zext' 'zext_ln133_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8604 [1/1] (0.00ns)   --->   "%exp_table_addr_13 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8604 'getelementptr' 'exp_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8605 [2/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8605 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8606 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%select_ln125_238 = select i1 %and_ln125_417, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8606 'select' 'select_ln125_238' <Predicate = (or_ln125_179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8607 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%select_ln125_239 = select i1 %or_ln125_179, i13 %select_ln125_238, i13 %sum_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8607 'select' 'select_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8608 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%shl_ln129_13 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_239, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8608 'bitconcatenate' 'shl_ln129_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8609 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_14)   --->   "%sext_ln129_14 = sext i21 %shl_ln129_13" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8609 'sext' 'sext_ln129_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8610 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_14 = sub i22 0, i22 %sext_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8610 'sub' 'sub_ln129_14' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8611 [1/1] (0.00ns)   --->   "%trunc_ln129_14 = trunc i22 %sub_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8611 'trunc' 'trunc_ln129_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8612 [1/1] (0.00ns)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_14, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8612 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8613 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%sum_148 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_14, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8613 'partselect' 'sum_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8614 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_14, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8614 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8615 [1/1] (0.71ns)   --->   "%icmp_ln129_14 = icmp_ne  i9 %trunc_ln129_14, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8615 'icmp' 'icmp_ln129_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8616 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%and_ln129_28 = and i1 %tmp_877, i1 %icmp_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8616 'and' 'and_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8617 [1/1] (0.00ns) (grouped into LUT with out node sum_149)   --->   "%zext_ln129_14 = zext i1 %and_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8617 'zext' 'zext_ln129_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8618 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_149 = add i13 %sum_148, i13 %zext_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8618 'add' 'sum_149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8619 [1/1] (0.00ns)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_149, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8619 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8620 [1/1] (0.12ns)   --->   "%xor_ln129_42 = xor i1 %tmp_876, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8620 'xor' 'xor_ln129_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8621 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%or_ln129_28 = or i1 %tmp_878, i1 %xor_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8621 'or' 'or_ln129_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8622 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln129_43 = xor i1 %tmp_876, i1 %or_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8622 'xor' 'xor_ln129_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8623 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln129_44 = xor i1 %xor_ln129_43, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8623 'xor' 'xor_ln129_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8624 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%or_ln129_29 = or i1 %tmp_878, i1 %xor_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8624 'or' 'or_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8625 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%and_ln129_29 = and i1 %or_ln129_29, i1 %xor_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8625 'and' 'and_ln129_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8626 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_14)   --->   "%xor_ln130_61 = xor i13 %sum_149, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8626 'xor' 'xor_ln130_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8627 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_14 = select i1 %and_ln129_29, i13 8191, i13 %xor_ln130_61" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8627 'select' 'select_ln130_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8628 [1/1] (0.00ns)   --->   "%trunc_ln130_13 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_14, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8628 'partselect' 'trunc_ln130_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8629 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_14, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8629 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8630 [1/1] (0.30ns)   --->   "%index_14 = select i1 %tmp_879, i10 1023, i10 %trunc_ln130_13" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8630 'select' 'index_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8631 [1/1] (0.00ns)   --->   "%zext_ln133_28 = zext i10 %index_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8631 'zext' 'zext_ln133_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8632 [1/1] (0.00ns)   --->   "%exp_table_addr_14 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8632 'getelementptr' 'exp_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8633 [2/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8633 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8634 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%select_ln125_254 = select i1 %and_ln125_445, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8634 'select' 'select_ln125_254' <Predicate = (or_ln125_191)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8635 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%select_ln125_255 = select i1 %or_ln125_191, i13 %select_ln125_254, i13 %sum_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8635 'select' 'select_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8636 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%shl_ln129_14 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_255, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8636 'bitconcatenate' 'shl_ln129_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8637 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_15)   --->   "%sext_ln129_15 = sext i21 %shl_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8637 'sext' 'sext_ln129_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8638 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_15 = sub i22 0, i22 %sext_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8638 'sub' 'sub_ln129_15' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8639 [1/1] (0.00ns)   --->   "%trunc_ln129_15 = trunc i22 %sub_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8639 'trunc' 'trunc_ln129_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8640 [1/1] (0.00ns)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_15, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8640 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8641 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%sum_158 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_15, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8641 'partselect' 'sum_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8642 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_15, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8642 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8643 [1/1] (0.71ns)   --->   "%icmp_ln129_15 = icmp_ne  i9 %trunc_ln129_15, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8643 'icmp' 'icmp_ln129_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8644 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%and_ln129_30 = and i1 %tmp_907, i1 %icmp_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8644 'and' 'and_ln129_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8645 [1/1] (0.00ns) (grouped into LUT with out node sum_159)   --->   "%zext_ln129_15 = zext i1 %and_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8645 'zext' 'zext_ln129_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8646 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_159 = add i13 %sum_158, i13 %zext_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8646 'add' 'sum_159' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8647 [1/1] (0.00ns)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_159, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8647 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8648 [1/1] (0.12ns)   --->   "%xor_ln129_45 = xor i1 %tmp_906, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8648 'xor' 'xor_ln129_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8649 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%or_ln129_30 = or i1 %tmp_908, i1 %xor_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8649 'or' 'or_ln129_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8650 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln129_46 = xor i1 %tmp_906, i1 %or_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8650 'xor' 'xor_ln129_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8651 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln129_47 = xor i1 %xor_ln129_46, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8651 'xor' 'xor_ln129_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8652 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%or_ln129_31 = or i1 %tmp_908, i1 %xor_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8652 'or' 'or_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8653 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%and_ln129_31 = and i1 %or_ln129_31, i1 %xor_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8653 'and' 'and_ln129_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8654 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_15)   --->   "%xor_ln130_62 = xor i13 %sum_159, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8654 'xor' 'xor_ln130_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8655 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_15 = select i1 %and_ln129_31, i13 8191, i13 %xor_ln130_62" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8655 'select' 'select_ln130_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8656 [1/1] (0.00ns)   --->   "%trunc_ln130_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_15, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8656 'partselect' 'trunc_ln130_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8657 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_15, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8657 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8658 [1/1] (0.30ns)   --->   "%index_15 = select i1 %tmp_909, i10 1023, i10 %trunc_ln130_14" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8658 'select' 'index_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8659 [1/1] (0.00ns)   --->   "%zext_ln133_30 = zext i10 %index_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8659 'zext' 'zext_ln133_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8660 [1/1] (0.00ns)   --->   "%exp_table_addr_15 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8660 'getelementptr' 'exp_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8661 [2/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8661 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8662 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_16)   --->   "%select_ln125_270 = select i1 %and_ln125_473, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8662 'select' 'select_ln125_270' <Predicate = (or_ln125_203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8663 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_16)   --->   "%select_ln125_271 = select i1 %or_ln125_203, i13 %select_ln125_270, i13 %sum_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8663 'select' 'select_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8664 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_16)   --->   "%shl_ln129_15 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_271, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8664 'bitconcatenate' 'shl_ln129_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8665 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_16)   --->   "%sext_ln129_16 = sext i21 %shl_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8665 'sext' 'sext_ln129_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8666 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_16 = sub i22 0, i22 %sext_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8666 'sub' 'sub_ln129_16' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8667 [1/1] (0.00ns)   --->   "%trunc_ln129_16 = trunc i22 %sub_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8667 'trunc' 'trunc_ln129_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8668 [1/1] (0.00ns)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_16, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8668 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8669 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%sum_168 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_16, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8669 'partselect' 'sum_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8670 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_16, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8670 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8671 [1/1] (0.71ns)   --->   "%icmp_ln129_16 = icmp_ne  i9 %trunc_ln129_16, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8671 'icmp' 'icmp_ln129_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8672 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%and_ln129_32 = and i1 %tmp_937, i1 %icmp_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8672 'and' 'and_ln129_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8673 [1/1] (0.00ns) (grouped into LUT with out node sum_169)   --->   "%zext_ln129_16 = zext i1 %and_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8673 'zext' 'zext_ln129_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8674 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_169 = add i13 %sum_168, i13 %zext_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8674 'add' 'sum_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8675 [1/1] (0.00ns)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_169, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8675 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8676 [1/1] (0.12ns)   --->   "%xor_ln129_48 = xor i1 %tmp_936, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8676 'xor' 'xor_ln129_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8677 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%or_ln129_32 = or i1 %tmp_938, i1 %xor_ln129_48" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8677 'or' 'or_ln129_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8678 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%xor_ln129_49 = xor i1 %tmp_936, i1 %or_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8678 'xor' 'xor_ln129_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8679 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%xor_ln129_50 = xor i1 %xor_ln129_49, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8679 'xor' 'xor_ln129_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8680 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%or_ln129_33 = or i1 %tmp_938, i1 %xor_ln129_50" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8680 'or' 'or_ln129_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8681 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%and_ln129_33 = and i1 %or_ln129_33, i1 %xor_ln129_48" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8681 'and' 'and_ln129_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8682 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_16)   --->   "%xor_ln130_63 = xor i13 %sum_169, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8682 'xor' 'xor_ln130_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_16 = select i1 %and_ln129_33, i13 8191, i13 %xor_ln130_63" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8683 'select' 'select_ln130_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8684 [1/1] (0.00ns)   --->   "%trunc_ln130_15 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_16, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8684 'partselect' 'trunc_ln130_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8685 [1/1] (0.00ns)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_16, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8685 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8686 [1/1] (0.30ns)   --->   "%index_16 = select i1 %tmp_939, i10 1023, i10 %trunc_ln130_15" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8686 'select' 'index_16' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8687 [1/1] (0.00ns)   --->   "%zext_ln133_32 = zext i10 %index_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8687 'zext' 'zext_ln133_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8688 [1/1] (0.00ns)   --->   "%exp_table_addr_16 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8688 'getelementptr' 'exp_table_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8689 [2/2] (1.17ns)   --->   "%exp_table_load_16 = load i10 %exp_table_addr_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8689 'load' 'exp_table_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8690 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_17)   --->   "%select_ln125_286 = select i1 %and_ln125_501, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8690 'select' 'select_ln125_286' <Predicate = (or_ln125_215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8691 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_17)   --->   "%select_ln125_287 = select i1 %or_ln125_215, i13 %select_ln125_286, i13 %sum_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8691 'select' 'select_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8692 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_17)   --->   "%shl_ln129_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_287, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8692 'bitconcatenate' 'shl_ln129_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8693 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_17)   --->   "%sext_ln129_17 = sext i21 %shl_ln129_16" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8693 'sext' 'sext_ln129_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8694 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_17 = sub i22 0, i22 %sext_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8694 'sub' 'sub_ln129_17' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8695 [1/1] (0.00ns)   --->   "%trunc_ln129_17 = trunc i22 %sub_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8695 'trunc' 'trunc_ln129_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8696 [1/1] (0.00ns)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_17, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8696 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8697 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%sum_178 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_17, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8697 'partselect' 'sum_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8698 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_17, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8698 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8699 [1/1] (0.71ns)   --->   "%icmp_ln129_17 = icmp_ne  i9 %trunc_ln129_17, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8699 'icmp' 'icmp_ln129_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8700 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%and_ln129_34 = and i1 %tmp_967, i1 %icmp_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8700 'and' 'and_ln129_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8701 [1/1] (0.00ns) (grouped into LUT with out node sum_179)   --->   "%zext_ln129_17 = zext i1 %and_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8701 'zext' 'zext_ln129_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8702 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_179 = add i13 %sum_178, i13 %zext_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8702 'add' 'sum_179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8703 [1/1] (0.00ns)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_179, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8703 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8704 [1/1] (0.12ns)   --->   "%xor_ln129_51 = xor i1 %tmp_966, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8704 'xor' 'xor_ln129_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8705 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%or_ln129_34 = or i1 %tmp_968, i1 %xor_ln129_51" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8705 'or' 'or_ln129_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8706 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%xor_ln129_52 = xor i1 %tmp_966, i1 %or_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8706 'xor' 'xor_ln129_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8707 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%xor_ln129_53 = xor i1 %xor_ln129_52, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8707 'xor' 'xor_ln129_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8708 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%or_ln129_35 = or i1 %tmp_968, i1 %xor_ln129_53" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8708 'or' 'or_ln129_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8709 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%and_ln129_35 = and i1 %or_ln129_35, i1 %xor_ln129_51" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8709 'and' 'and_ln129_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8710 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_17)   --->   "%xor_ln130_64 = xor i13 %sum_179, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8710 'xor' 'xor_ln130_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8711 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_17 = select i1 %and_ln129_35, i13 8191, i13 %xor_ln130_64" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8711 'select' 'select_ln130_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8712 [1/1] (0.00ns)   --->   "%trunc_ln130_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_17, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8712 'partselect' 'trunc_ln130_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8713 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_17, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8713 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8714 [1/1] (0.30ns)   --->   "%index_17 = select i1 %tmp_969, i10 1023, i10 %trunc_ln130_16" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8714 'select' 'index_17' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8715 [1/1] (0.00ns)   --->   "%zext_ln133_34 = zext i10 %index_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8715 'zext' 'zext_ln133_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8716 [1/1] (0.00ns)   --->   "%exp_table_addr_17 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8716 'getelementptr' 'exp_table_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8717 [2/2] (1.17ns)   --->   "%exp_table_load_17 = load i10 %exp_table_addr_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8717 'load' 'exp_table_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8718 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_18)   --->   "%select_ln125_302 = select i1 %and_ln125_529, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8718 'select' 'select_ln125_302' <Predicate = (or_ln125_227)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8719 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_18)   --->   "%select_ln125_303 = select i1 %or_ln125_227, i13 %select_ln125_302, i13 %sum_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8719 'select' 'select_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8720 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_18)   --->   "%shl_ln129_17 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_303, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8720 'bitconcatenate' 'shl_ln129_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8721 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_18)   --->   "%sext_ln129_18 = sext i21 %shl_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8721 'sext' 'sext_ln129_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8722 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_18 = sub i22 0, i22 %sext_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8722 'sub' 'sub_ln129_18' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8723 [1/1] (0.00ns)   --->   "%trunc_ln129_18 = trunc i22 %sub_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8723 'trunc' 'trunc_ln129_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8724 [1/1] (0.00ns)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_18, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8724 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8725 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%sum_188 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_18, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8725 'partselect' 'sum_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8726 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_18, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8726 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8727 [1/1] (0.71ns)   --->   "%icmp_ln129_18 = icmp_ne  i9 %trunc_ln129_18, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8727 'icmp' 'icmp_ln129_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8728 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%and_ln129_36 = and i1 %tmp_997, i1 %icmp_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8728 'and' 'and_ln129_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8729 [1/1] (0.00ns) (grouped into LUT with out node sum_189)   --->   "%zext_ln129_18 = zext i1 %and_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8729 'zext' 'zext_ln129_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8730 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_189 = add i13 %sum_188, i13 %zext_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8730 'add' 'sum_189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8731 [1/1] (0.00ns)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_189, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8731 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8732 [1/1] (0.12ns)   --->   "%xor_ln129_54 = xor i1 %tmp_996, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8732 'xor' 'xor_ln129_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8733 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%or_ln129_36 = or i1 %tmp_998, i1 %xor_ln129_54" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8733 'or' 'or_ln129_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8734 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%xor_ln129_55 = xor i1 %tmp_996, i1 %or_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8734 'xor' 'xor_ln129_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8735 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%xor_ln129_56 = xor i1 %xor_ln129_55, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8735 'xor' 'xor_ln129_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8736 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%or_ln129_37 = or i1 %tmp_998, i1 %xor_ln129_56" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8736 'or' 'or_ln129_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8737 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%and_ln129_37 = and i1 %or_ln129_37, i1 %xor_ln129_54" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8737 'and' 'and_ln129_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8738 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_18)   --->   "%xor_ln130_65 = xor i13 %sum_189, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8738 'xor' 'xor_ln130_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8739 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_18 = select i1 %and_ln129_37, i13 8191, i13 %xor_ln130_65" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8739 'select' 'select_ln130_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8740 [1/1] (0.00ns)   --->   "%trunc_ln130_17 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_18, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8740 'partselect' 'trunc_ln130_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8741 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_18, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8741 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8742 [1/1] (0.30ns)   --->   "%index_18 = select i1 %tmp_999, i10 1023, i10 %trunc_ln130_17" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8742 'select' 'index_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8743 [1/1] (0.00ns)   --->   "%zext_ln133_36 = zext i10 %index_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8743 'zext' 'zext_ln133_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8744 [1/1] (0.00ns)   --->   "%exp_table_addr_18 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8744 'getelementptr' 'exp_table_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8745 [2/2] (1.17ns)   --->   "%exp_table_load_18 = load i10 %exp_table_addr_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8745 'load' 'exp_table_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8746 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_19)   --->   "%select_ln125_318 = select i1 %and_ln125_557, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8746 'select' 'select_ln125_318' <Predicate = (or_ln125_239)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8747 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_19)   --->   "%select_ln125_319 = select i1 %or_ln125_239, i13 %select_ln125_318, i13 %sum_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8747 'select' 'select_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8748 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_19)   --->   "%shl_ln129_18 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_319, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8748 'bitconcatenate' 'shl_ln129_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8749 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_19)   --->   "%sext_ln129_19 = sext i21 %shl_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8749 'sext' 'sext_ln129_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8750 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_19 = sub i22 0, i22 %sext_ln129_19" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8750 'sub' 'sub_ln129_19' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8751 [1/1] (0.00ns)   --->   "%trunc_ln129_19 = trunc i22 %sub_ln129_19" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8751 'trunc' 'trunc_ln129_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8752 [1/1] (0.00ns)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_19, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8752 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8753 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%sum_198 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_19, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8753 'partselect' 'sum_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8754 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_19, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8754 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8755 [1/1] (0.71ns)   --->   "%icmp_ln129_19 = icmp_ne  i9 %trunc_ln129_19, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8755 'icmp' 'icmp_ln129_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8756 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%and_ln129_38 = and i1 %tmp_1027, i1 %icmp_ln129_19" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8756 'and' 'and_ln129_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8757 [1/1] (0.00ns) (grouped into LUT with out node sum_199)   --->   "%zext_ln129_19 = zext i1 %and_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8757 'zext' 'zext_ln129_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8758 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_199 = add i13 %sum_198, i13 %zext_ln129_19" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8758 'add' 'sum_199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8759 [1/1] (0.00ns)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_199, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8759 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8760 [1/1] (0.12ns)   --->   "%xor_ln129_57 = xor i1 %tmp_1026, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8760 'xor' 'xor_ln129_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8761 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%or_ln129_38 = or i1 %tmp_1028, i1 %xor_ln129_57" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8761 'or' 'or_ln129_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8762 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%xor_ln129_58 = xor i1 %tmp_1026, i1 %or_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8762 'xor' 'xor_ln129_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8763 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%xor_ln129_59 = xor i1 %xor_ln129_58, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8763 'xor' 'xor_ln129_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8764 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%or_ln129_39 = or i1 %tmp_1028, i1 %xor_ln129_59" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8764 'or' 'or_ln129_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8765 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%and_ln129_39 = and i1 %or_ln129_39, i1 %xor_ln129_57" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8765 'and' 'and_ln129_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8766 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_19)   --->   "%xor_ln130_66 = xor i13 %sum_199, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8766 'xor' 'xor_ln130_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8767 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_19 = select i1 %and_ln129_39, i13 8191, i13 %xor_ln130_66" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8767 'select' 'select_ln130_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8768 [1/1] (0.00ns)   --->   "%trunc_ln130_18 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_19, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8768 'partselect' 'trunc_ln130_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8769 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_19, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8769 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8770 [1/1] (0.30ns)   --->   "%index_19 = select i1 %tmp_1029, i10 1023, i10 %trunc_ln130_18" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8770 'select' 'index_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8771 [1/1] (0.00ns)   --->   "%zext_ln133_38 = zext i10 %index_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8771 'zext' 'zext_ln133_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8772 [1/1] (0.00ns)   --->   "%exp_table_addr_19 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8772 'getelementptr' 'exp_table_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8773 [2/2] (1.17ns)   --->   "%exp_table_load_19 = load i10 %exp_table_addr_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8773 'load' 'exp_table_load_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8774 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_20)   --->   "%select_ln125_334 = select i1 %and_ln125_585, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8774 'select' 'select_ln125_334' <Predicate = (or_ln125_251)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8775 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_20)   --->   "%select_ln125_335 = select i1 %or_ln125_251, i13 %select_ln125_334, i13 %sum_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8775 'select' 'select_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8776 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_20)   --->   "%shl_ln129_19 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_335, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8776 'bitconcatenate' 'shl_ln129_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8777 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_20)   --->   "%sext_ln129_20 = sext i21 %shl_ln129_19" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8777 'sext' 'sext_ln129_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8778 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_20 = sub i22 0, i22 %sext_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8778 'sub' 'sub_ln129_20' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8779 [1/1] (0.00ns)   --->   "%trunc_ln129_20 = trunc i22 %sub_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8779 'trunc' 'trunc_ln129_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8780 [1/1] (0.00ns)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_20, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8780 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8781 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%sum_208 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_20, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8781 'partselect' 'sum_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8782 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_20, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8782 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8783 [1/1] (0.71ns)   --->   "%icmp_ln129_20 = icmp_ne  i9 %trunc_ln129_20, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8783 'icmp' 'icmp_ln129_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8784 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%and_ln129_40 = and i1 %tmp_1057, i1 %icmp_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8784 'and' 'and_ln129_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8785 [1/1] (0.00ns) (grouped into LUT with out node sum_209)   --->   "%zext_ln129_20 = zext i1 %and_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8785 'zext' 'zext_ln129_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8786 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_209 = add i13 %sum_208, i13 %zext_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8786 'add' 'sum_209' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8787 [1/1] (0.00ns)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_209, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8787 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8788 [1/1] (0.12ns)   --->   "%xor_ln129_60 = xor i1 %tmp_1056, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8788 'xor' 'xor_ln129_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8789 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%or_ln129_40 = or i1 %tmp_1058, i1 %xor_ln129_60" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8789 'or' 'or_ln129_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8790 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%xor_ln129_61 = xor i1 %tmp_1056, i1 %or_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8790 'xor' 'xor_ln129_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8791 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%xor_ln129_62 = xor i1 %xor_ln129_61, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8791 'xor' 'xor_ln129_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8792 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%or_ln129_41 = or i1 %tmp_1058, i1 %xor_ln129_62" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8792 'or' 'or_ln129_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8793 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%and_ln129_41 = and i1 %or_ln129_41, i1 %xor_ln129_60" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8793 'and' 'and_ln129_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8794 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_20)   --->   "%xor_ln130_67 = xor i13 %sum_209, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8794 'xor' 'xor_ln130_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8795 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_20 = select i1 %and_ln129_41, i13 8191, i13 %xor_ln130_67" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8795 'select' 'select_ln130_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8796 [1/1] (0.00ns)   --->   "%trunc_ln130_19 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_20, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8796 'partselect' 'trunc_ln130_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8797 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_20, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8797 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8798 [1/1] (0.30ns)   --->   "%index_20 = select i1 %tmp_1059, i10 1023, i10 %trunc_ln130_19" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8798 'select' 'index_20' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8799 [1/1] (0.00ns)   --->   "%zext_ln133_40 = zext i10 %index_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8799 'zext' 'zext_ln133_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8800 [1/1] (0.00ns)   --->   "%exp_table_addr_20 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8800 'getelementptr' 'exp_table_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8801 [2/2] (1.17ns)   --->   "%exp_table_load_20 = load i10 %exp_table_addr_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8801 'load' 'exp_table_load_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8802 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_21)   --->   "%select_ln125_350 = select i1 %and_ln125_613, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8802 'select' 'select_ln125_350' <Predicate = (or_ln125_263)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8803 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_21)   --->   "%select_ln125_351 = select i1 %or_ln125_263, i13 %select_ln125_350, i13 %sum_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8803 'select' 'select_ln125_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8804 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_21)   --->   "%shl_ln129_20 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_351, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8804 'bitconcatenate' 'shl_ln129_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8805 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_21)   --->   "%sext_ln129_21 = sext i21 %shl_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8805 'sext' 'sext_ln129_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8806 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_21 = sub i22 0, i22 %sext_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8806 'sub' 'sub_ln129_21' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8807 [1/1] (0.00ns)   --->   "%trunc_ln129_21 = trunc i22 %sub_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8807 'trunc' 'trunc_ln129_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8808 [1/1] (0.00ns)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_21, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8808 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8809 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%sum_218 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_21, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8809 'partselect' 'sum_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8810 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_21, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8810 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8811 [1/1] (0.71ns)   --->   "%icmp_ln129_21 = icmp_ne  i9 %trunc_ln129_21, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8811 'icmp' 'icmp_ln129_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8812 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%and_ln129_42 = and i1 %tmp_1087, i1 %icmp_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8812 'and' 'and_ln129_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8813 [1/1] (0.00ns) (grouped into LUT with out node sum_219)   --->   "%zext_ln129_21 = zext i1 %and_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8813 'zext' 'zext_ln129_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8814 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_219 = add i13 %sum_218, i13 %zext_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8814 'add' 'sum_219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8815 [1/1] (0.00ns)   --->   "%tmp_1088 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_219, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8815 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8816 [1/1] (0.12ns)   --->   "%xor_ln129_63 = xor i1 %tmp_1086, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8816 'xor' 'xor_ln129_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8817 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%or_ln129_42 = or i1 %tmp_1088, i1 %xor_ln129_63" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8817 'or' 'or_ln129_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8818 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%xor_ln129_64 = xor i1 %tmp_1086, i1 %or_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8818 'xor' 'xor_ln129_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8819 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%xor_ln129_65 = xor i1 %xor_ln129_64, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8819 'xor' 'xor_ln129_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8820 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%or_ln129_43 = or i1 %tmp_1088, i1 %xor_ln129_65" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8820 'or' 'or_ln129_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8821 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%and_ln129_43 = and i1 %or_ln129_43, i1 %xor_ln129_63" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8821 'and' 'and_ln129_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8822 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_21)   --->   "%xor_ln130_68 = xor i13 %sum_219, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8822 'xor' 'xor_ln130_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8823 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_21 = select i1 %and_ln129_43, i13 8191, i13 %xor_ln130_68" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8823 'select' 'select_ln130_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8824 [1/1] (0.00ns)   --->   "%trunc_ln130_20 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_21, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8824 'partselect' 'trunc_ln130_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8825 [1/1] (0.00ns)   --->   "%tmp_1089 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_21, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8825 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8826 [1/1] (0.30ns)   --->   "%index_21 = select i1 %tmp_1089, i10 1023, i10 %trunc_ln130_20" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8826 'select' 'index_21' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8827 [1/1] (0.00ns)   --->   "%zext_ln133_42 = zext i10 %index_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8827 'zext' 'zext_ln133_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8828 [1/1] (0.00ns)   --->   "%exp_table_addr_21 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8828 'getelementptr' 'exp_table_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8829 [2/2] (1.17ns)   --->   "%exp_table_load_21 = load i10 %exp_table_addr_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8829 'load' 'exp_table_load_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8830 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_22)   --->   "%select_ln125_366 = select i1 %and_ln125_641, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8830 'select' 'select_ln125_366' <Predicate = (or_ln125_275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8831 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_22)   --->   "%select_ln125_367 = select i1 %or_ln125_275, i13 %select_ln125_366, i13 %sum_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8831 'select' 'select_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8832 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_22)   --->   "%shl_ln129_21 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_367, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8832 'bitconcatenate' 'shl_ln129_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8833 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_22)   --->   "%sext_ln129_22 = sext i21 %shl_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8833 'sext' 'sext_ln129_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8834 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_22 = sub i22 0, i22 %sext_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8834 'sub' 'sub_ln129_22' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8835 [1/1] (0.00ns)   --->   "%trunc_ln129_22 = trunc i22 %sub_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8835 'trunc' 'trunc_ln129_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8836 [1/1] (0.00ns)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_22, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8836 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8837 [1/1] (0.00ns) (grouped into LUT with out node sum_229)   --->   "%sum_228 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_22, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8837 'partselect' 'sum_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8838 [1/1] (0.00ns) (grouped into LUT with out node sum_229)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_22, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8838 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8839 [1/1] (0.71ns)   --->   "%icmp_ln129_22 = icmp_ne  i9 %trunc_ln129_22, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8839 'icmp' 'icmp_ln129_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8840 [1/1] (0.00ns) (grouped into LUT with out node sum_229)   --->   "%and_ln129_44 = and i1 %tmp_1117, i1 %icmp_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8840 'and' 'and_ln129_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8841 [1/1] (0.00ns) (grouped into LUT with out node sum_229)   --->   "%zext_ln129_22 = zext i1 %and_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8841 'zext' 'zext_ln129_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8842 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_229 = add i13 %sum_228, i13 %zext_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8842 'add' 'sum_229' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8843 [1/1] (0.00ns)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_229, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8843 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8844 [1/1] (0.12ns)   --->   "%xor_ln129_66 = xor i1 %tmp_1116, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8844 'xor' 'xor_ln129_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8845 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%or_ln129_44 = or i1 %tmp_1118, i1 %xor_ln129_66" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8845 'or' 'or_ln129_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8846 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%xor_ln129_67 = xor i1 %tmp_1116, i1 %or_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8846 'xor' 'xor_ln129_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8847 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%xor_ln129_68 = xor i1 %xor_ln129_67, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8847 'xor' 'xor_ln129_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8848 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%or_ln129_45 = or i1 %tmp_1118, i1 %xor_ln129_68" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8848 'or' 'or_ln129_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8849 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%and_ln129_45 = and i1 %or_ln129_45, i1 %xor_ln129_66" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8849 'and' 'and_ln129_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8850 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_22)   --->   "%xor_ln130_69 = xor i13 %sum_229, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8850 'xor' 'xor_ln130_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8851 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_22 = select i1 %and_ln129_45, i13 8191, i13 %xor_ln130_69" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8851 'select' 'select_ln130_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8852 [1/1] (0.00ns)   --->   "%trunc_ln130_21 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_22, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8852 'partselect' 'trunc_ln130_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8853 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_22, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8853 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8854 [1/1] (0.30ns)   --->   "%index_22 = select i1 %tmp_1119, i10 1023, i10 %trunc_ln130_21" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8854 'select' 'index_22' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8855 [1/1] (0.00ns)   --->   "%zext_ln133_44 = zext i10 %index_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8855 'zext' 'zext_ln133_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8856 [1/1] (0.00ns)   --->   "%exp_table_addr_22 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8856 'getelementptr' 'exp_table_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8857 [2/2] (1.17ns)   --->   "%exp_table_load_22 = load i10 %exp_table_addr_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8857 'load' 'exp_table_load_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8858 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_23)   --->   "%select_ln125_382 = select i1 %and_ln125_669, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8858 'select' 'select_ln125_382' <Predicate = (or_ln125_287)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8859 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_23)   --->   "%select_ln125_383 = select i1 %or_ln125_287, i13 %select_ln125_382, i13 %sum_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8859 'select' 'select_ln125_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8860 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_23)   --->   "%shl_ln129_22 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_383, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8860 'bitconcatenate' 'shl_ln129_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8861 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_23)   --->   "%sext_ln129_23 = sext i21 %shl_ln129_22" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8861 'sext' 'sext_ln129_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8862 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_23 = sub i22 0, i22 %sext_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8862 'sub' 'sub_ln129_23' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8863 [1/1] (0.00ns)   --->   "%trunc_ln129_23 = trunc i22 %sub_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8863 'trunc' 'trunc_ln129_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8864 [1/1] (0.00ns)   --->   "%tmp_1146 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_23, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8864 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8865 [1/1] (0.00ns) (grouped into LUT with out node sum_239)   --->   "%sum_238 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_23, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8865 'partselect' 'sum_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8866 [1/1] (0.00ns) (grouped into LUT with out node sum_239)   --->   "%tmp_1147 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_23, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8866 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8867 [1/1] (0.71ns)   --->   "%icmp_ln129_23 = icmp_ne  i9 %trunc_ln129_23, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8867 'icmp' 'icmp_ln129_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8868 [1/1] (0.00ns) (grouped into LUT with out node sum_239)   --->   "%and_ln129_46 = and i1 %tmp_1147, i1 %icmp_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8868 'and' 'and_ln129_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8869 [1/1] (0.00ns) (grouped into LUT with out node sum_239)   --->   "%zext_ln129_23 = zext i1 %and_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8869 'zext' 'zext_ln129_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8870 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_239 = add i13 %sum_238, i13 %zext_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8870 'add' 'sum_239' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8871 [1/1] (0.00ns)   --->   "%tmp_1148 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_239, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8871 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8872 [1/1] (0.12ns)   --->   "%xor_ln129_69 = xor i1 %tmp_1146, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8872 'xor' 'xor_ln129_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8873 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%or_ln129_46 = or i1 %tmp_1148, i1 %xor_ln129_69" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8873 'or' 'or_ln129_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8874 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%xor_ln129_70 = xor i1 %tmp_1146, i1 %or_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8874 'xor' 'xor_ln129_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8875 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%xor_ln129_71 = xor i1 %xor_ln129_70, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8875 'xor' 'xor_ln129_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8876 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%or_ln129_47 = or i1 %tmp_1148, i1 %xor_ln129_71" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8876 'or' 'or_ln129_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8877 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%and_ln129_47 = and i1 %or_ln129_47, i1 %xor_ln129_69" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8877 'and' 'and_ln129_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8878 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_23)   --->   "%xor_ln130_70 = xor i13 %sum_239, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8878 'xor' 'xor_ln130_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8879 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_23 = select i1 %and_ln129_47, i13 8191, i13 %xor_ln130_70" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8879 'select' 'select_ln130_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8880 [1/1] (0.00ns)   --->   "%trunc_ln130_22 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_23, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8880 'partselect' 'trunc_ln130_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8881 [1/1] (0.00ns)   --->   "%tmp_1149 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_23, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8881 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8882 [1/1] (0.30ns)   --->   "%index_23 = select i1 %tmp_1149, i10 1023, i10 %trunc_ln130_22" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8882 'select' 'index_23' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8883 [1/1] (0.00ns)   --->   "%zext_ln133_46 = zext i10 %index_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8883 'zext' 'zext_ln133_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8884 [1/1] (0.00ns)   --->   "%exp_table_addr_23 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8884 'getelementptr' 'exp_table_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8885 [2/2] (1.17ns)   --->   "%exp_table_load_23 = load i10 %exp_table_addr_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8885 'load' 'exp_table_load_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8886 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_24)   --->   "%select_ln125_398 = select i1 %and_ln125_697, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8886 'select' 'select_ln125_398' <Predicate = (or_ln125_299)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8887 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_24)   --->   "%select_ln125_399 = select i1 %or_ln125_299, i13 %select_ln125_398, i13 %sum_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8887 'select' 'select_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8888 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_24)   --->   "%shl_ln129_23 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_399, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8888 'bitconcatenate' 'shl_ln129_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8889 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_24)   --->   "%sext_ln129_24 = sext i21 %shl_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8889 'sext' 'sext_ln129_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8890 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_24 = sub i22 0, i22 %sext_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8890 'sub' 'sub_ln129_24' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8891 [1/1] (0.00ns)   --->   "%trunc_ln129_24 = trunc i22 %sub_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8891 'trunc' 'trunc_ln129_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8892 [1/1] (0.00ns)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_24, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8892 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8893 [1/1] (0.00ns) (grouped into LUT with out node sum_249)   --->   "%sum_248 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_24, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8893 'partselect' 'sum_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8894 [1/1] (0.00ns) (grouped into LUT with out node sum_249)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_24, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8894 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8895 [1/1] (0.71ns)   --->   "%icmp_ln129_24 = icmp_ne  i9 %trunc_ln129_24, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8895 'icmp' 'icmp_ln129_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8896 [1/1] (0.00ns) (grouped into LUT with out node sum_249)   --->   "%and_ln129_48 = and i1 %tmp_1177, i1 %icmp_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8896 'and' 'and_ln129_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8897 [1/1] (0.00ns) (grouped into LUT with out node sum_249)   --->   "%zext_ln129_24 = zext i1 %and_ln129_48" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8897 'zext' 'zext_ln129_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8898 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_249 = add i13 %sum_248, i13 %zext_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8898 'add' 'sum_249' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8899 [1/1] (0.00ns)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_249, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8899 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8900 [1/1] (0.12ns)   --->   "%xor_ln129_72 = xor i1 %tmp_1176, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8900 'xor' 'xor_ln129_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8901 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%or_ln129_48 = or i1 %tmp_1178, i1 %xor_ln129_72" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8901 'or' 'or_ln129_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8902 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%xor_ln129_73 = xor i1 %tmp_1176, i1 %or_ln129_48" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8902 'xor' 'xor_ln129_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8903 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%xor_ln129_74 = xor i1 %xor_ln129_73, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8903 'xor' 'xor_ln129_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8904 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%or_ln129_49 = or i1 %tmp_1178, i1 %xor_ln129_74" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8904 'or' 'or_ln129_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8905 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%and_ln129_49 = and i1 %or_ln129_49, i1 %xor_ln129_72" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8905 'and' 'and_ln129_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8906 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_24)   --->   "%xor_ln130_71 = xor i13 %sum_249, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8906 'xor' 'xor_ln130_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8907 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_24 = select i1 %and_ln129_49, i13 8191, i13 %xor_ln130_71" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8907 'select' 'select_ln130_24' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8908 [1/1] (0.00ns)   --->   "%trunc_ln130_23 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_24, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8908 'partselect' 'trunc_ln130_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8909 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_24, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8909 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8910 [1/1] (0.30ns)   --->   "%index_24 = select i1 %tmp_1179, i10 1023, i10 %trunc_ln130_23" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8910 'select' 'index_24' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8911 [1/1] (0.00ns)   --->   "%zext_ln133_48 = zext i10 %index_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8911 'zext' 'zext_ln133_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8912 [1/1] (0.00ns)   --->   "%exp_table_addr_24 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_48" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8912 'getelementptr' 'exp_table_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8913 [2/2] (1.17ns)   --->   "%exp_table_load_24 = load i10 %exp_table_addr_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8913 'load' 'exp_table_load_24' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8914 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_25)   --->   "%select_ln125_414 = select i1 %and_ln125_725, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8914 'select' 'select_ln125_414' <Predicate = (or_ln125_311)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8915 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_25)   --->   "%select_ln125_415 = select i1 %or_ln125_311, i13 %select_ln125_414, i13 %sum_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8915 'select' 'select_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8916 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_25)   --->   "%shl_ln129_24 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_415, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8916 'bitconcatenate' 'shl_ln129_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8917 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_25)   --->   "%sext_ln129_25 = sext i21 %shl_ln129_24" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8917 'sext' 'sext_ln129_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8918 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_25 = sub i22 0, i22 %sext_ln129_25" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8918 'sub' 'sub_ln129_25' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8919 [1/1] (0.00ns)   --->   "%trunc_ln129_25 = trunc i22 %sub_ln129_25" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8919 'trunc' 'trunc_ln129_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8920 [1/1] (0.00ns)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_25, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8920 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8921 [1/1] (0.00ns) (grouped into LUT with out node sum_259)   --->   "%sum_258 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_25, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8921 'partselect' 'sum_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8922 [1/1] (0.00ns) (grouped into LUT with out node sum_259)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_25, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8922 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8923 [1/1] (0.71ns)   --->   "%icmp_ln129_25 = icmp_ne  i9 %trunc_ln129_25, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8923 'icmp' 'icmp_ln129_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8924 [1/1] (0.00ns) (grouped into LUT with out node sum_259)   --->   "%and_ln129_50 = and i1 %tmp_1207, i1 %icmp_ln129_25" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8924 'and' 'and_ln129_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8925 [1/1] (0.00ns) (grouped into LUT with out node sum_259)   --->   "%zext_ln129_25 = zext i1 %and_ln129_50" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8925 'zext' 'zext_ln129_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8926 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_259 = add i13 %sum_258, i13 %zext_ln129_25" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8926 'add' 'sum_259' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8927 [1/1] (0.00ns)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_259, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8927 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8928 [1/1] (0.12ns)   --->   "%xor_ln129_75 = xor i1 %tmp_1206, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8928 'xor' 'xor_ln129_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8929 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%or_ln129_50 = or i1 %tmp_1208, i1 %xor_ln129_75" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8929 'or' 'or_ln129_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8930 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%xor_ln129_76 = xor i1 %tmp_1206, i1 %or_ln129_50" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8930 'xor' 'xor_ln129_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8931 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%xor_ln129_77 = xor i1 %xor_ln129_76, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8931 'xor' 'xor_ln129_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8932 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%or_ln129_51 = or i1 %tmp_1208, i1 %xor_ln129_77" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8932 'or' 'or_ln129_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8933 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%and_ln129_51 = and i1 %or_ln129_51, i1 %xor_ln129_75" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8933 'and' 'and_ln129_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8934 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_25)   --->   "%xor_ln130_72 = xor i13 %sum_259, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8934 'xor' 'xor_ln130_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8935 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_25 = select i1 %and_ln129_51, i13 8191, i13 %xor_ln130_72" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8935 'select' 'select_ln130_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8936 [1/1] (0.00ns)   --->   "%trunc_ln130_24 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_25, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8936 'partselect' 'trunc_ln130_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8937 [1/1] (0.00ns)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_25, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8937 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8938 [1/1] (0.30ns)   --->   "%index_25 = select i1 %tmp_1209, i10 1023, i10 %trunc_ln130_24" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8938 'select' 'index_25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8939 [1/1] (0.00ns)   --->   "%zext_ln133_50 = zext i10 %index_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8939 'zext' 'zext_ln133_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8940 [1/1] (0.00ns)   --->   "%exp_table_addr_25 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_50" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8940 'getelementptr' 'exp_table_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8941 [2/2] (1.17ns)   --->   "%exp_table_load_25 = load i10 %exp_table_addr_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8941 'load' 'exp_table_load_25' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8942 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_26)   --->   "%select_ln125_430 = select i1 %and_ln125_753, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8942 'select' 'select_ln125_430' <Predicate = (or_ln125_323)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8943 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_26)   --->   "%select_ln125_431 = select i1 %or_ln125_323, i13 %select_ln125_430, i13 %sum_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8943 'select' 'select_ln125_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8944 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_26)   --->   "%shl_ln129_25 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_431, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8944 'bitconcatenate' 'shl_ln129_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8945 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_26)   --->   "%sext_ln129_26 = sext i21 %shl_ln129_25" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8945 'sext' 'sext_ln129_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8946 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_26 = sub i22 0, i22 %sext_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8946 'sub' 'sub_ln129_26' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8947 [1/1] (0.00ns)   --->   "%trunc_ln129_26 = trunc i22 %sub_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8947 'trunc' 'trunc_ln129_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8948 [1/1] (0.00ns)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_26, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8948 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8949 [1/1] (0.00ns) (grouped into LUT with out node sum_269)   --->   "%sum_268 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_26, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8949 'partselect' 'sum_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8950 [1/1] (0.00ns) (grouped into LUT with out node sum_269)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_26, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8950 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8951 [1/1] (0.71ns)   --->   "%icmp_ln129_26 = icmp_ne  i9 %trunc_ln129_26, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8951 'icmp' 'icmp_ln129_26' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8952 [1/1] (0.00ns) (grouped into LUT with out node sum_269)   --->   "%and_ln129_52 = and i1 %tmp_1237, i1 %icmp_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8952 'and' 'and_ln129_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8953 [1/1] (0.00ns) (grouped into LUT with out node sum_269)   --->   "%zext_ln129_26 = zext i1 %and_ln129_52" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8953 'zext' 'zext_ln129_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8954 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_269 = add i13 %sum_268, i13 %zext_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8954 'add' 'sum_269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8955 [1/1] (0.00ns)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_269, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8955 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8956 [1/1] (0.12ns)   --->   "%xor_ln129_78 = xor i1 %tmp_1236, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8956 'xor' 'xor_ln129_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8957 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%or_ln129_52 = or i1 %tmp_1238, i1 %xor_ln129_78" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8957 'or' 'or_ln129_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8958 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%xor_ln129_79 = xor i1 %tmp_1236, i1 %or_ln129_52" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8958 'xor' 'xor_ln129_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8959 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%xor_ln129_80 = xor i1 %xor_ln129_79, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8959 'xor' 'xor_ln129_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8960 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%or_ln129_53 = or i1 %tmp_1238, i1 %xor_ln129_80" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8960 'or' 'or_ln129_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8961 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%and_ln129_53 = and i1 %or_ln129_53, i1 %xor_ln129_78" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8961 'and' 'and_ln129_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8962 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_26)   --->   "%xor_ln130_73 = xor i13 %sum_269, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8962 'xor' 'xor_ln130_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8963 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_26 = select i1 %and_ln129_53, i13 8191, i13 %xor_ln130_73" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8963 'select' 'select_ln130_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8964 [1/1] (0.00ns)   --->   "%trunc_ln130_25 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_26, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8964 'partselect' 'trunc_ln130_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8965 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_26, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8965 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8966 [1/1] (0.30ns)   --->   "%index_26 = select i1 %tmp_1239, i10 1023, i10 %trunc_ln130_25" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8966 'select' 'index_26' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8967 [1/1] (0.00ns)   --->   "%zext_ln133_52 = zext i10 %index_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8967 'zext' 'zext_ln133_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8968 [1/1] (0.00ns)   --->   "%exp_table_addr_26 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_52" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8968 'getelementptr' 'exp_table_addr_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8969 [2/2] (1.17ns)   --->   "%exp_table_load_26 = load i10 %exp_table_addr_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8969 'load' 'exp_table_load_26' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8970 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_27)   --->   "%select_ln125_446 = select i1 %and_ln125_781, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8970 'select' 'select_ln125_446' <Predicate = (or_ln125_335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8971 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_27)   --->   "%select_ln125_447 = select i1 %or_ln125_335, i13 %select_ln125_446, i13 %sum_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8971 'select' 'select_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8972 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_27)   --->   "%shl_ln129_26 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_447, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8972 'bitconcatenate' 'shl_ln129_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8973 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_27)   --->   "%sext_ln129_27 = sext i21 %shl_ln129_26" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8973 'sext' 'sext_ln129_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8974 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_27 = sub i22 0, i22 %sext_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8974 'sub' 'sub_ln129_27' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8975 [1/1] (0.00ns)   --->   "%trunc_ln129_27 = trunc i22 %sub_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8975 'trunc' 'trunc_ln129_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8976 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_27, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8976 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8977 [1/1] (0.00ns) (grouped into LUT with out node sum_279)   --->   "%sum_278 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_27, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8977 'partselect' 'sum_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8978 [1/1] (0.00ns) (grouped into LUT with out node sum_279)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_27, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 8978 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8979 [1/1] (0.71ns)   --->   "%icmp_ln129_27 = icmp_ne  i9 %trunc_ln129_27, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8979 'icmp' 'icmp_ln129_27' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8980 [1/1] (0.00ns) (grouped into LUT with out node sum_279)   --->   "%and_ln129_54 = and i1 %tmp_1267, i1 %icmp_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8980 'and' 'and_ln129_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8981 [1/1] (0.00ns) (grouped into LUT with out node sum_279)   --->   "%zext_ln129_27 = zext i1 %and_ln129_54" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8981 'zext' 'zext_ln129_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8982 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_279 = add i13 %sum_278, i13 %zext_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8982 'add' 'sum_279' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8983 [1/1] (0.00ns)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_279, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8983 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8984 [1/1] (0.12ns)   --->   "%xor_ln129_81 = xor i1 %tmp_1266, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8984 'xor' 'xor_ln129_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8985 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%or_ln129_54 = or i1 %tmp_1268, i1 %xor_ln129_81" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8985 'or' 'or_ln129_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8986 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%xor_ln129_82 = xor i1 %tmp_1266, i1 %or_ln129_54" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8986 'xor' 'xor_ln129_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8987 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%xor_ln129_83 = xor i1 %xor_ln129_82, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8987 'xor' 'xor_ln129_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8988 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%or_ln129_55 = or i1 %tmp_1268, i1 %xor_ln129_83" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8988 'or' 'or_ln129_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8989 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%and_ln129_55 = and i1 %or_ln129_55, i1 %xor_ln129_81" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 8989 'and' 'and_ln129_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8990 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_27)   --->   "%xor_ln130_74 = xor i13 %sum_279, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8990 'xor' 'xor_ln130_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 8991 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_27 = select i1 %and_ln129_55, i13 8191, i13 %xor_ln130_74" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8991 'select' 'select_ln130_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8992 [1/1] (0.00ns)   --->   "%trunc_ln130_26 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_27, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 8992 'partselect' 'trunc_ln130_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8993 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_27, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8993 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8994 [1/1] (0.30ns)   --->   "%index_27 = select i1 %tmp_1269, i10 1023, i10 %trunc_ln130_26" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 8994 'select' 'index_27' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8995 [1/1] (0.00ns)   --->   "%zext_ln133_54 = zext i10 %index_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8995 'zext' 'zext_ln133_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8996 [1/1] (0.00ns)   --->   "%exp_table_addr_27 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_54" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8996 'getelementptr' 'exp_table_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8997 [2/2] (1.17ns)   --->   "%exp_table_load_27 = load i10 %exp_table_addr_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 8997 'load' 'exp_table_load_27' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 8998 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_28)   --->   "%select_ln125_462 = select i1 %and_ln125_809, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8998 'select' 'select_ln125_462' <Predicate = (or_ln125_347)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 8999 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_28)   --->   "%select_ln125_463 = select i1 %or_ln125_347, i13 %select_ln125_462, i13 %sum_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 8999 'select' 'select_ln125_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9000 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_28)   --->   "%shl_ln129_27 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_463, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9000 'bitconcatenate' 'shl_ln129_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9001 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_28)   --->   "%sext_ln129_28 = sext i21 %shl_ln129_27" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9001 'sext' 'sext_ln129_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9002 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_28 = sub i22 0, i22 %sext_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9002 'sub' 'sub_ln129_28' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9003 [1/1] (0.00ns)   --->   "%trunc_ln129_28 = trunc i22 %sub_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9003 'trunc' 'trunc_ln129_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9004 [1/1] (0.00ns)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_28, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9004 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9005 [1/1] (0.00ns) (grouped into LUT with out node sum_289)   --->   "%sum_288 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_28, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9005 'partselect' 'sum_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9006 [1/1] (0.00ns) (grouped into LUT with out node sum_289)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_28, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9006 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9007 [1/1] (0.71ns)   --->   "%icmp_ln129_28 = icmp_ne  i9 %trunc_ln129_28, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9007 'icmp' 'icmp_ln129_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9008 [1/1] (0.00ns) (grouped into LUT with out node sum_289)   --->   "%and_ln129_56 = and i1 %tmp_1297, i1 %icmp_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9008 'and' 'and_ln129_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9009 [1/1] (0.00ns) (grouped into LUT with out node sum_289)   --->   "%zext_ln129_28 = zext i1 %and_ln129_56" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9009 'zext' 'zext_ln129_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9010 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_289 = add i13 %sum_288, i13 %zext_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9010 'add' 'sum_289' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9011 [1/1] (0.00ns)   --->   "%tmp_1298 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_289, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9011 'bitselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9012 [1/1] (0.12ns)   --->   "%xor_ln129_84 = xor i1 %tmp_1296, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9012 'xor' 'xor_ln129_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9013 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%or_ln129_56 = or i1 %tmp_1298, i1 %xor_ln129_84" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9013 'or' 'or_ln129_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9014 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%xor_ln129_85 = xor i1 %tmp_1296, i1 %or_ln129_56" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9014 'xor' 'xor_ln129_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9015 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%xor_ln129_86 = xor i1 %xor_ln129_85, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9015 'xor' 'xor_ln129_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9016 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%or_ln129_57 = or i1 %tmp_1298, i1 %xor_ln129_86" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9016 'or' 'or_ln129_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9017 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%and_ln129_57 = and i1 %or_ln129_57, i1 %xor_ln129_84" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9017 'and' 'and_ln129_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9018 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_28)   --->   "%xor_ln130_75 = xor i13 %sum_289, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9018 'xor' 'xor_ln130_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9019 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_28 = select i1 %and_ln129_57, i13 8191, i13 %xor_ln130_75" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9019 'select' 'select_ln130_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9020 [1/1] (0.00ns)   --->   "%trunc_ln130_27 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_28, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9020 'partselect' 'trunc_ln130_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9021 [1/1] (0.00ns)   --->   "%tmp_1299 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_28, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9021 'bitselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9022 [1/1] (0.30ns)   --->   "%index_28 = select i1 %tmp_1299, i10 1023, i10 %trunc_ln130_27" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9022 'select' 'index_28' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9023 [1/1] (0.00ns)   --->   "%zext_ln133_56 = zext i10 %index_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9023 'zext' 'zext_ln133_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9024 [1/1] (0.00ns)   --->   "%exp_table_addr_28 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_56" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9024 'getelementptr' 'exp_table_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9025 [2/2] (1.17ns)   --->   "%exp_table_load_28 = load i10 %exp_table_addr_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9025 'load' 'exp_table_load_28' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9026 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_29)   --->   "%select_ln125_478 = select i1 %and_ln125_837, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9026 'select' 'select_ln125_478' <Predicate = (or_ln125_359)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9027 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_29)   --->   "%select_ln125_479 = select i1 %or_ln125_359, i13 %select_ln125_478, i13 %sum_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9027 'select' 'select_ln125_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9028 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_29)   --->   "%shl_ln129_28 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_479, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9028 'bitconcatenate' 'shl_ln129_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9029 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_29)   --->   "%sext_ln129_29 = sext i21 %shl_ln129_28" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9029 'sext' 'sext_ln129_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9030 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_29 = sub i22 0, i22 %sext_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9030 'sub' 'sub_ln129_29' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9031 [1/1] (0.00ns)   --->   "%trunc_ln129_29 = trunc i22 %sub_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9031 'trunc' 'trunc_ln129_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9032 [1/1] (0.00ns)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_29, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9032 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9033 [1/1] (0.00ns) (grouped into LUT with out node sum_299)   --->   "%sum_298 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_29, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9033 'partselect' 'sum_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9034 [1/1] (0.00ns) (grouped into LUT with out node sum_299)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_29, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9034 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9035 [1/1] (0.71ns)   --->   "%icmp_ln129_29 = icmp_ne  i9 %trunc_ln129_29, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9035 'icmp' 'icmp_ln129_29' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9036 [1/1] (0.00ns) (grouped into LUT with out node sum_299)   --->   "%and_ln129_58 = and i1 %tmp_1327, i1 %icmp_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9036 'and' 'and_ln129_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9037 [1/1] (0.00ns) (grouped into LUT with out node sum_299)   --->   "%zext_ln129_29 = zext i1 %and_ln129_58" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9037 'zext' 'zext_ln129_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9038 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_299 = add i13 %sum_298, i13 %zext_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9038 'add' 'sum_299' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9039 [1/1] (0.00ns)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_299, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9039 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9040 [1/1] (0.12ns)   --->   "%xor_ln129_87 = xor i1 %tmp_1326, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9040 'xor' 'xor_ln129_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9041 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%or_ln129_58 = or i1 %tmp_1328, i1 %xor_ln129_87" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9041 'or' 'or_ln129_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9042 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%xor_ln129_88 = xor i1 %tmp_1326, i1 %or_ln129_58" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9042 'xor' 'xor_ln129_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9043 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%xor_ln129_89 = xor i1 %xor_ln129_88, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9043 'xor' 'xor_ln129_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9044 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%or_ln129_59 = or i1 %tmp_1328, i1 %xor_ln129_89" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9044 'or' 'or_ln129_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9045 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%and_ln129_59 = and i1 %or_ln129_59, i1 %xor_ln129_87" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9045 'and' 'and_ln129_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9046 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_29)   --->   "%xor_ln130_76 = xor i13 %sum_299, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9046 'xor' 'xor_ln130_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9047 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_29 = select i1 %and_ln129_59, i13 8191, i13 %xor_ln130_76" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9047 'select' 'select_ln130_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9048 [1/1] (0.00ns)   --->   "%trunc_ln130_28 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_29, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9048 'partselect' 'trunc_ln130_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9049 [1/1] (0.00ns)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_29, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9049 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9050 [1/1] (0.30ns)   --->   "%index_29 = select i1 %tmp_1329, i10 1023, i10 %trunc_ln130_28" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9050 'select' 'index_29' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9051 [1/1] (0.00ns)   --->   "%zext_ln133_58 = zext i10 %index_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9051 'zext' 'zext_ln133_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9052 [1/1] (0.00ns)   --->   "%exp_table_addr_29 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_58" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9052 'getelementptr' 'exp_table_addr_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9053 [2/2] (1.17ns)   --->   "%exp_table_load_29 = load i10 %exp_table_addr_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9053 'load' 'exp_table_load_29' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9054 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_30)   --->   "%select_ln125_494 = select i1 %and_ln125_865, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9054 'select' 'select_ln125_494' <Predicate = (or_ln125_371)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9055 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_30)   --->   "%select_ln125_495 = select i1 %or_ln125_371, i13 %select_ln125_494, i13 %sum_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9055 'select' 'select_ln125_495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9056 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_30)   --->   "%shl_ln129_29 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_495, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9056 'bitconcatenate' 'shl_ln129_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9057 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_30)   --->   "%sext_ln129_30 = sext i21 %shl_ln129_29" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9057 'sext' 'sext_ln129_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9058 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_30 = sub i22 0, i22 %sext_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9058 'sub' 'sub_ln129_30' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9059 [1/1] (0.00ns)   --->   "%trunc_ln129_30 = trunc i22 %sub_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9059 'trunc' 'trunc_ln129_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9060 [1/1] (0.00ns)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_30, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9060 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9061 [1/1] (0.00ns) (grouped into LUT with out node sum_309)   --->   "%sum_308 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_30, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9061 'partselect' 'sum_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9062 [1/1] (0.00ns) (grouped into LUT with out node sum_309)   --->   "%tmp_1357 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_30, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9062 'bitselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9063 [1/1] (0.71ns)   --->   "%icmp_ln129_30 = icmp_ne  i9 %trunc_ln129_30, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9063 'icmp' 'icmp_ln129_30' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9064 [1/1] (0.00ns) (grouped into LUT with out node sum_309)   --->   "%and_ln129_60 = and i1 %tmp_1357, i1 %icmp_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9064 'and' 'and_ln129_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9065 [1/1] (0.00ns) (grouped into LUT with out node sum_309)   --->   "%zext_ln129_30 = zext i1 %and_ln129_60" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9065 'zext' 'zext_ln129_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9066 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_309 = add i13 %sum_308, i13 %zext_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9066 'add' 'sum_309' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9067 [1/1] (0.00ns)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_309, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9067 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9068 [1/1] (0.12ns)   --->   "%xor_ln129_90 = xor i1 %tmp_1356, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9068 'xor' 'xor_ln129_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9069 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%or_ln129_60 = or i1 %tmp_1358, i1 %xor_ln129_90" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9069 'or' 'or_ln129_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9070 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%xor_ln129_91 = xor i1 %tmp_1356, i1 %or_ln129_60" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9070 'xor' 'xor_ln129_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9071 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%xor_ln129_92 = xor i1 %xor_ln129_91, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9071 'xor' 'xor_ln129_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9072 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%or_ln129_61 = or i1 %tmp_1358, i1 %xor_ln129_92" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9072 'or' 'or_ln129_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9073 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%and_ln129_61 = and i1 %or_ln129_61, i1 %xor_ln129_90" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9073 'and' 'and_ln129_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9074 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_30)   --->   "%xor_ln130_77 = xor i13 %sum_309, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9074 'xor' 'xor_ln130_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9075 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_30 = select i1 %and_ln129_61, i13 8191, i13 %xor_ln130_77" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9075 'select' 'select_ln130_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9076 [1/1] (0.00ns)   --->   "%trunc_ln130_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_30, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9076 'partselect' 'trunc_ln130_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9077 [1/1] (0.00ns)   --->   "%tmp_1359 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_30, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9077 'bitselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9078 [1/1] (0.30ns)   --->   "%index_30 = select i1 %tmp_1359, i10 1023, i10 %trunc_ln130_29" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9078 'select' 'index_30' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9079 [1/1] (0.00ns)   --->   "%zext_ln133_60 = zext i10 %index_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9079 'zext' 'zext_ln133_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9080 [1/1] (0.00ns)   --->   "%exp_table_addr_30 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_60" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9080 'getelementptr' 'exp_table_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9081 [2/2] (1.17ns)   --->   "%exp_table_load_30 = load i10 %exp_table_addr_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9081 'load' 'exp_table_load_30' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9082 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_31)   --->   "%select_ln125_510 = select i1 %and_ln125_893, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9082 'select' 'select_ln125_510' <Predicate = (or_ln125_383)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9083 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_31)   --->   "%select_ln125_511 = select i1 %or_ln125_383, i13 %select_ln125_510, i13 %sum_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9083 'select' 'select_ln125_511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9084 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_31)   --->   "%shl_ln129_30 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_511, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9084 'bitconcatenate' 'shl_ln129_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9085 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_31)   --->   "%sext_ln129_31 = sext i21 %shl_ln129_30" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9085 'sext' 'sext_ln129_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9086 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_31 = sub i22 0, i22 %sext_ln129_31" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9086 'sub' 'sub_ln129_31' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9087 [1/1] (0.00ns)   --->   "%trunc_ln129_31 = trunc i22 %sub_ln129_31" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9087 'trunc' 'trunc_ln129_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9088 [1/1] (0.00ns)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_31, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9088 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9089 [1/1] (0.00ns) (grouped into LUT with out node sum_319)   --->   "%sum_318 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_31, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9089 'partselect' 'sum_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9090 [1/1] (0.00ns) (grouped into LUT with out node sum_319)   --->   "%tmp_1387 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_31, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9090 'bitselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9091 [1/1] (0.71ns)   --->   "%icmp_ln129_31 = icmp_ne  i9 %trunc_ln129_31, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9091 'icmp' 'icmp_ln129_31' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9092 [1/1] (0.00ns) (grouped into LUT with out node sum_319)   --->   "%and_ln129_62 = and i1 %tmp_1387, i1 %icmp_ln129_31" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9092 'and' 'and_ln129_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9093 [1/1] (0.00ns) (grouped into LUT with out node sum_319)   --->   "%zext_ln129_31 = zext i1 %and_ln129_62" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9093 'zext' 'zext_ln129_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9094 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_319 = add i13 %sum_318, i13 %zext_ln129_31" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9094 'add' 'sum_319' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9095 [1/1] (0.00ns)   --->   "%tmp_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_319, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9095 'bitselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9096 [1/1] (0.12ns)   --->   "%xor_ln129_93 = xor i1 %tmp_1386, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9096 'xor' 'xor_ln129_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9097 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%or_ln129_62 = or i1 %tmp_1388, i1 %xor_ln129_93" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9097 'or' 'or_ln129_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9098 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%xor_ln129_94 = xor i1 %tmp_1386, i1 %or_ln129_62" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9098 'xor' 'xor_ln129_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9099 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%xor_ln129_95 = xor i1 %xor_ln129_94, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9099 'xor' 'xor_ln129_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9100 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%or_ln129_63 = or i1 %tmp_1388, i1 %xor_ln129_95" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9100 'or' 'or_ln129_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9101 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%and_ln129_63 = and i1 %or_ln129_63, i1 %xor_ln129_93" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9101 'and' 'and_ln129_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9102 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_31)   --->   "%xor_ln130_78 = xor i13 %sum_319, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9102 'xor' 'xor_ln130_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9103 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_31 = select i1 %and_ln129_63, i13 8191, i13 %xor_ln130_78" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9103 'select' 'select_ln130_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9104 [1/1] (0.00ns)   --->   "%trunc_ln130_30 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_31, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9104 'partselect' 'trunc_ln130_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9105 [1/1] (0.00ns)   --->   "%tmp_1389 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_31, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9105 'bitselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9106 [1/1] (0.30ns)   --->   "%index_31 = select i1 %tmp_1389, i10 1023, i10 %trunc_ln130_30" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9106 'select' 'index_31' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9107 [1/1] (0.00ns)   --->   "%zext_ln133_62 = zext i10 %index_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9107 'zext' 'zext_ln133_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9108 [1/1] (0.00ns)   --->   "%exp_table_addr_31 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_62" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9108 'getelementptr' 'exp_table_addr_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9109 [2/2] (1.17ns)   --->   "%exp_table_load_31 = load i10 %exp_table_addr_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9109 'load' 'exp_table_load_31' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_32)   --->   "%select_ln125_526 = select i1 %and_ln125_921, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9110 'select' 'select_ln125_526' <Predicate = (or_ln125_395)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_32)   --->   "%select_ln125_527 = select i1 %or_ln125_395, i13 %select_ln125_526, i13 %sum_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9111 'select' 'select_ln125_527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_32)   --->   "%shl_ln129_31 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_527, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9112 'bitconcatenate' 'shl_ln129_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_32)   --->   "%sext_ln129_32 = sext i21 %shl_ln129_31" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9113 'sext' 'sext_ln129_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9114 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_32 = sub i22 0, i22 %sext_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9114 'sub' 'sub_ln129_32' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9115 [1/1] (0.00ns)   --->   "%trunc_ln129_32 = trunc i22 %sub_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9115 'trunc' 'trunc_ln129_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9116 [1/1] (0.00ns)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_32, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9116 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9117 [1/1] (0.00ns) (grouped into LUT with out node sum_329)   --->   "%sum_328 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_32, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9117 'partselect' 'sum_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9118 [1/1] (0.00ns) (grouped into LUT with out node sum_329)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_32, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9118 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9119 [1/1] (0.71ns)   --->   "%icmp_ln129_32 = icmp_ne  i9 %trunc_ln129_32, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9119 'icmp' 'icmp_ln129_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9120 [1/1] (0.00ns) (grouped into LUT with out node sum_329)   --->   "%and_ln129_64 = and i1 %tmp_1417, i1 %icmp_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9120 'and' 'and_ln129_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9121 [1/1] (0.00ns) (grouped into LUT with out node sum_329)   --->   "%zext_ln129_32 = zext i1 %and_ln129_64" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9121 'zext' 'zext_ln129_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9122 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_329 = add i13 %sum_328, i13 %zext_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9122 'add' 'sum_329' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9123 [1/1] (0.00ns)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_329, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9123 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9124 [1/1] (0.12ns)   --->   "%xor_ln129_96 = xor i1 %tmp_1416, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9124 'xor' 'xor_ln129_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9125 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%or_ln129_64 = or i1 %tmp_1418, i1 %xor_ln129_96" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9125 'or' 'or_ln129_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9126 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%xor_ln129_97 = xor i1 %tmp_1416, i1 %or_ln129_64" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9126 'xor' 'xor_ln129_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9127 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%xor_ln129_98 = xor i1 %xor_ln129_97, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9127 'xor' 'xor_ln129_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9128 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%or_ln129_65 = or i1 %tmp_1418, i1 %xor_ln129_98" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9128 'or' 'or_ln129_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9129 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%and_ln129_65 = and i1 %or_ln129_65, i1 %xor_ln129_96" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9129 'and' 'and_ln129_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9130 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_32)   --->   "%xor_ln130_79 = xor i13 %sum_329, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9130 'xor' 'xor_ln130_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9131 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_32 = select i1 %and_ln129_65, i13 8191, i13 %xor_ln130_79" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9131 'select' 'select_ln130_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9132 [1/1] (0.00ns)   --->   "%trunc_ln130_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_32, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9132 'partselect' 'trunc_ln130_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9133 [1/1] (0.00ns)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_32, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9133 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9134 [1/1] (0.30ns)   --->   "%index_32 = select i1 %tmp_1419, i10 1023, i10 %trunc_ln130_31" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9134 'select' 'index_32' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9135 [1/1] (0.00ns)   --->   "%zext_ln133_64 = zext i10 %index_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9135 'zext' 'zext_ln133_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9136 [1/1] (0.00ns)   --->   "%exp_table_addr_32 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_64" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9136 'getelementptr' 'exp_table_addr_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9137 [2/2] (1.17ns)   --->   "%exp_table_load_32 = load i10 %exp_table_addr_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9137 'load' 'exp_table_load_32' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9138 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_33)   --->   "%select_ln125_542 = select i1 %and_ln125_949, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9138 'select' 'select_ln125_542' <Predicate = (or_ln125_407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_33)   --->   "%select_ln125_543 = select i1 %or_ln125_407, i13 %select_ln125_542, i13 %sum_337" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9139 'select' 'select_ln125_543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_33)   --->   "%shl_ln129_32 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_543, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9140 'bitconcatenate' 'shl_ln129_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_33)   --->   "%sext_ln129_33 = sext i21 %shl_ln129_32" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9141 'sext' 'sext_ln129_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9142 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_33 = sub i22 0, i22 %sext_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9142 'sub' 'sub_ln129_33' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9143 [1/1] (0.00ns)   --->   "%trunc_ln129_33 = trunc i22 %sub_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9143 'trunc' 'trunc_ln129_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9144 [1/1] (0.00ns)   --->   "%tmp_1446 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_33, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9144 'bitselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9145 [1/1] (0.00ns) (grouped into LUT with out node sum_339)   --->   "%sum_338 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_33, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9145 'partselect' 'sum_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9146 [1/1] (0.00ns) (grouped into LUT with out node sum_339)   --->   "%tmp_1447 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_33, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9146 'bitselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9147 [1/1] (0.71ns)   --->   "%icmp_ln129_33 = icmp_ne  i9 %trunc_ln129_33, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9147 'icmp' 'icmp_ln129_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9148 [1/1] (0.00ns) (grouped into LUT with out node sum_339)   --->   "%and_ln129_66 = and i1 %tmp_1447, i1 %icmp_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9148 'and' 'and_ln129_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9149 [1/1] (0.00ns) (grouped into LUT with out node sum_339)   --->   "%zext_ln129_33 = zext i1 %and_ln129_66" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9149 'zext' 'zext_ln129_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9150 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_339 = add i13 %sum_338, i13 %zext_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9150 'add' 'sum_339' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9151 [1/1] (0.00ns)   --->   "%tmp_1448 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_339, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9151 'bitselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9152 [1/1] (0.12ns)   --->   "%xor_ln129_99 = xor i1 %tmp_1446, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9152 'xor' 'xor_ln129_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9153 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%or_ln129_66 = or i1 %tmp_1448, i1 %xor_ln129_99" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9153 'or' 'or_ln129_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9154 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%xor_ln129_100 = xor i1 %tmp_1446, i1 %or_ln129_66" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9154 'xor' 'xor_ln129_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9155 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%xor_ln129_101 = xor i1 %xor_ln129_100, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9155 'xor' 'xor_ln129_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9156 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%or_ln129_67 = or i1 %tmp_1448, i1 %xor_ln129_101" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9156 'or' 'or_ln129_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9157 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%and_ln129_67 = and i1 %or_ln129_67, i1 %xor_ln129_99" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9157 'and' 'and_ln129_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9158 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_33)   --->   "%xor_ln130_80 = xor i13 %sum_339, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9158 'xor' 'xor_ln130_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9159 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_33 = select i1 %and_ln129_67, i13 8191, i13 %xor_ln130_80" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9159 'select' 'select_ln130_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9160 [1/1] (0.00ns)   --->   "%trunc_ln130_32 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_33, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9160 'partselect' 'trunc_ln130_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9161 [1/1] (0.00ns)   --->   "%tmp_1449 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_33, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9161 'bitselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9162 [1/1] (0.30ns)   --->   "%index_33 = select i1 %tmp_1449, i10 1023, i10 %trunc_ln130_32" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9162 'select' 'index_33' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9163 [1/1] (0.00ns)   --->   "%zext_ln133_66 = zext i10 %index_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9163 'zext' 'zext_ln133_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9164 [1/1] (0.00ns)   --->   "%exp_table_addr_33 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_66" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9164 'getelementptr' 'exp_table_addr_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9165 [2/2] (1.17ns)   --->   "%exp_table_load_33 = load i10 %exp_table_addr_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9165 'load' 'exp_table_load_33' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9166 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_34)   --->   "%select_ln125_558 = select i1 %and_ln125_977, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9166 'select' 'select_ln125_558' <Predicate = (or_ln125_419)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9167 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_34)   --->   "%select_ln125_559 = select i1 %or_ln125_419, i13 %select_ln125_558, i13 %sum_347" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9167 'select' 'select_ln125_559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9168 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_34)   --->   "%shl_ln129_33 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_559, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9168 'bitconcatenate' 'shl_ln129_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9169 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_34)   --->   "%sext_ln129_34 = sext i21 %shl_ln129_33" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9169 'sext' 'sext_ln129_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9170 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_34 = sub i22 0, i22 %sext_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9170 'sub' 'sub_ln129_34' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9171 [1/1] (0.00ns)   --->   "%trunc_ln129_34 = trunc i22 %sub_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9171 'trunc' 'trunc_ln129_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9172 [1/1] (0.00ns)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_34, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9172 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9173 [1/1] (0.00ns) (grouped into LUT with out node sum_349)   --->   "%sum_348 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_34, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9173 'partselect' 'sum_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9174 [1/1] (0.00ns) (grouped into LUT with out node sum_349)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_34, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9174 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9175 [1/1] (0.71ns)   --->   "%icmp_ln129_34 = icmp_ne  i9 %trunc_ln129_34, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9175 'icmp' 'icmp_ln129_34' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9176 [1/1] (0.00ns) (grouped into LUT with out node sum_349)   --->   "%and_ln129_68 = and i1 %tmp_1477, i1 %icmp_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9176 'and' 'and_ln129_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9177 [1/1] (0.00ns) (grouped into LUT with out node sum_349)   --->   "%zext_ln129_34 = zext i1 %and_ln129_68" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9177 'zext' 'zext_ln129_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9178 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_349 = add i13 %sum_348, i13 %zext_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9178 'add' 'sum_349' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9179 [1/1] (0.00ns)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_349, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9179 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9180 [1/1] (0.12ns)   --->   "%xor_ln129_102 = xor i1 %tmp_1476, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9180 'xor' 'xor_ln129_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9181 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%or_ln129_68 = or i1 %tmp_1478, i1 %xor_ln129_102" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9181 'or' 'or_ln129_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9182 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%xor_ln129_103 = xor i1 %tmp_1476, i1 %or_ln129_68" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9182 'xor' 'xor_ln129_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9183 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%xor_ln129_104 = xor i1 %xor_ln129_103, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9183 'xor' 'xor_ln129_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9184 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%or_ln129_69 = or i1 %tmp_1478, i1 %xor_ln129_104" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9184 'or' 'or_ln129_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9185 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%and_ln129_69 = and i1 %or_ln129_69, i1 %xor_ln129_102" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9185 'and' 'and_ln129_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9186 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_34)   --->   "%xor_ln130_81 = xor i13 %sum_349, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9186 'xor' 'xor_ln130_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9187 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_34 = select i1 %and_ln129_69, i13 8191, i13 %xor_ln130_81" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9187 'select' 'select_ln130_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9188 [1/1] (0.00ns)   --->   "%trunc_ln130_33 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_34, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9188 'partselect' 'trunc_ln130_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9189 [1/1] (0.00ns)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_34, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9189 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9190 [1/1] (0.30ns)   --->   "%index_34 = select i1 %tmp_1479, i10 1023, i10 %trunc_ln130_33" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9190 'select' 'index_34' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9191 [1/1] (0.00ns)   --->   "%zext_ln133_68 = zext i10 %index_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9191 'zext' 'zext_ln133_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9192 [1/1] (0.00ns)   --->   "%exp_table_addr_34 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_68" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9192 'getelementptr' 'exp_table_addr_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9193 [2/2] (1.17ns)   --->   "%exp_table_load_34 = load i10 %exp_table_addr_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9193 'load' 'exp_table_load_34' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_35)   --->   "%select_ln125_574 = select i1 %and_ln125_1005, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9194 'select' 'select_ln125_574' <Predicate = (or_ln125_431)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_35)   --->   "%select_ln125_575 = select i1 %or_ln125_431, i13 %select_ln125_574, i13 %sum_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9195 'select' 'select_ln125_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_35)   --->   "%shl_ln129_34 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_575, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9196 'bitconcatenate' 'shl_ln129_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_35)   --->   "%sext_ln129_35 = sext i21 %shl_ln129_34" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9197 'sext' 'sext_ln129_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9198 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_35 = sub i22 0, i22 %sext_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9198 'sub' 'sub_ln129_35' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9199 [1/1] (0.00ns)   --->   "%trunc_ln129_35 = trunc i22 %sub_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9199 'trunc' 'trunc_ln129_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9200 [1/1] (0.00ns)   --->   "%tmp_1506 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_35, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9200 'bitselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9201 [1/1] (0.00ns) (grouped into LUT with out node sum_359)   --->   "%sum_358 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_35, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9201 'partselect' 'sum_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9202 [1/1] (0.00ns) (grouped into LUT with out node sum_359)   --->   "%tmp_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_35, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9202 'bitselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9203 [1/1] (0.71ns)   --->   "%icmp_ln129_35 = icmp_ne  i9 %trunc_ln129_35, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9203 'icmp' 'icmp_ln129_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9204 [1/1] (0.00ns) (grouped into LUT with out node sum_359)   --->   "%and_ln129_70 = and i1 %tmp_1507, i1 %icmp_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9204 'and' 'and_ln129_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9205 [1/1] (0.00ns) (grouped into LUT with out node sum_359)   --->   "%zext_ln129_35 = zext i1 %and_ln129_70" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9205 'zext' 'zext_ln129_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9206 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_359 = add i13 %sum_358, i13 %zext_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9206 'add' 'sum_359' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9207 [1/1] (0.00ns)   --->   "%tmp_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_359, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9207 'bitselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9208 [1/1] (0.12ns)   --->   "%xor_ln129_105 = xor i1 %tmp_1506, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9208 'xor' 'xor_ln129_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9209 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%or_ln129_70 = or i1 %tmp_1508, i1 %xor_ln129_105" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9209 'or' 'or_ln129_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9210 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%xor_ln129_106 = xor i1 %tmp_1506, i1 %or_ln129_70" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9210 'xor' 'xor_ln129_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9211 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%xor_ln129_107 = xor i1 %xor_ln129_106, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9211 'xor' 'xor_ln129_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9212 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%or_ln129_71 = or i1 %tmp_1508, i1 %xor_ln129_107" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9212 'or' 'or_ln129_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9213 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%and_ln129_71 = and i1 %or_ln129_71, i1 %xor_ln129_105" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9213 'and' 'and_ln129_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9214 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_35)   --->   "%xor_ln130_82 = xor i13 %sum_359, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9214 'xor' 'xor_ln130_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9215 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_35 = select i1 %and_ln129_71, i13 8191, i13 %xor_ln130_82" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9215 'select' 'select_ln130_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9216 [1/1] (0.00ns)   --->   "%trunc_ln130_34 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_35, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9216 'partselect' 'trunc_ln130_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9217 [1/1] (0.00ns)   --->   "%tmp_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_35, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9217 'bitselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9218 [1/1] (0.30ns)   --->   "%index_35 = select i1 %tmp_1509, i10 1023, i10 %trunc_ln130_34" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9218 'select' 'index_35' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9219 [1/1] (0.00ns)   --->   "%zext_ln133_70 = zext i10 %index_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9219 'zext' 'zext_ln133_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9220 [1/1] (0.00ns)   --->   "%exp_table_addr_35 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_70" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9220 'getelementptr' 'exp_table_addr_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9221 [2/2] (1.17ns)   --->   "%exp_table_load_35 = load i10 %exp_table_addr_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9221 'load' 'exp_table_load_35' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_36)   --->   "%select_ln125_590 = select i1 %and_ln125_1033, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9222 'select' 'select_ln125_590' <Predicate = (or_ln125_443)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_36)   --->   "%select_ln125_591 = select i1 %or_ln125_443, i13 %select_ln125_590, i13 %sum_367" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9223 'select' 'select_ln125_591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_36)   --->   "%shl_ln129_35 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_591, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9224 'bitconcatenate' 'shl_ln129_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9225 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_36)   --->   "%sext_ln129_36 = sext i21 %shl_ln129_35" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9225 'sext' 'sext_ln129_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9226 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_36 = sub i22 0, i22 %sext_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9226 'sub' 'sub_ln129_36' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9227 [1/1] (0.00ns)   --->   "%trunc_ln129_36 = trunc i22 %sub_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9227 'trunc' 'trunc_ln129_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9228 [1/1] (0.00ns)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_36, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9228 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9229 [1/1] (0.00ns) (grouped into LUT with out node sum_369)   --->   "%sum_368 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_36, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9229 'partselect' 'sum_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9230 [1/1] (0.00ns) (grouped into LUT with out node sum_369)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_36, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9230 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9231 [1/1] (0.71ns)   --->   "%icmp_ln129_36 = icmp_ne  i9 %trunc_ln129_36, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9231 'icmp' 'icmp_ln129_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9232 [1/1] (0.00ns) (grouped into LUT with out node sum_369)   --->   "%and_ln129_72 = and i1 %tmp_1537, i1 %icmp_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9232 'and' 'and_ln129_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9233 [1/1] (0.00ns) (grouped into LUT with out node sum_369)   --->   "%zext_ln129_36 = zext i1 %and_ln129_72" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9233 'zext' 'zext_ln129_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9234 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_369 = add i13 %sum_368, i13 %zext_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9234 'add' 'sum_369' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9235 [1/1] (0.00ns)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_369, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9235 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9236 [1/1] (0.12ns)   --->   "%xor_ln129_108 = xor i1 %tmp_1536, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9236 'xor' 'xor_ln129_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9237 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%or_ln129_72 = or i1 %tmp_1538, i1 %xor_ln129_108" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9237 'or' 'or_ln129_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9238 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%xor_ln129_109 = xor i1 %tmp_1536, i1 %or_ln129_72" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9238 'xor' 'xor_ln129_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9239 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%xor_ln129_110 = xor i1 %xor_ln129_109, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9239 'xor' 'xor_ln129_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9240 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%or_ln129_73 = or i1 %tmp_1538, i1 %xor_ln129_110" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9240 'or' 'or_ln129_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9241 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%and_ln129_73 = and i1 %or_ln129_73, i1 %xor_ln129_108" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9241 'and' 'and_ln129_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9242 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_36)   --->   "%xor_ln130_83 = xor i13 %sum_369, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9242 'xor' 'xor_ln130_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9243 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_36 = select i1 %and_ln129_73, i13 8191, i13 %xor_ln130_83" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9243 'select' 'select_ln130_36' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9244 [1/1] (0.00ns)   --->   "%trunc_ln130_35 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_36, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9244 'partselect' 'trunc_ln130_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9245 [1/1] (0.00ns)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_36, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9245 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9246 [1/1] (0.30ns)   --->   "%index_36 = select i1 %tmp_1539, i10 1023, i10 %trunc_ln130_35" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9246 'select' 'index_36' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9247 [1/1] (0.00ns)   --->   "%zext_ln133_72 = zext i10 %index_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9247 'zext' 'zext_ln133_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9248 [1/1] (0.00ns)   --->   "%exp_table_addr_36 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_72" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9248 'getelementptr' 'exp_table_addr_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9249 [2/2] (1.17ns)   --->   "%exp_table_load_36 = load i10 %exp_table_addr_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9249 'load' 'exp_table_load_36' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9250 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_37)   --->   "%select_ln125_606 = select i1 %and_ln125_1061, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9250 'select' 'select_ln125_606' <Predicate = (or_ln125_455)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9251 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_37)   --->   "%select_ln125_607 = select i1 %or_ln125_455, i13 %select_ln125_606, i13 %sum_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9251 'select' 'select_ln125_607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9252 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_37)   --->   "%shl_ln129_36 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_607, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9252 'bitconcatenate' 'shl_ln129_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9253 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_37)   --->   "%sext_ln129_37 = sext i21 %shl_ln129_36" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9253 'sext' 'sext_ln129_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9254 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_37 = sub i22 0, i22 %sext_ln129_37" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9254 'sub' 'sub_ln129_37' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9255 [1/1] (0.00ns)   --->   "%trunc_ln129_37 = trunc i22 %sub_ln129_37" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9255 'trunc' 'trunc_ln129_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9256 [1/1] (0.00ns)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_37, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9256 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9257 [1/1] (0.00ns) (grouped into LUT with out node sum_379)   --->   "%sum_378 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_37, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9257 'partselect' 'sum_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9258 [1/1] (0.00ns) (grouped into LUT with out node sum_379)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_37, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9258 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9259 [1/1] (0.71ns)   --->   "%icmp_ln129_37 = icmp_ne  i9 %trunc_ln129_37, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9259 'icmp' 'icmp_ln129_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9260 [1/1] (0.00ns) (grouped into LUT with out node sum_379)   --->   "%and_ln129_74 = and i1 %tmp_1567, i1 %icmp_ln129_37" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9260 'and' 'and_ln129_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9261 [1/1] (0.00ns) (grouped into LUT with out node sum_379)   --->   "%zext_ln129_37 = zext i1 %and_ln129_74" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9261 'zext' 'zext_ln129_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9262 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_379 = add i13 %sum_378, i13 %zext_ln129_37" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9262 'add' 'sum_379' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9263 [1/1] (0.00ns)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_379, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9263 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9264 [1/1] (0.12ns)   --->   "%xor_ln129_111 = xor i1 %tmp_1566, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9264 'xor' 'xor_ln129_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9265 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%or_ln129_74 = or i1 %tmp_1568, i1 %xor_ln129_111" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9265 'or' 'or_ln129_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9266 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%xor_ln129_112 = xor i1 %tmp_1566, i1 %or_ln129_74" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9266 'xor' 'xor_ln129_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9267 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%xor_ln129_113 = xor i1 %xor_ln129_112, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9267 'xor' 'xor_ln129_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9268 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%or_ln129_75 = or i1 %tmp_1568, i1 %xor_ln129_113" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9268 'or' 'or_ln129_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9269 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%and_ln129_75 = and i1 %or_ln129_75, i1 %xor_ln129_111" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9269 'and' 'and_ln129_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9270 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_37)   --->   "%xor_ln130_84 = xor i13 %sum_379, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9270 'xor' 'xor_ln130_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9271 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_37 = select i1 %and_ln129_75, i13 8191, i13 %xor_ln130_84" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9271 'select' 'select_ln130_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9272 [1/1] (0.00ns)   --->   "%trunc_ln130_36 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_37, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9272 'partselect' 'trunc_ln130_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9273 [1/1] (0.00ns)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_37, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9273 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9274 [1/1] (0.30ns)   --->   "%index_37 = select i1 %tmp_1569, i10 1023, i10 %trunc_ln130_36" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9274 'select' 'index_37' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9275 [1/1] (0.00ns)   --->   "%zext_ln133_74 = zext i10 %index_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9275 'zext' 'zext_ln133_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9276 [1/1] (0.00ns)   --->   "%exp_table_addr_37 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_74" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9276 'getelementptr' 'exp_table_addr_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9277 [2/2] (1.17ns)   --->   "%exp_table_load_37 = load i10 %exp_table_addr_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9277 'load' 'exp_table_load_37' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_38)   --->   "%select_ln125_622 = select i1 %and_ln125_1089, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9278 'select' 'select_ln125_622' <Predicate = (or_ln125_467)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9279 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_38)   --->   "%select_ln125_623 = select i1 %or_ln125_467, i13 %select_ln125_622, i13 %sum_387" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9279 'select' 'select_ln125_623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9280 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_38)   --->   "%shl_ln129_37 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_623, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9280 'bitconcatenate' 'shl_ln129_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9281 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_38)   --->   "%sext_ln129_38 = sext i21 %shl_ln129_37" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9281 'sext' 'sext_ln129_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9282 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_38 = sub i22 0, i22 %sext_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9282 'sub' 'sub_ln129_38' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9283 [1/1] (0.00ns)   --->   "%trunc_ln129_38 = trunc i22 %sub_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9283 'trunc' 'trunc_ln129_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9284 [1/1] (0.00ns)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_38, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9284 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9285 [1/1] (0.00ns) (grouped into LUT with out node sum_389)   --->   "%sum_388 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_38, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9285 'partselect' 'sum_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9286 [1/1] (0.00ns) (grouped into LUT with out node sum_389)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_38, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9286 'bitselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9287 [1/1] (0.71ns)   --->   "%icmp_ln129_38 = icmp_ne  i9 %trunc_ln129_38, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9287 'icmp' 'icmp_ln129_38' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9288 [1/1] (0.00ns) (grouped into LUT with out node sum_389)   --->   "%and_ln129_76 = and i1 %tmp_1597, i1 %icmp_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9288 'and' 'and_ln129_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9289 [1/1] (0.00ns) (grouped into LUT with out node sum_389)   --->   "%zext_ln129_38 = zext i1 %and_ln129_76" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9289 'zext' 'zext_ln129_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9290 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_389 = add i13 %sum_388, i13 %zext_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9290 'add' 'sum_389' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9291 [1/1] (0.00ns)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_389, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9291 'bitselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9292 [1/1] (0.12ns)   --->   "%xor_ln129_114 = xor i1 %tmp_1596, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9292 'xor' 'xor_ln129_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9293 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%or_ln129_76 = or i1 %tmp_1598, i1 %xor_ln129_114" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9293 'or' 'or_ln129_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9294 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%xor_ln129_115 = xor i1 %tmp_1596, i1 %or_ln129_76" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9294 'xor' 'xor_ln129_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9295 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%xor_ln129_116 = xor i1 %xor_ln129_115, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9295 'xor' 'xor_ln129_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9296 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%or_ln129_77 = or i1 %tmp_1598, i1 %xor_ln129_116" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9296 'or' 'or_ln129_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9297 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%and_ln129_77 = and i1 %or_ln129_77, i1 %xor_ln129_114" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9297 'and' 'and_ln129_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9298 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_38)   --->   "%xor_ln130_85 = xor i13 %sum_389, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9298 'xor' 'xor_ln130_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9299 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_38 = select i1 %and_ln129_77, i13 8191, i13 %xor_ln130_85" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9299 'select' 'select_ln130_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9300 [1/1] (0.00ns)   --->   "%trunc_ln130_37 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_38, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9300 'partselect' 'trunc_ln130_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9301 [1/1] (0.00ns)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_38, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9301 'bitselect' 'tmp_1599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9302 [1/1] (0.30ns)   --->   "%index_38 = select i1 %tmp_1599, i10 1023, i10 %trunc_ln130_37" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9302 'select' 'index_38' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9303 [1/1] (0.00ns)   --->   "%zext_ln133_76 = zext i10 %index_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9303 'zext' 'zext_ln133_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9304 [1/1] (0.00ns)   --->   "%exp_table_addr_38 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_76" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9304 'getelementptr' 'exp_table_addr_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9305 [2/2] (1.17ns)   --->   "%exp_table_load_38 = load i10 %exp_table_addr_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9305 'load' 'exp_table_load_38' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9306 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_39)   --->   "%select_ln125_638 = select i1 %and_ln125_1117, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9306 'select' 'select_ln125_638' <Predicate = (or_ln125_479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9307 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_39)   --->   "%select_ln125_639 = select i1 %or_ln125_479, i13 %select_ln125_638, i13 %sum_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9307 'select' 'select_ln125_639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_39)   --->   "%shl_ln129_38 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_639, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9308 'bitconcatenate' 'shl_ln129_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9309 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_39)   --->   "%sext_ln129_39 = sext i21 %shl_ln129_38" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9309 'sext' 'sext_ln129_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9310 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_39 = sub i22 0, i22 %sext_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9310 'sub' 'sub_ln129_39' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9311 [1/1] (0.00ns)   --->   "%trunc_ln129_39 = trunc i22 %sub_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9311 'trunc' 'trunc_ln129_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9312 [1/1] (0.00ns)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_39, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9312 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9313 [1/1] (0.00ns) (grouped into LUT with out node sum_399)   --->   "%sum_398 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_39, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9313 'partselect' 'sum_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9314 [1/1] (0.00ns) (grouped into LUT with out node sum_399)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_39, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9314 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9315 [1/1] (0.71ns)   --->   "%icmp_ln129_39 = icmp_ne  i9 %trunc_ln129_39, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9315 'icmp' 'icmp_ln129_39' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9316 [1/1] (0.00ns) (grouped into LUT with out node sum_399)   --->   "%and_ln129_78 = and i1 %tmp_1627, i1 %icmp_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9316 'and' 'and_ln129_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9317 [1/1] (0.00ns) (grouped into LUT with out node sum_399)   --->   "%zext_ln129_39 = zext i1 %and_ln129_78" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9317 'zext' 'zext_ln129_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9318 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_399 = add i13 %sum_398, i13 %zext_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9318 'add' 'sum_399' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9319 [1/1] (0.00ns)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_399, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9319 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9320 [1/1] (0.12ns)   --->   "%xor_ln129_117 = xor i1 %tmp_1626, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9320 'xor' 'xor_ln129_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9321 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%or_ln129_78 = or i1 %tmp_1628, i1 %xor_ln129_117" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9321 'or' 'or_ln129_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9322 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%xor_ln129_118 = xor i1 %tmp_1626, i1 %or_ln129_78" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9322 'xor' 'xor_ln129_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9323 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%xor_ln129_119 = xor i1 %xor_ln129_118, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9323 'xor' 'xor_ln129_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9324 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%or_ln129_79 = or i1 %tmp_1628, i1 %xor_ln129_119" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9324 'or' 'or_ln129_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9325 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%and_ln129_79 = and i1 %or_ln129_79, i1 %xor_ln129_117" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9325 'and' 'and_ln129_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9326 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_39)   --->   "%xor_ln130_86 = xor i13 %sum_399, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9326 'xor' 'xor_ln130_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9327 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_39 = select i1 %and_ln129_79, i13 8191, i13 %xor_ln130_86" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9327 'select' 'select_ln130_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9328 [1/1] (0.00ns)   --->   "%trunc_ln130_38 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_39, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9328 'partselect' 'trunc_ln130_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9329 [1/1] (0.00ns)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_39, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9329 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9330 [1/1] (0.30ns)   --->   "%index_39 = select i1 %tmp_1629, i10 1023, i10 %trunc_ln130_38" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9330 'select' 'index_39' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9331 [1/1] (0.00ns)   --->   "%zext_ln133_78 = zext i10 %index_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9331 'zext' 'zext_ln133_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9332 [1/1] (0.00ns)   --->   "%exp_table_addr_39 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_78" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9332 'getelementptr' 'exp_table_addr_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9333 [2/2] (1.17ns)   --->   "%exp_table_load_39 = load i10 %exp_table_addr_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9333 'load' 'exp_table_load_39' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9334 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_40)   --->   "%select_ln125_654 = select i1 %and_ln125_1145, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9334 'select' 'select_ln125_654' <Predicate = (or_ln125_491)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9335 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_40)   --->   "%select_ln125_655 = select i1 %or_ln125_491, i13 %select_ln125_654, i13 %sum_407" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9335 'select' 'select_ln125_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9336 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_40)   --->   "%shl_ln129_39 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_655, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9336 'bitconcatenate' 'shl_ln129_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9337 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_40)   --->   "%sext_ln129_40 = sext i21 %shl_ln129_39" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9337 'sext' 'sext_ln129_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9338 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_40 = sub i22 0, i22 %sext_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9338 'sub' 'sub_ln129_40' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9339 [1/1] (0.00ns)   --->   "%trunc_ln129_40 = trunc i22 %sub_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9339 'trunc' 'trunc_ln129_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9340 [1/1] (0.00ns)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_40, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9340 'bitselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9341 [1/1] (0.00ns) (grouped into LUT with out node sum_409)   --->   "%sum_408 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_40, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9341 'partselect' 'sum_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9342 [1/1] (0.00ns) (grouped into LUT with out node sum_409)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_40, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9342 'bitselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9343 [1/1] (0.71ns)   --->   "%icmp_ln129_40 = icmp_ne  i9 %trunc_ln129_40, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9343 'icmp' 'icmp_ln129_40' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9344 [1/1] (0.00ns) (grouped into LUT with out node sum_409)   --->   "%and_ln129_80 = and i1 %tmp_1657, i1 %icmp_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9344 'and' 'and_ln129_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9345 [1/1] (0.00ns) (grouped into LUT with out node sum_409)   --->   "%zext_ln129_40 = zext i1 %and_ln129_80" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9345 'zext' 'zext_ln129_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9346 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_409 = add i13 %sum_408, i13 %zext_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9346 'add' 'sum_409' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9347 [1/1] (0.00ns)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_409, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9347 'bitselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9348 [1/1] (0.12ns)   --->   "%xor_ln129_120 = xor i1 %tmp_1656, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9348 'xor' 'xor_ln129_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9349 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%or_ln129_80 = or i1 %tmp_1658, i1 %xor_ln129_120" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9349 'or' 'or_ln129_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9350 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%xor_ln129_121 = xor i1 %tmp_1656, i1 %or_ln129_80" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9350 'xor' 'xor_ln129_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9351 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%xor_ln129_122 = xor i1 %xor_ln129_121, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9351 'xor' 'xor_ln129_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9352 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%or_ln129_81 = or i1 %tmp_1658, i1 %xor_ln129_122" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9352 'or' 'or_ln129_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9353 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%and_ln129_81 = and i1 %or_ln129_81, i1 %xor_ln129_120" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9353 'and' 'and_ln129_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9354 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_40)   --->   "%xor_ln130_87 = xor i13 %sum_409, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9354 'xor' 'xor_ln130_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9355 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_40 = select i1 %and_ln129_81, i13 8191, i13 %xor_ln130_87" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9355 'select' 'select_ln130_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9356 [1/1] (0.00ns)   --->   "%trunc_ln130_39 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_40, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9356 'partselect' 'trunc_ln130_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9357 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_40, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9357 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9358 [1/1] (0.30ns)   --->   "%index_40 = select i1 %tmp_1659, i10 1023, i10 %trunc_ln130_39" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9358 'select' 'index_40' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9359 [1/1] (0.00ns)   --->   "%zext_ln133_80 = zext i10 %index_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9359 'zext' 'zext_ln133_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9360 [1/1] (0.00ns)   --->   "%exp_table_addr_40 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_80" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9360 'getelementptr' 'exp_table_addr_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9361 [2/2] (1.17ns)   --->   "%exp_table_load_40 = load i10 %exp_table_addr_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9361 'load' 'exp_table_load_40' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9362 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_41)   --->   "%select_ln125_670 = select i1 %and_ln125_1173, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9362 'select' 'select_ln125_670' <Predicate = (or_ln125_503)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9363 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_41)   --->   "%select_ln125_671 = select i1 %or_ln125_503, i13 %select_ln125_670, i13 %sum_417" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9363 'select' 'select_ln125_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9364 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_41)   --->   "%shl_ln129_40 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_671, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9364 'bitconcatenate' 'shl_ln129_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9365 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_41)   --->   "%sext_ln129_41 = sext i21 %shl_ln129_40" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9365 'sext' 'sext_ln129_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9366 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_41 = sub i22 0, i22 %sext_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9366 'sub' 'sub_ln129_41' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9367 [1/1] (0.00ns)   --->   "%trunc_ln129_41 = trunc i22 %sub_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9367 'trunc' 'trunc_ln129_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9368 [1/1] (0.00ns)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_41, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9368 'bitselect' 'tmp_1686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9369 [1/1] (0.00ns) (grouped into LUT with out node sum_419)   --->   "%sum_418 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_41, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9369 'partselect' 'sum_418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9370 [1/1] (0.00ns) (grouped into LUT with out node sum_419)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_41, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9370 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9371 [1/1] (0.71ns)   --->   "%icmp_ln129_41 = icmp_ne  i9 %trunc_ln129_41, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9371 'icmp' 'icmp_ln129_41' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9372 [1/1] (0.00ns) (grouped into LUT with out node sum_419)   --->   "%and_ln129_82 = and i1 %tmp_1687, i1 %icmp_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9372 'and' 'and_ln129_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9373 [1/1] (0.00ns) (grouped into LUT with out node sum_419)   --->   "%zext_ln129_41 = zext i1 %and_ln129_82" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9373 'zext' 'zext_ln129_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9374 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_419 = add i13 %sum_418, i13 %zext_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9374 'add' 'sum_419' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9375 [1/1] (0.00ns)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_419, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9375 'bitselect' 'tmp_1688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9376 [1/1] (0.12ns)   --->   "%xor_ln129_123 = xor i1 %tmp_1686, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9376 'xor' 'xor_ln129_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9377 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%or_ln129_82 = or i1 %tmp_1688, i1 %xor_ln129_123" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9377 'or' 'or_ln129_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9378 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%xor_ln129_124 = xor i1 %tmp_1686, i1 %or_ln129_82" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9378 'xor' 'xor_ln129_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9379 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%xor_ln129_125 = xor i1 %xor_ln129_124, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9379 'xor' 'xor_ln129_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9380 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%or_ln129_83 = or i1 %tmp_1688, i1 %xor_ln129_125" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9380 'or' 'or_ln129_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9381 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%and_ln129_83 = and i1 %or_ln129_83, i1 %xor_ln129_123" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9381 'and' 'and_ln129_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9382 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_41)   --->   "%xor_ln130_88 = xor i13 %sum_419, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9382 'xor' 'xor_ln130_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9383 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_41 = select i1 %and_ln129_83, i13 8191, i13 %xor_ln130_88" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9383 'select' 'select_ln130_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9384 [1/1] (0.00ns)   --->   "%trunc_ln130_40 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_41, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9384 'partselect' 'trunc_ln130_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9385 [1/1] (0.00ns)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_41, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9385 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9386 [1/1] (0.30ns)   --->   "%index_41 = select i1 %tmp_1689, i10 1023, i10 %trunc_ln130_40" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9386 'select' 'index_41' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9387 [1/1] (0.00ns)   --->   "%zext_ln133_82 = zext i10 %index_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9387 'zext' 'zext_ln133_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9388 [1/1] (0.00ns)   --->   "%exp_table_addr_41 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_82" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9388 'getelementptr' 'exp_table_addr_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9389 [2/2] (1.17ns)   --->   "%exp_table_load_41 = load i10 %exp_table_addr_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9389 'load' 'exp_table_load_41' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9390 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_42)   --->   "%select_ln125_686 = select i1 %and_ln125_1201, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9390 'select' 'select_ln125_686' <Predicate = (or_ln125_515)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9391 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_42)   --->   "%select_ln125_687 = select i1 %or_ln125_515, i13 %select_ln125_686, i13 %sum_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9391 'select' 'select_ln125_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9392 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_42)   --->   "%shl_ln129_41 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_687, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9392 'bitconcatenate' 'shl_ln129_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9393 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_42)   --->   "%sext_ln129_42 = sext i21 %shl_ln129_41" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9393 'sext' 'sext_ln129_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9394 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_42 = sub i22 0, i22 %sext_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9394 'sub' 'sub_ln129_42' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9395 [1/1] (0.00ns)   --->   "%trunc_ln129_42 = trunc i22 %sub_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9395 'trunc' 'trunc_ln129_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9396 [1/1] (0.00ns)   --->   "%tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_42, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9396 'bitselect' 'tmp_1716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9397 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%sum_428 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_42, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9397 'partselect' 'sum_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9398 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_42, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9398 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9399 [1/1] (0.71ns)   --->   "%icmp_ln129_42 = icmp_ne  i9 %trunc_ln129_42, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9399 'icmp' 'icmp_ln129_42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9400 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%and_ln129_84 = and i1 %tmp_1717, i1 %icmp_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9400 'and' 'and_ln129_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9401 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%zext_ln129_42 = zext i1 %and_ln129_84" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9401 'zext' 'zext_ln129_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9402 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_429 = add i13 %sum_428, i13 %zext_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9402 'add' 'sum_429' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9403 [1/1] (0.00ns)   --->   "%tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_429, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9403 'bitselect' 'tmp_1718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9404 [1/1] (0.12ns)   --->   "%xor_ln129_126 = xor i1 %tmp_1716, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9404 'xor' 'xor_ln129_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9405 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%or_ln129_84 = or i1 %tmp_1718, i1 %xor_ln129_126" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9405 'or' 'or_ln129_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9406 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%xor_ln129_127 = xor i1 %tmp_1716, i1 %or_ln129_84" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9406 'xor' 'xor_ln129_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9407 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%xor_ln129_128 = xor i1 %xor_ln129_127, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9407 'xor' 'xor_ln129_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9408 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%or_ln129_85 = or i1 %tmp_1718, i1 %xor_ln129_128" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9408 'or' 'or_ln129_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9409 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%and_ln129_85 = and i1 %or_ln129_85, i1 %xor_ln129_126" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9409 'and' 'and_ln129_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9410 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_42)   --->   "%xor_ln130_89 = xor i13 %sum_429, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9410 'xor' 'xor_ln130_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9411 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_42 = select i1 %and_ln129_85, i13 8191, i13 %xor_ln130_89" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9411 'select' 'select_ln130_42' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9412 [1/1] (0.00ns)   --->   "%trunc_ln130_41 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_42, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9412 'partselect' 'trunc_ln130_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9413 [1/1] (0.00ns)   --->   "%tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_42, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9413 'bitselect' 'tmp_1719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9414 [1/1] (0.30ns)   --->   "%index_42 = select i1 %tmp_1719, i10 1023, i10 %trunc_ln130_41" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9414 'select' 'index_42' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9415 [1/1] (0.00ns)   --->   "%zext_ln133_84 = zext i10 %index_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9415 'zext' 'zext_ln133_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9416 [1/1] (0.00ns)   --->   "%exp_table_addr_42 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_84" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9416 'getelementptr' 'exp_table_addr_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9417 [2/2] (1.17ns)   --->   "%exp_table_load_42 = load i10 %exp_table_addr_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9417 'load' 'exp_table_load_42' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_43)   --->   "%select_ln125_702 = select i1 %and_ln125_1229, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9418 'select' 'select_ln125_702' <Predicate = (or_ln125_527)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9419 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_43)   --->   "%select_ln125_703 = select i1 %or_ln125_527, i13 %select_ln125_702, i13 %sum_437" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9419 'select' 'select_ln125_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9420 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_43)   --->   "%shl_ln129_42 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_703, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9420 'bitconcatenate' 'shl_ln129_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9421 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_43)   --->   "%sext_ln129_43 = sext i21 %shl_ln129_42" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9421 'sext' 'sext_ln129_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9422 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_43 = sub i22 0, i22 %sext_ln129_43" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9422 'sub' 'sub_ln129_43' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9423 [1/1] (0.00ns)   --->   "%trunc_ln129_43 = trunc i22 %sub_ln129_43" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9423 'trunc' 'trunc_ln129_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9424 [1/1] (0.00ns)   --->   "%tmp_1746 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_43, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9424 'bitselect' 'tmp_1746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9425 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%sum_438 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_43, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9425 'partselect' 'sum_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9426 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%tmp_1747 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_43, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9426 'bitselect' 'tmp_1747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9427 [1/1] (0.71ns)   --->   "%icmp_ln129_43 = icmp_ne  i9 %trunc_ln129_43, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9427 'icmp' 'icmp_ln129_43' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9428 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%and_ln129_86 = and i1 %tmp_1747, i1 %icmp_ln129_43" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9428 'and' 'and_ln129_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9429 [1/1] (0.00ns) (grouped into LUT with out node sum_439)   --->   "%zext_ln129_43 = zext i1 %and_ln129_86" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9429 'zext' 'zext_ln129_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9430 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_439 = add i13 %sum_438, i13 %zext_ln129_43" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9430 'add' 'sum_439' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9431 [1/1] (0.00ns)   --->   "%tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_439, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9431 'bitselect' 'tmp_1748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9432 [1/1] (0.12ns)   --->   "%xor_ln129_129 = xor i1 %tmp_1746, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9432 'xor' 'xor_ln129_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9433 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%or_ln129_86 = or i1 %tmp_1748, i1 %xor_ln129_129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9433 'or' 'or_ln129_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9434 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%xor_ln129_130 = xor i1 %tmp_1746, i1 %or_ln129_86" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9434 'xor' 'xor_ln129_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9435 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%xor_ln129_131 = xor i1 %xor_ln129_130, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9435 'xor' 'xor_ln129_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9436 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%or_ln129_87 = or i1 %tmp_1748, i1 %xor_ln129_131" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9436 'or' 'or_ln129_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9437 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%and_ln129_87 = and i1 %or_ln129_87, i1 %xor_ln129_129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9437 'and' 'and_ln129_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9438 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_43)   --->   "%xor_ln130_90 = xor i13 %sum_439, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9438 'xor' 'xor_ln130_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9439 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_43 = select i1 %and_ln129_87, i13 8191, i13 %xor_ln130_90" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9439 'select' 'select_ln130_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9440 [1/1] (0.00ns)   --->   "%trunc_ln130_42 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_43, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9440 'partselect' 'trunc_ln130_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9441 [1/1] (0.00ns)   --->   "%tmp_1749 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_43, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9441 'bitselect' 'tmp_1749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9442 [1/1] (0.30ns)   --->   "%index_43 = select i1 %tmp_1749, i10 1023, i10 %trunc_ln130_42" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9442 'select' 'index_43' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9443 [1/1] (0.00ns)   --->   "%zext_ln133_86 = zext i10 %index_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9443 'zext' 'zext_ln133_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9444 [1/1] (0.00ns)   --->   "%exp_table_addr_43 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_86" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9444 'getelementptr' 'exp_table_addr_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9445 [2/2] (1.17ns)   --->   "%exp_table_load_43 = load i10 %exp_table_addr_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9445 'load' 'exp_table_load_43' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9446 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_44)   --->   "%select_ln125_718 = select i1 %and_ln125_1257, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9446 'select' 'select_ln125_718' <Predicate = (or_ln125_539)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9447 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_44)   --->   "%select_ln125_719 = select i1 %or_ln125_539, i13 %select_ln125_718, i13 %sum_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9447 'select' 'select_ln125_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9448 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_44)   --->   "%shl_ln129_43 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_719, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9448 'bitconcatenate' 'shl_ln129_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9449 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_44)   --->   "%sext_ln129_44 = sext i21 %shl_ln129_43" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9449 'sext' 'sext_ln129_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9450 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_44 = sub i22 0, i22 %sext_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9450 'sub' 'sub_ln129_44' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9451 [1/1] (0.00ns)   --->   "%trunc_ln129_44 = trunc i22 %sub_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9451 'trunc' 'trunc_ln129_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9452 [1/1] (0.00ns)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_44, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9452 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9453 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%sum_448 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_44, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9453 'partselect' 'sum_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9454 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_44, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9454 'bitselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9455 [1/1] (0.71ns)   --->   "%icmp_ln129_44 = icmp_ne  i9 %trunc_ln129_44, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9455 'icmp' 'icmp_ln129_44' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9456 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%and_ln129_88 = and i1 %tmp_1777, i1 %icmp_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9456 'and' 'and_ln129_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9457 [1/1] (0.00ns) (grouped into LUT with out node sum_449)   --->   "%zext_ln129_44 = zext i1 %and_ln129_88" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9457 'zext' 'zext_ln129_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9458 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_449 = add i13 %sum_448, i13 %zext_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9458 'add' 'sum_449' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9459 [1/1] (0.00ns)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_449, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9459 'bitselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9460 [1/1] (0.12ns)   --->   "%xor_ln129_132 = xor i1 %tmp_1776, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9460 'xor' 'xor_ln129_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9461 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%or_ln129_88 = or i1 %tmp_1778, i1 %xor_ln129_132" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9461 'or' 'or_ln129_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9462 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%xor_ln129_133 = xor i1 %tmp_1776, i1 %or_ln129_88" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9462 'xor' 'xor_ln129_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9463 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%xor_ln129_134 = xor i1 %xor_ln129_133, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9463 'xor' 'xor_ln129_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9464 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%or_ln129_89 = or i1 %tmp_1778, i1 %xor_ln129_134" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9464 'or' 'or_ln129_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9465 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%and_ln129_89 = and i1 %or_ln129_89, i1 %xor_ln129_132" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9465 'and' 'and_ln129_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9466 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_44)   --->   "%xor_ln130_91 = xor i13 %sum_449, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9466 'xor' 'xor_ln130_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9467 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_44 = select i1 %and_ln129_89, i13 8191, i13 %xor_ln130_91" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9467 'select' 'select_ln130_44' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9468 [1/1] (0.00ns)   --->   "%trunc_ln130_43 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_44, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9468 'partselect' 'trunc_ln130_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9469 [1/1] (0.00ns)   --->   "%tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_44, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9469 'bitselect' 'tmp_1779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9470 [1/1] (0.30ns)   --->   "%index_44 = select i1 %tmp_1779, i10 1023, i10 %trunc_ln130_43" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9470 'select' 'index_44' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9471 [1/1] (0.00ns)   --->   "%zext_ln133_88 = zext i10 %index_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9471 'zext' 'zext_ln133_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9472 [1/1] (0.00ns)   --->   "%exp_table_addr_44 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_88" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9472 'getelementptr' 'exp_table_addr_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9473 [2/2] (1.17ns)   --->   "%exp_table_load_44 = load i10 %exp_table_addr_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9473 'load' 'exp_table_load_44' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9474 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_45)   --->   "%select_ln125_734 = select i1 %and_ln125_1285, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9474 'select' 'select_ln125_734' <Predicate = (or_ln125_551)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9475 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_45)   --->   "%select_ln125_735 = select i1 %or_ln125_551, i13 %select_ln125_734, i13 %sum_457" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9475 'select' 'select_ln125_735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_45)   --->   "%shl_ln129_44 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_735, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9476 'bitconcatenate' 'shl_ln129_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9477 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_45)   --->   "%sext_ln129_45 = sext i21 %shl_ln129_44" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9477 'sext' 'sext_ln129_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9478 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_45 = sub i22 0, i22 %sext_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9478 'sub' 'sub_ln129_45' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9479 [1/1] (0.00ns)   --->   "%trunc_ln129_45 = trunc i22 %sub_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9479 'trunc' 'trunc_ln129_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9480 [1/1] (0.00ns)   --->   "%tmp_1806 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_45, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9480 'bitselect' 'tmp_1806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9481 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%sum_458 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_45, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9481 'partselect' 'sum_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9482 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%tmp_1807 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_45, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9482 'bitselect' 'tmp_1807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9483 [1/1] (0.71ns)   --->   "%icmp_ln129_45 = icmp_ne  i9 %trunc_ln129_45, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9483 'icmp' 'icmp_ln129_45' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9484 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%and_ln129_90 = and i1 %tmp_1807, i1 %icmp_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9484 'and' 'and_ln129_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9485 [1/1] (0.00ns) (grouped into LUT with out node sum_459)   --->   "%zext_ln129_45 = zext i1 %and_ln129_90" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9485 'zext' 'zext_ln129_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9486 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_459 = add i13 %sum_458, i13 %zext_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9486 'add' 'sum_459' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9487 [1/1] (0.00ns)   --->   "%tmp_1808 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_459, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9487 'bitselect' 'tmp_1808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9488 [1/1] (0.12ns)   --->   "%xor_ln129_135 = xor i1 %tmp_1806, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9488 'xor' 'xor_ln129_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9489 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%or_ln129_90 = or i1 %tmp_1808, i1 %xor_ln129_135" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9489 'or' 'or_ln129_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9490 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%xor_ln129_136 = xor i1 %tmp_1806, i1 %or_ln129_90" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9490 'xor' 'xor_ln129_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9491 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%xor_ln129_137 = xor i1 %xor_ln129_136, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9491 'xor' 'xor_ln129_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9492 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%or_ln129_91 = or i1 %tmp_1808, i1 %xor_ln129_137" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9492 'or' 'or_ln129_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9493 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%and_ln129_91 = and i1 %or_ln129_91, i1 %xor_ln129_135" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9493 'and' 'and_ln129_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9494 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_45)   --->   "%xor_ln130_92 = xor i13 %sum_459, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9494 'xor' 'xor_ln130_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9495 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_45 = select i1 %and_ln129_91, i13 8191, i13 %xor_ln130_92" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9495 'select' 'select_ln130_45' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9496 [1/1] (0.00ns)   --->   "%trunc_ln130_44 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_45, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9496 'partselect' 'trunc_ln130_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9497 [1/1] (0.00ns)   --->   "%tmp_1809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_45, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9497 'bitselect' 'tmp_1809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9498 [1/1] (0.30ns)   --->   "%index_45 = select i1 %tmp_1809, i10 1023, i10 %trunc_ln130_44" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9498 'select' 'index_45' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9499 [1/1] (0.00ns)   --->   "%zext_ln133_90 = zext i10 %index_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9499 'zext' 'zext_ln133_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9500 [1/1] (0.00ns)   --->   "%exp_table_addr_45 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_90" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9500 'getelementptr' 'exp_table_addr_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9501 [2/2] (1.17ns)   --->   "%exp_table_load_45 = load i10 %exp_table_addr_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9501 'load' 'exp_table_load_45' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9502 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_46)   --->   "%select_ln125_750 = select i1 %and_ln125_1313, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9502 'select' 'select_ln125_750' <Predicate = (or_ln125_563)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9503 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_46)   --->   "%select_ln125_751 = select i1 %or_ln125_563, i13 %select_ln125_750, i13 %sum_467" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9503 'select' 'select_ln125_751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9504 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_46)   --->   "%shl_ln129_45 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_751, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9504 'bitconcatenate' 'shl_ln129_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9505 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_46)   --->   "%sext_ln129_46 = sext i21 %shl_ln129_45" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9505 'sext' 'sext_ln129_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9506 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_46 = sub i22 0, i22 %sext_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9506 'sub' 'sub_ln129_46' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9507 [1/1] (0.00ns)   --->   "%trunc_ln129_46 = trunc i22 %sub_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9507 'trunc' 'trunc_ln129_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9508 [1/1] (0.00ns)   --->   "%tmp_1836 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_46, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9508 'bitselect' 'tmp_1836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9509 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%sum_468 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_46, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9509 'partselect' 'sum_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9510 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%tmp_1837 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_46, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9510 'bitselect' 'tmp_1837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9511 [1/1] (0.71ns)   --->   "%icmp_ln129_46 = icmp_ne  i9 %trunc_ln129_46, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9511 'icmp' 'icmp_ln129_46' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9512 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%and_ln129_92 = and i1 %tmp_1837, i1 %icmp_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9512 'and' 'and_ln129_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9513 [1/1] (0.00ns) (grouped into LUT with out node sum_469)   --->   "%zext_ln129_46 = zext i1 %and_ln129_92" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9513 'zext' 'zext_ln129_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9514 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_469 = add i13 %sum_468, i13 %zext_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9514 'add' 'sum_469' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9515 [1/1] (0.00ns)   --->   "%tmp_1838 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_469, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9515 'bitselect' 'tmp_1838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9516 [1/1] (0.12ns)   --->   "%xor_ln129_138 = xor i1 %tmp_1836, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9516 'xor' 'xor_ln129_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9517 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%or_ln129_92 = or i1 %tmp_1838, i1 %xor_ln129_138" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9517 'or' 'or_ln129_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9518 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%xor_ln129_139 = xor i1 %tmp_1836, i1 %or_ln129_92" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9518 'xor' 'xor_ln129_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9519 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%xor_ln129_140 = xor i1 %xor_ln129_139, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9519 'xor' 'xor_ln129_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9520 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%or_ln129_93 = or i1 %tmp_1838, i1 %xor_ln129_140" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9520 'or' 'or_ln129_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9521 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%and_ln129_93 = and i1 %or_ln129_93, i1 %xor_ln129_138" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9521 'and' 'and_ln129_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9522 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_46)   --->   "%xor_ln130_93 = xor i13 %sum_469, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9522 'xor' 'xor_ln130_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9523 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_46 = select i1 %and_ln129_93, i13 8191, i13 %xor_ln130_93" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9523 'select' 'select_ln130_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9524 [1/1] (0.00ns)   --->   "%trunc_ln130_45 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_46, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9524 'partselect' 'trunc_ln130_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9525 [1/1] (0.00ns)   --->   "%tmp_1839 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_46, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9525 'bitselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9526 [1/1] (0.30ns)   --->   "%index_46 = select i1 %tmp_1839, i10 1023, i10 %trunc_ln130_45" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9526 'select' 'index_46' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9527 [1/1] (0.00ns)   --->   "%zext_ln133_92 = zext i10 %index_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9527 'zext' 'zext_ln133_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9528 [1/1] (0.00ns)   --->   "%exp_table_addr_46 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_92" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9528 'getelementptr' 'exp_table_addr_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9529 [2/2] (1.17ns)   --->   "%exp_table_load_46 = load i10 %exp_table_addr_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9529 'load' 'exp_table_load_46' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_4 : Operation 9530 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_47)   --->   "%select_ln125_766 = select i1 %and_ln125_1341, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9530 'select' 'select_ln125_766' <Predicate = (or_ln125_575)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9531 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_47)   --->   "%select_ln125_767 = select i1 %or_ln125_575, i13 %select_ln125_766, i13 %sum_477" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 9531 'select' 'select_ln125_767' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9532 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_47)   --->   "%shl_ln129_46 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_767, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9532 'bitconcatenate' 'shl_ln129_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9533 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_47)   --->   "%sext_ln129_47 = sext i21 %shl_ln129_46" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9533 'sext' 'sext_ln129_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9534 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_47 = sub i22 0, i22 %sext_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9534 'sub' 'sub_ln129_47' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9535 [1/1] (0.00ns)   --->   "%trunc_ln129_47 = trunc i22 %sub_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9535 'trunc' 'trunc_ln129_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9536 [1/1] (0.00ns)   --->   "%tmp_1866 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_47, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9536 'bitselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9537 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%sum_478 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_47, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9537 'partselect' 'sum_478' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9538 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_47, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 9538 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9539 [1/1] (0.71ns)   --->   "%icmp_ln129_47 = icmp_ne  i9 %trunc_ln129_47, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9539 'icmp' 'icmp_ln129_47' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9540 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%and_ln129_94 = and i1 %tmp_1867, i1 %icmp_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9540 'and' 'and_ln129_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9541 [1/1] (0.00ns) (grouped into LUT with out node sum_479)   --->   "%zext_ln129_47 = zext i1 %and_ln129_94" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9541 'zext' 'zext_ln129_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9542 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_479 = add i13 %sum_478, i13 %zext_ln129_47" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9542 'add' 'sum_479' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9543 [1/1] (0.00ns)   --->   "%tmp_1868 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_479, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9543 'bitselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9544 [1/1] (0.12ns)   --->   "%xor_ln129_141 = xor i1 %tmp_1866, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9544 'xor' 'xor_ln129_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9545 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%or_ln129_94 = or i1 %tmp_1868, i1 %xor_ln129_141" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9545 'or' 'or_ln129_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9546 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%xor_ln129_142 = xor i1 %tmp_1866, i1 %or_ln129_94" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9546 'xor' 'xor_ln129_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9547 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%xor_ln129_143 = xor i1 %xor_ln129_142, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9547 'xor' 'xor_ln129_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9548 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%or_ln129_95 = or i1 %tmp_1868, i1 %xor_ln129_143" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9548 'or' 'or_ln129_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9549 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%and_ln129_95 = and i1 %or_ln129_95, i1 %xor_ln129_141" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 9549 'and' 'and_ln129_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9550 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_47)   --->   "%xor_ln130_94 = xor i13 %sum_479, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9550 'xor' 'xor_ln130_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 9551 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_47 = select i1 %and_ln129_95, i13 8191, i13 %xor_ln130_94" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9551 'select' 'select_ln130_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9552 [1/1] (0.00ns)   --->   "%trunc_ln130_46 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_47, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 9552 'partselect' 'trunc_ln130_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9553 [1/1] (0.00ns)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_47, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9553 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9554 [1/1] (0.30ns)   --->   "%index_47 = select i1 %tmp_1869, i10 1023, i10 %trunc_ln130_46" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 9554 'select' 'index_47' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 9555 [1/1] (0.00ns)   --->   "%zext_ln133_94 = zext i10 %index_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9555 'zext' 'zext_ln133_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9556 [1/1] (0.00ns)   --->   "%exp_table_addr_47 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_94" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9556 'getelementptr' 'exp_table_addr_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9557 [2/2] (1.17ns)   --->   "%exp_table_load_47 = load i10 %exp_table_addr_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9557 'load' 'exp_table_load_47' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 2.59>
ST_5 : Operation 9558 [1/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9558 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9559 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_10 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9559 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9560 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_96 = zext i9 %tmp_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9560 'zext' 'zext_ln133_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9561 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9561 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9562 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9562 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9563 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i16 %exp_table_load" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9563 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9564 [1/1] (0.70ns)   --->   "%icmp_ln133 = icmp_ne  i6 %trunc_ln133, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9564 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9565 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%or_ln133 = or i1 %tmp_66, i1 %icmp_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9565 'or' 'or_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9566 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%and_ln133 = and i1 %or_ln133, i1 %tmp_69" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9566 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9567 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_1 = zext i1 %and_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9567 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9568 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133 = add i10 %zext_ln133_96, i10 %zext_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9568 'add' 'add_ln133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9569 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i10 %add_ln133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9569 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9570 [1/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9570 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9571 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_26 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_1, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9571 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9572 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_97 = zext i9 %tmp_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9572 'zext' 'zext_ln133_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9573 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9573 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9574 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9574 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9575 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i16 %exp_table_load_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9575 'trunc' 'trunc_ln133_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9576 [1/1] (0.70ns)   --->   "%icmp_ln133_1 = icmp_ne  i6 %trunc_ln133_1, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9576 'icmp' 'icmp_ln133_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9577 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%or_ln133_1 = or i1 %tmp_136, i1 %icmp_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9577 'or' 'or_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9578 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%and_ln133_1 = and i1 %or_ln133_1, i1 %tmp_139" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9578 'and' 'and_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9579 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_3 = zext i1 %and_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9579 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9580 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_1 = add i10 %zext_ln133_97, i10 %zext_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9580 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9581 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i10 %add_ln133_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9581 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9582 [1/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9582 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9583 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_2, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9583 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9584 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_98 = zext i9 %tmp_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9584 'zext' 'zext_ln133_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9585 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9585 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9586 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9586 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9587 [1/1] (0.00ns)   --->   "%trunc_ln133_2 = trunc i16 %exp_table_load_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9587 'trunc' 'trunc_ln133_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9588 [1/1] (0.70ns)   --->   "%icmp_ln133_2 = icmp_ne  i6 %trunc_ln133_2, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9588 'icmp' 'icmp_ln133_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9589 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%or_ln133_2 = or i1 %tmp_204, i1 %icmp_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9589 'or' 'or_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9590 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%and_ln133_2 = and i1 %or_ln133_2, i1 %tmp_207" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9590 'and' 'and_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9591 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_5 = zext i1 %and_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9591 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9592 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_2 = add i10 %zext_ln133_98, i10 %zext_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9592 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9593 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i10 %add_ln133_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9593 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9594 [1/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9594 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9595 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_58 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_3, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9595 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9596 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_99 = zext i9 %tmp_58" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9596 'zext' 'zext_ln133_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9597 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9597 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9598 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9598 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9599 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i16 %exp_table_load_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9599 'trunc' 'trunc_ln133_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9600 [1/1] (0.70ns)   --->   "%icmp_ln133_3 = icmp_ne  i6 %trunc_ln133_3, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9600 'icmp' 'icmp_ln133_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9601 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%or_ln133_3 = or i1 %tmp_272, i1 %icmp_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9601 'or' 'or_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9602 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%and_ln133_3 = and i1 %or_ln133_3, i1 %tmp_274" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9602 'and' 'and_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9603 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_7 = zext i1 %and_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9603 'zext' 'zext_ln133_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9604 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_3 = add i10 %zext_ln133_99, i10 %zext_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9604 'add' 'add_ln133_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9605 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i10 %add_ln133_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9605 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9606 [1/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9606 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9607 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_74 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_4, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9607 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9608 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_100 = zext i9 %tmp_74" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9608 'zext' 'zext_ln133_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9609 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9609 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9610 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9610 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9611 [1/1] (0.00ns)   --->   "%trunc_ln133_4 = trunc i16 %exp_table_load_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9611 'trunc' 'trunc_ln133_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9612 [1/1] (0.70ns)   --->   "%icmp_ln133_4 = icmp_ne  i6 %trunc_ln133_4, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9612 'icmp' 'icmp_ln133_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9613 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%or_ln133_4 = or i1 %tmp_341, i1 %icmp_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9613 'or' 'or_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9614 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%and_ln133_4 = and i1 %or_ln133_4, i1 %tmp_344" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9614 'and' 'and_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9615 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_9 = zext i1 %and_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9615 'zext' 'zext_ln133_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9616 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_4 = add i10 %zext_ln133_100, i10 %zext_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9616 'add' 'add_ln133_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9617 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i10 %add_ln133_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9617 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9618 [1/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9618 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9619 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_90 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_5, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9619 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9620 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_101 = zext i9 %tmp_90" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9620 'zext' 'zext_ln133_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9621 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9621 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9622 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9622 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9623 [1/1] (0.00ns)   --->   "%trunc_ln133_5 = trunc i16 %exp_table_load_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9623 'trunc' 'trunc_ln133_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9624 [1/1] (0.70ns)   --->   "%icmp_ln133_5 = icmp_ne  i6 %trunc_ln133_5, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9624 'icmp' 'icmp_ln133_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9625 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%or_ln133_5 = or i1 %tmp_411, i1 %icmp_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9625 'or' 'or_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9626 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%and_ln133_5 = and i1 %or_ln133_5, i1 %tmp_412" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9626 'and' 'and_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9627 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_11 = zext i1 %and_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9627 'zext' 'zext_ln133_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9628 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_5 = add i10 %zext_ln133_101, i10 %zext_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9628 'add' 'add_ln133_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9629 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i10 %add_ln133_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9629 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9630 [1/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9630 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9631 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_106 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_6, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9631 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9632 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_102 = zext i9 %tmp_106" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9632 'zext' 'zext_ln133_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9633 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9633 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9634 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9634 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9635 [1/1] (0.00ns)   --->   "%trunc_ln133_6 = trunc i16 %exp_table_load_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9635 'trunc' 'trunc_ln133_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9636 [1/1] (0.70ns)   --->   "%icmp_ln133_6 = icmp_ne  i6 %trunc_ln133_6, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9636 'icmp' 'icmp_ln133_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9637 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%or_ln133_6 = or i1 %tmp_479, i1 %icmp_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9637 'or' 'or_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9638 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%and_ln133_6 = and i1 %or_ln133_6, i1 %tmp_480" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9638 'and' 'and_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9639 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_13 = zext i1 %and_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9639 'zext' 'zext_ln133_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9640 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_6 = add i10 %zext_ln133_102, i10 %zext_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9640 'add' 'add_ln133_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9641 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i10 %add_ln133_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9641 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9642 [1/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9642 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9643 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_122 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_7, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9643 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9644 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_103 = zext i9 %tmp_122" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9644 'zext' 'zext_ln133_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9645 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9645 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9646 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9646 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9647 [1/1] (0.00ns)   --->   "%trunc_ln133_7 = trunc i16 %exp_table_load_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9647 'trunc' 'trunc_ln133_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9648 [1/1] (0.70ns)   --->   "%icmp_ln133_7 = icmp_ne  i6 %trunc_ln133_7, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9648 'icmp' 'icmp_ln133_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9649 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%or_ln133_7 = or i1 %tmp_546, i1 %icmp_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9649 'or' 'or_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9650 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%and_ln133_7 = and i1 %or_ln133_7, i1 %tmp_549" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9650 'and' 'and_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9651 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_15 = zext i1 %and_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9651 'zext' 'zext_ln133_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9652 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_7 = add i10 %zext_ln133_103, i10 %zext_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9652 'add' 'add_ln133_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9653 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i10 %add_ln133_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9653 'zext' 'zext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9654 [1/2] (1.17ns)   --->   "%exp_table_load_8 = load i10 %exp_table_addr_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9654 'load' 'exp_table_load_8' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9655 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_138 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_8, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9655 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9656 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_104 = zext i9 %tmp_138" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9656 'zext' 'zext_ln133_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9657 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9657 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9658 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_8, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9658 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9659 [1/1] (0.00ns)   --->   "%trunc_ln133_8 = trunc i16 %exp_table_load_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9659 'trunc' 'trunc_ln133_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9660 [1/1] (0.70ns)   --->   "%icmp_ln133_8 = icmp_ne  i6 %trunc_ln133_8, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9660 'icmp' 'icmp_ln133_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9661 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%or_ln133_8 = or i1 %tmp_616, i1 %icmp_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9661 'or' 'or_ln133_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9662 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%and_ln133_8 = and i1 %or_ln133_8, i1 %tmp_619" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9662 'and' 'and_ln133_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9663 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_8)   --->   "%zext_ln133_17 = zext i1 %and_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9663 'zext' 'zext_ln133_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9664 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_8 = add i10 %zext_ln133_104, i10 %zext_ln133_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9664 'add' 'add_ln133_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9665 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i10 %add_ln133_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9665 'zext' 'zext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9666 [1/2] (1.17ns)   --->   "%exp_table_load_9 = load i10 %exp_table_addr_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9666 'load' 'exp_table_load_9' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9667 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_154 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_9, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9667 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9668 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%zext_ln133_105 = zext i9 %tmp_154" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9668 'zext' 'zext_ln133_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9669 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9669 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9670 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_9, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9670 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9671 [1/1] (0.00ns)   --->   "%trunc_ln133_9 = trunc i16 %exp_table_load_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9671 'trunc' 'trunc_ln133_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9672 [1/1] (0.70ns)   --->   "%icmp_ln133_9 = icmp_ne  i6 %trunc_ln133_9, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9672 'icmp' 'icmp_ln133_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9673 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%or_ln133_9 = or i1 %tmp_684, i1 %icmp_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9673 'or' 'or_ln133_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9674 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%and_ln133_9 = and i1 %or_ln133_9, i1 %tmp_687" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9674 'and' 'and_ln133_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9675 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_9)   --->   "%zext_ln133_19 = zext i1 %and_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9675 'zext' 'zext_ln133_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9676 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_9 = add i10 %zext_ln133_105, i10 %zext_ln133_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9676 'add' 'add_ln133_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9677 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i10 %add_ln133_9" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9677 'zext' 'zext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9678 [1/2] (1.17ns)   --->   "%exp_table_load_10 = load i10 %exp_table_addr_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9678 'load' 'exp_table_load_10' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9679 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_170 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_10, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9679 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9680 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%zext_ln133_106 = zext i9 %tmp_170" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9680 'zext' 'zext_ln133_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9681 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9681 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9682 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_10, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9682 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9683 [1/1] (0.00ns)   --->   "%trunc_ln133_10 = trunc i16 %exp_table_load_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9683 'trunc' 'trunc_ln133_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9684 [1/1] (0.70ns)   --->   "%icmp_ln133_10 = icmp_ne  i6 %trunc_ln133_10, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9684 'icmp' 'icmp_ln133_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9685 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%or_ln133_10 = or i1 %tmp_752, i1 %icmp_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9685 'or' 'or_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9686 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%and_ln133_10 = and i1 %or_ln133_10, i1 %tmp_754" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9686 'and' 'and_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9687 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_10)   --->   "%zext_ln133_21 = zext i1 %and_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9687 'zext' 'zext_ln133_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9688 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_10 = add i10 %zext_ln133_106, i10 %zext_ln133_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9688 'add' 'add_ln133_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9689 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i10 %add_ln133_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9689 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9690 [1/2] (1.17ns)   --->   "%exp_table_load_11 = load i10 %exp_table_addr_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9690 'load' 'exp_table_load_11' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9691 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_186 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_11, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9691 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9692 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%zext_ln133_107 = zext i9 %tmp_186" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9692 'zext' 'zext_ln133_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9693 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9693 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9694 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_11, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9694 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9695 [1/1] (0.00ns)   --->   "%trunc_ln133_11 = trunc i16 %exp_table_load_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9695 'trunc' 'trunc_ln133_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9696 [1/1] (0.70ns)   --->   "%icmp_ln133_11 = icmp_ne  i6 %trunc_ln133_11, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9696 'icmp' 'icmp_ln133_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9697 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%or_ln133_11 = or i1 %tmp_790, i1 %icmp_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9697 'or' 'or_ln133_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9698 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%and_ln133_11 = and i1 %or_ln133_11, i1 %tmp_791" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9698 'and' 'and_ln133_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9699 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_11)   --->   "%zext_ln133_23 = zext i1 %and_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9699 'zext' 'zext_ln133_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9700 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_11 = add i10 %zext_ln133_107, i10 %zext_ln133_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9700 'add' 'add_ln133_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9701 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i10 %add_ln133_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9701 'zext' 'zext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9702 [1/2] (1.17ns)   --->   "%exp_table_load_12 = load i10 %exp_table_addr_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9702 'load' 'exp_table_load_12' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9703 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_202 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_12, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9703 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9704 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%zext_ln133_108 = zext i9 %tmp_202" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9704 'zext' 'zext_ln133_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9705 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9705 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9706 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_12, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9706 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9707 [1/1] (0.00ns)   --->   "%trunc_ln133_12 = trunc i16 %exp_table_load_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9707 'trunc' 'trunc_ln133_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9708 [1/1] (0.70ns)   --->   "%icmp_ln133_12 = icmp_ne  i6 %trunc_ln133_12, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9708 'icmp' 'icmp_ln133_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9709 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%or_ln133_12 = or i1 %tmp_820, i1 %icmp_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9709 'or' 'or_ln133_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9710 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%and_ln133_12 = and i1 %or_ln133_12, i1 %tmp_821" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9710 'and' 'and_ln133_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9711 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_12)   --->   "%zext_ln133_25 = zext i1 %and_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9711 'zext' 'zext_ln133_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9712 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_12 = add i10 %zext_ln133_108, i10 %zext_ln133_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9712 'add' 'add_ln133_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9713 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i10 %add_ln133_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9713 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9714 [1/2] (1.17ns)   --->   "%exp_table_load_13 = load i10 %exp_table_addr_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9714 'load' 'exp_table_load_13' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9715 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_218 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_13, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9715 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9716 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%zext_ln133_109 = zext i9 %tmp_218" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9716 'zext' 'zext_ln133_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9717 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9717 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9718 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_13, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9718 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9719 [1/1] (0.00ns)   --->   "%trunc_ln133_13 = trunc i16 %exp_table_load_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9719 'trunc' 'trunc_ln133_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9720 [1/1] (0.70ns)   --->   "%icmp_ln133_13 = icmp_ne  i6 %trunc_ln133_13, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9720 'icmp' 'icmp_ln133_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9721 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%or_ln133_13 = or i1 %tmp_850, i1 %icmp_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9721 'or' 'or_ln133_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9722 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%and_ln133_13 = and i1 %or_ln133_13, i1 %tmp_851" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9722 'and' 'and_ln133_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9723 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_13)   --->   "%zext_ln133_27 = zext i1 %and_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9723 'zext' 'zext_ln133_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9724 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_13 = add i10 %zext_ln133_109, i10 %zext_ln133_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9724 'add' 'add_ln133_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9725 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i10 %add_ln133_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9725 'zext' 'zext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9726 [1/2] (1.17ns)   --->   "%exp_table_load_14 = load i10 %exp_table_addr_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9726 'load' 'exp_table_load_14' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9727 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_234 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_14, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9727 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9728 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%zext_ln133_110 = zext i9 %tmp_234" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9728 'zext' 'zext_ln133_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9729 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9729 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9730 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_14, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9730 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9731 [1/1] (0.00ns)   --->   "%trunc_ln133_14 = trunc i16 %exp_table_load_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9731 'trunc' 'trunc_ln133_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9732 [1/1] (0.70ns)   --->   "%icmp_ln133_14 = icmp_ne  i6 %trunc_ln133_14, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9732 'icmp' 'icmp_ln133_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9733 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%or_ln133_14 = or i1 %tmp_880, i1 %icmp_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9733 'or' 'or_ln133_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9734 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%and_ln133_14 = and i1 %or_ln133_14, i1 %tmp_881" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9734 'and' 'and_ln133_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9735 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_14)   --->   "%zext_ln133_29 = zext i1 %and_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9735 'zext' 'zext_ln133_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9736 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_14 = add i10 %zext_ln133_110, i10 %zext_ln133_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9736 'add' 'add_ln133_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9737 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i10 %add_ln133_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9737 'zext' 'zext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9738 [1/2] (1.17ns)   --->   "%exp_table_load_15 = load i10 %exp_table_addr_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9738 'load' 'exp_table_load_15' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9739 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_250 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_15, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9739 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9740 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%zext_ln133_111 = zext i9 %tmp_250" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9740 'zext' 'zext_ln133_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9741 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9741 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9742 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_15, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9742 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9743 [1/1] (0.00ns)   --->   "%trunc_ln133_15 = trunc i16 %exp_table_load_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9743 'trunc' 'trunc_ln133_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9744 [1/1] (0.70ns)   --->   "%icmp_ln133_15 = icmp_ne  i6 %trunc_ln133_15, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9744 'icmp' 'icmp_ln133_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9745 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%or_ln133_15 = or i1 %tmp_910, i1 %icmp_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9745 'or' 'or_ln133_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9746 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%and_ln133_15 = and i1 %or_ln133_15, i1 %tmp_911" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9746 'and' 'and_ln133_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9747 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_15)   --->   "%zext_ln133_31 = zext i1 %and_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9747 'zext' 'zext_ln133_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9748 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_15 = add i10 %zext_ln133_111, i10 %zext_ln133_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9748 'add' 'add_ln133_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9749 [1/1] (0.00ns)   --->   "%zext_ln126_15 = zext i10 %add_ln133_15" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9749 'zext' 'zext_ln126_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9750 [1/2] (1.17ns)   --->   "%exp_table_load_16 = load i10 %exp_table_addr_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9750 'load' 'exp_table_load_16' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9751 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%tmp_266 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_16, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9751 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9752 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%zext_ln133_112 = zext i9 %tmp_266" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9752 'zext' 'zext_ln133_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9753 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9753 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9754 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_16, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9754 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9755 [1/1] (0.00ns)   --->   "%trunc_ln133_16 = trunc i16 %exp_table_load_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9755 'trunc' 'trunc_ln133_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9756 [1/1] (0.70ns)   --->   "%icmp_ln133_16 = icmp_ne  i6 %trunc_ln133_16, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9756 'icmp' 'icmp_ln133_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9757 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%or_ln133_16 = or i1 %tmp_940, i1 %icmp_ln133_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9757 'or' 'or_ln133_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9758 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%and_ln133_16 = and i1 %or_ln133_16, i1 %tmp_941" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9758 'and' 'and_ln133_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9759 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_16)   --->   "%zext_ln133_33 = zext i1 %and_ln133_16" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9759 'zext' 'zext_ln133_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9760 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_16 = add i10 %zext_ln133_112, i10 %zext_ln133_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9760 'add' 'add_ln133_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9761 [1/1] (0.00ns)   --->   "%zext_ln126_16 = zext i10 %add_ln133_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9761 'zext' 'zext_ln126_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9762 [1/2] (1.17ns)   --->   "%exp_table_load_17 = load i10 %exp_table_addr_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9762 'load' 'exp_table_load_17' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9763 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%tmp_282 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_17, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9763 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9764 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%zext_ln133_113 = zext i9 %tmp_282" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9764 'zext' 'zext_ln133_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9765 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9765 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9766 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_17, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9766 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9767 [1/1] (0.00ns)   --->   "%trunc_ln133_17 = trunc i16 %exp_table_load_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9767 'trunc' 'trunc_ln133_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9768 [1/1] (0.70ns)   --->   "%icmp_ln133_17 = icmp_ne  i6 %trunc_ln133_17, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9768 'icmp' 'icmp_ln133_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9769 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%or_ln133_17 = or i1 %tmp_970, i1 %icmp_ln133_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9769 'or' 'or_ln133_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9770 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%and_ln133_17 = and i1 %or_ln133_17, i1 %tmp_971" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9770 'and' 'and_ln133_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9771 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_17)   --->   "%zext_ln133_35 = zext i1 %and_ln133_17" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9771 'zext' 'zext_ln133_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9772 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_17 = add i10 %zext_ln133_113, i10 %zext_ln133_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9772 'add' 'add_ln133_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9773 [1/1] (0.00ns)   --->   "%zext_ln126_17 = zext i10 %add_ln133_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9773 'zext' 'zext_ln126_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9774 [1/2] (1.17ns)   --->   "%exp_table_load_18 = load i10 %exp_table_addr_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9774 'load' 'exp_table_load_18' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9775 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%tmp_298 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_18, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9775 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9776 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%zext_ln133_114 = zext i9 %tmp_298" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9776 'zext' 'zext_ln133_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9777 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9777 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9778 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_18, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9778 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9779 [1/1] (0.00ns)   --->   "%trunc_ln133_18 = trunc i16 %exp_table_load_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9779 'trunc' 'trunc_ln133_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9780 [1/1] (0.70ns)   --->   "%icmp_ln133_18 = icmp_ne  i6 %trunc_ln133_18, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9780 'icmp' 'icmp_ln133_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9781 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%or_ln133_18 = or i1 %tmp_1000, i1 %icmp_ln133_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9781 'or' 'or_ln133_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9782 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%and_ln133_18 = and i1 %or_ln133_18, i1 %tmp_1001" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9782 'and' 'and_ln133_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9783 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_18)   --->   "%zext_ln133_37 = zext i1 %and_ln133_18" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9783 'zext' 'zext_ln133_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9784 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_18 = add i10 %zext_ln133_114, i10 %zext_ln133_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9784 'add' 'add_ln133_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9785 [1/1] (0.00ns)   --->   "%zext_ln126_18 = zext i10 %add_ln133_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9785 'zext' 'zext_ln126_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9786 [1/2] (1.17ns)   --->   "%exp_table_load_19 = load i10 %exp_table_addr_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9786 'load' 'exp_table_load_19' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9787 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%tmp_314 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_19, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9787 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9788 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%zext_ln133_115 = zext i9 %tmp_314" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9788 'zext' 'zext_ln133_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9789 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9789 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9790 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_19, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9790 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9791 [1/1] (0.00ns)   --->   "%trunc_ln133_19 = trunc i16 %exp_table_load_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9791 'trunc' 'trunc_ln133_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9792 [1/1] (0.70ns)   --->   "%icmp_ln133_19 = icmp_ne  i6 %trunc_ln133_19, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9792 'icmp' 'icmp_ln133_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9793 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%or_ln133_19 = or i1 %tmp_1030, i1 %icmp_ln133_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9793 'or' 'or_ln133_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9794 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%and_ln133_19 = and i1 %or_ln133_19, i1 %tmp_1031" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9794 'and' 'and_ln133_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9795 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_19)   --->   "%zext_ln133_39 = zext i1 %and_ln133_19" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9795 'zext' 'zext_ln133_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9796 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_19 = add i10 %zext_ln133_115, i10 %zext_ln133_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9796 'add' 'add_ln133_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9797 [1/1] (0.00ns)   --->   "%zext_ln126_19 = zext i10 %add_ln133_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9797 'zext' 'zext_ln126_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9798 [1/2] (1.17ns)   --->   "%exp_table_load_20 = load i10 %exp_table_addr_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9798 'load' 'exp_table_load_20' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9799 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%tmp_330 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_20, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9799 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9800 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%zext_ln133_116 = zext i9 %tmp_330" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9800 'zext' 'zext_ln133_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9801 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9801 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9802 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_20, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9802 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9803 [1/1] (0.00ns)   --->   "%trunc_ln133_20 = trunc i16 %exp_table_load_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9803 'trunc' 'trunc_ln133_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9804 [1/1] (0.70ns)   --->   "%icmp_ln133_20 = icmp_ne  i6 %trunc_ln133_20, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9804 'icmp' 'icmp_ln133_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9805 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%or_ln133_20 = or i1 %tmp_1060, i1 %icmp_ln133_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9805 'or' 'or_ln133_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9806 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%and_ln133_20 = and i1 %or_ln133_20, i1 %tmp_1061" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9806 'and' 'and_ln133_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9807 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_20)   --->   "%zext_ln133_41 = zext i1 %and_ln133_20" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9807 'zext' 'zext_ln133_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9808 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_20 = add i10 %zext_ln133_116, i10 %zext_ln133_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9808 'add' 'add_ln133_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9809 [1/1] (0.00ns)   --->   "%zext_ln126_20 = zext i10 %add_ln133_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9809 'zext' 'zext_ln126_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9810 [1/2] (1.17ns)   --->   "%exp_table_load_21 = load i10 %exp_table_addr_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9810 'load' 'exp_table_load_21' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9811 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%tmp_346 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_21, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9811 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9812 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%zext_ln133_117 = zext i9 %tmp_346" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9812 'zext' 'zext_ln133_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9813 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9813 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9814 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%tmp_1091 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_21, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9814 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9815 [1/1] (0.00ns)   --->   "%trunc_ln133_21 = trunc i16 %exp_table_load_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9815 'trunc' 'trunc_ln133_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9816 [1/1] (0.70ns)   --->   "%icmp_ln133_21 = icmp_ne  i6 %trunc_ln133_21, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9816 'icmp' 'icmp_ln133_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9817 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%or_ln133_21 = or i1 %tmp_1090, i1 %icmp_ln133_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9817 'or' 'or_ln133_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9818 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%and_ln133_21 = and i1 %or_ln133_21, i1 %tmp_1091" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9818 'and' 'and_ln133_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9819 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_21)   --->   "%zext_ln133_43 = zext i1 %and_ln133_21" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9819 'zext' 'zext_ln133_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9820 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_21 = add i10 %zext_ln133_117, i10 %zext_ln133_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9820 'add' 'add_ln133_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9821 [1/1] (0.00ns)   --->   "%zext_ln126_21 = zext i10 %add_ln133_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9821 'zext' 'zext_ln126_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9822 [1/2] (1.17ns)   --->   "%exp_table_load_22 = load i10 %exp_table_addr_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9822 'load' 'exp_table_load_22' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9823 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%tmp_362 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_22, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9823 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9824 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%zext_ln133_118 = zext i9 %tmp_362" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9824 'zext' 'zext_ln133_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9825 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9825 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9826 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_22, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9826 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9827 [1/1] (0.00ns)   --->   "%trunc_ln133_22 = trunc i16 %exp_table_load_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9827 'trunc' 'trunc_ln133_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9828 [1/1] (0.70ns)   --->   "%icmp_ln133_22 = icmp_ne  i6 %trunc_ln133_22, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9828 'icmp' 'icmp_ln133_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9829 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%or_ln133_22 = or i1 %tmp_1120, i1 %icmp_ln133_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9829 'or' 'or_ln133_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9830 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%and_ln133_22 = and i1 %or_ln133_22, i1 %tmp_1121" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9830 'and' 'and_ln133_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9831 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_22)   --->   "%zext_ln133_45 = zext i1 %and_ln133_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9831 'zext' 'zext_ln133_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9832 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_22 = add i10 %zext_ln133_118, i10 %zext_ln133_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9832 'add' 'add_ln133_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9833 [1/1] (0.00ns)   --->   "%zext_ln126_22 = zext i10 %add_ln133_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9833 'zext' 'zext_ln126_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9834 [1/2] (1.17ns)   --->   "%exp_table_load_23 = load i10 %exp_table_addr_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9834 'load' 'exp_table_load_23' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9835 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%tmp_378 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_23, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9835 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9836 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%zext_ln133_119 = zext i9 %tmp_378" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9836 'zext' 'zext_ln133_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9837 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9837 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9838 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_23, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9838 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9839 [1/1] (0.00ns)   --->   "%trunc_ln133_23 = trunc i16 %exp_table_load_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9839 'trunc' 'trunc_ln133_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9840 [1/1] (0.70ns)   --->   "%icmp_ln133_23 = icmp_ne  i6 %trunc_ln133_23, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9840 'icmp' 'icmp_ln133_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9841 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%or_ln133_23 = or i1 %tmp_1150, i1 %icmp_ln133_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9841 'or' 'or_ln133_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9842 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%and_ln133_23 = and i1 %or_ln133_23, i1 %tmp_1151" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9842 'and' 'and_ln133_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9843 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_23)   --->   "%zext_ln133_47 = zext i1 %and_ln133_23" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9843 'zext' 'zext_ln133_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9844 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_23 = add i10 %zext_ln133_119, i10 %zext_ln133_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9844 'add' 'add_ln133_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9845 [1/1] (0.00ns)   --->   "%zext_ln126_23 = zext i10 %add_ln133_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9845 'zext' 'zext_ln126_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9846 [1/2] (1.17ns)   --->   "%exp_table_load_24 = load i10 %exp_table_addr_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9846 'load' 'exp_table_load_24' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9847 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%tmp_394 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_24, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9847 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9848 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%zext_ln133_120 = zext i9 %tmp_394" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9848 'zext' 'zext_ln133_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9849 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9849 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9850 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_24, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9850 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9851 [1/1] (0.00ns)   --->   "%trunc_ln133_24 = trunc i16 %exp_table_load_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9851 'trunc' 'trunc_ln133_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9852 [1/1] (0.70ns)   --->   "%icmp_ln133_24 = icmp_ne  i6 %trunc_ln133_24, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9852 'icmp' 'icmp_ln133_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9853 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%or_ln133_24 = or i1 %tmp_1180, i1 %icmp_ln133_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9853 'or' 'or_ln133_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9854 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%and_ln133_24 = and i1 %or_ln133_24, i1 %tmp_1181" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9854 'and' 'and_ln133_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9855 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_24)   --->   "%zext_ln133_49 = zext i1 %and_ln133_24" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9855 'zext' 'zext_ln133_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9856 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_24 = add i10 %zext_ln133_120, i10 %zext_ln133_49" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9856 'add' 'add_ln133_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9857 [1/1] (0.00ns)   --->   "%zext_ln126_24 = zext i10 %add_ln133_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9857 'zext' 'zext_ln126_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9858 [1/2] (1.17ns)   --->   "%exp_table_load_25 = load i10 %exp_table_addr_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9858 'load' 'exp_table_load_25' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9859 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%tmp_410 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_25, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9859 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9860 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%zext_ln133_121 = zext i9 %tmp_410" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9860 'zext' 'zext_ln133_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9861 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9861 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9862 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_25, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9862 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9863 [1/1] (0.00ns)   --->   "%trunc_ln133_25 = trunc i16 %exp_table_load_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9863 'trunc' 'trunc_ln133_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9864 [1/1] (0.70ns)   --->   "%icmp_ln133_25 = icmp_ne  i6 %trunc_ln133_25, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9864 'icmp' 'icmp_ln133_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9865 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%or_ln133_25 = or i1 %tmp_1210, i1 %icmp_ln133_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9865 'or' 'or_ln133_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9866 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%and_ln133_25 = and i1 %or_ln133_25, i1 %tmp_1211" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9866 'and' 'and_ln133_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9867 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_25)   --->   "%zext_ln133_51 = zext i1 %and_ln133_25" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9867 'zext' 'zext_ln133_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9868 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_25 = add i10 %zext_ln133_121, i10 %zext_ln133_51" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9868 'add' 'add_ln133_25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9869 [1/1] (0.00ns)   --->   "%zext_ln126_25 = zext i10 %add_ln133_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9869 'zext' 'zext_ln126_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9870 [1/2] (1.17ns)   --->   "%exp_table_load_26 = load i10 %exp_table_addr_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9870 'load' 'exp_table_load_26' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9871 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%tmp_426 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_26, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9871 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9872 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%zext_ln133_122 = zext i9 %tmp_426" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9872 'zext' 'zext_ln133_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9873 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9873 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9874 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_26, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9874 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9875 [1/1] (0.00ns)   --->   "%trunc_ln133_26 = trunc i16 %exp_table_load_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9875 'trunc' 'trunc_ln133_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9876 [1/1] (0.70ns)   --->   "%icmp_ln133_26 = icmp_ne  i6 %trunc_ln133_26, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9876 'icmp' 'icmp_ln133_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9877 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%or_ln133_26 = or i1 %tmp_1240, i1 %icmp_ln133_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9877 'or' 'or_ln133_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9878 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%and_ln133_26 = and i1 %or_ln133_26, i1 %tmp_1241" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9878 'and' 'and_ln133_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9879 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_26)   --->   "%zext_ln133_53 = zext i1 %and_ln133_26" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9879 'zext' 'zext_ln133_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9880 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_26 = add i10 %zext_ln133_122, i10 %zext_ln133_53" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9880 'add' 'add_ln133_26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9881 [1/1] (0.00ns)   --->   "%zext_ln126_26 = zext i10 %add_ln133_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9881 'zext' 'zext_ln126_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9882 [1/2] (1.17ns)   --->   "%exp_table_load_27 = load i10 %exp_table_addr_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9882 'load' 'exp_table_load_27' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9883 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%tmp_442 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_27, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9883 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9884 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%zext_ln133_123 = zext i9 %tmp_442" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9884 'zext' 'zext_ln133_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9885 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9885 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9886 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_27, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9886 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9887 [1/1] (0.00ns)   --->   "%trunc_ln133_27 = trunc i16 %exp_table_load_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9887 'trunc' 'trunc_ln133_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9888 [1/1] (0.70ns)   --->   "%icmp_ln133_27 = icmp_ne  i6 %trunc_ln133_27, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9888 'icmp' 'icmp_ln133_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9889 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%or_ln133_27 = or i1 %tmp_1270, i1 %icmp_ln133_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9889 'or' 'or_ln133_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9890 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%and_ln133_27 = and i1 %or_ln133_27, i1 %tmp_1271" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9890 'and' 'and_ln133_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9891 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_27)   --->   "%zext_ln133_55 = zext i1 %and_ln133_27" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9891 'zext' 'zext_ln133_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9892 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_27 = add i10 %zext_ln133_123, i10 %zext_ln133_55" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9892 'add' 'add_ln133_27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9893 [1/1] (0.00ns)   --->   "%zext_ln126_27 = zext i10 %add_ln133_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9893 'zext' 'zext_ln126_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9894 [1/2] (1.17ns)   --->   "%exp_table_load_28 = load i10 %exp_table_addr_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9894 'load' 'exp_table_load_28' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9895 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%tmp_458 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_28, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9895 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9896 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%zext_ln133_124 = zext i9 %tmp_458" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9896 'zext' 'zext_ln133_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9897 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%tmp_1300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9897 'bitselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9898 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%tmp_1301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_28, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9898 'bitselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9899 [1/1] (0.00ns)   --->   "%trunc_ln133_28 = trunc i16 %exp_table_load_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9899 'trunc' 'trunc_ln133_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9900 [1/1] (0.70ns)   --->   "%icmp_ln133_28 = icmp_ne  i6 %trunc_ln133_28, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9900 'icmp' 'icmp_ln133_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9901 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%or_ln133_28 = or i1 %tmp_1300, i1 %icmp_ln133_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9901 'or' 'or_ln133_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9902 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%and_ln133_28 = and i1 %or_ln133_28, i1 %tmp_1301" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9902 'and' 'and_ln133_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9903 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_28)   --->   "%zext_ln133_57 = zext i1 %and_ln133_28" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9903 'zext' 'zext_ln133_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9904 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_28 = add i10 %zext_ln133_124, i10 %zext_ln133_57" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9904 'add' 'add_ln133_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9905 [1/1] (0.00ns)   --->   "%zext_ln126_28 = zext i10 %add_ln133_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9905 'zext' 'zext_ln126_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9906 [1/2] (1.17ns)   --->   "%exp_table_load_29 = load i10 %exp_table_addr_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9906 'load' 'exp_table_load_29' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9907 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%tmp_474 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_29, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9907 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9908 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%zext_ln133_125 = zext i9 %tmp_474" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9908 'zext' 'zext_ln133_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9909 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9909 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9910 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_29, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9910 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9911 [1/1] (0.00ns)   --->   "%trunc_ln133_29 = trunc i16 %exp_table_load_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9911 'trunc' 'trunc_ln133_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9912 [1/1] (0.70ns)   --->   "%icmp_ln133_29 = icmp_ne  i6 %trunc_ln133_29, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9912 'icmp' 'icmp_ln133_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9913 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%or_ln133_29 = or i1 %tmp_1330, i1 %icmp_ln133_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9913 'or' 'or_ln133_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9914 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%and_ln133_29 = and i1 %or_ln133_29, i1 %tmp_1331" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9914 'and' 'and_ln133_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9915 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_29)   --->   "%zext_ln133_59 = zext i1 %and_ln133_29" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9915 'zext' 'zext_ln133_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9916 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_29 = add i10 %zext_ln133_125, i10 %zext_ln133_59" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9916 'add' 'add_ln133_29' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9917 [1/1] (0.00ns)   --->   "%zext_ln126_29 = zext i10 %add_ln133_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9917 'zext' 'zext_ln126_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9918 [1/2] (1.17ns)   --->   "%exp_table_load_30 = load i10 %exp_table_addr_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9918 'load' 'exp_table_load_30' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9919 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%tmp_490 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_30, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9919 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9920 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%zext_ln133_126 = zext i9 %tmp_490" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9920 'zext' 'zext_ln133_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9921 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%tmp_1360 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9921 'bitselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9922 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%tmp_1361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_30, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9922 'bitselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9923 [1/1] (0.00ns)   --->   "%trunc_ln133_30 = trunc i16 %exp_table_load_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9923 'trunc' 'trunc_ln133_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9924 [1/1] (0.70ns)   --->   "%icmp_ln133_30 = icmp_ne  i6 %trunc_ln133_30, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9924 'icmp' 'icmp_ln133_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9925 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%or_ln133_30 = or i1 %tmp_1360, i1 %icmp_ln133_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9925 'or' 'or_ln133_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9926 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%and_ln133_30 = and i1 %or_ln133_30, i1 %tmp_1361" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9926 'and' 'and_ln133_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9927 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_30)   --->   "%zext_ln133_61 = zext i1 %and_ln133_30" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9927 'zext' 'zext_ln133_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9928 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_30 = add i10 %zext_ln133_126, i10 %zext_ln133_61" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9928 'add' 'add_ln133_30' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9929 [1/1] (0.00ns)   --->   "%zext_ln126_30 = zext i10 %add_ln133_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9929 'zext' 'zext_ln126_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9930 [1/2] (1.17ns)   --->   "%exp_table_load_31 = load i10 %exp_table_addr_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9930 'load' 'exp_table_load_31' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9931 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%tmp_506 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_31, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9931 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9932 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%zext_ln133_127 = zext i9 %tmp_506" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9932 'zext' 'zext_ln133_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9933 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%tmp_1390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9933 'bitselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9934 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_31, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9934 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9935 [1/1] (0.00ns)   --->   "%trunc_ln133_31 = trunc i16 %exp_table_load_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9935 'trunc' 'trunc_ln133_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9936 [1/1] (0.70ns)   --->   "%icmp_ln133_31 = icmp_ne  i6 %trunc_ln133_31, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9936 'icmp' 'icmp_ln133_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9937 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%or_ln133_31 = or i1 %tmp_1390, i1 %icmp_ln133_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9937 'or' 'or_ln133_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9938 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%and_ln133_31 = and i1 %or_ln133_31, i1 %tmp_1391" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9938 'and' 'and_ln133_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9939 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_31)   --->   "%zext_ln133_63 = zext i1 %and_ln133_31" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9939 'zext' 'zext_ln133_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9940 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_31 = add i10 %zext_ln133_127, i10 %zext_ln133_63" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9940 'add' 'add_ln133_31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9941 [1/1] (0.00ns)   --->   "%zext_ln126_31 = zext i10 %add_ln133_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9941 'zext' 'zext_ln126_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9942 [1/2] (1.17ns)   --->   "%exp_table_load_32 = load i10 %exp_table_addr_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9942 'load' 'exp_table_load_32' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9943 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%tmp_522 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_32, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9943 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9944 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%zext_ln133_128 = zext i9 %tmp_522" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9944 'zext' 'zext_ln133_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9945 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9945 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9946 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_32, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9946 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9947 [1/1] (0.00ns)   --->   "%trunc_ln133_32 = trunc i16 %exp_table_load_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9947 'trunc' 'trunc_ln133_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9948 [1/1] (0.70ns)   --->   "%icmp_ln133_32 = icmp_ne  i6 %trunc_ln133_32, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9948 'icmp' 'icmp_ln133_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9949 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%or_ln133_32 = or i1 %tmp_1420, i1 %icmp_ln133_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9949 'or' 'or_ln133_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9950 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%and_ln133_32 = and i1 %or_ln133_32, i1 %tmp_1421" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9950 'and' 'and_ln133_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9951 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_32)   --->   "%zext_ln133_65 = zext i1 %and_ln133_32" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9951 'zext' 'zext_ln133_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9952 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_32 = add i10 %zext_ln133_128, i10 %zext_ln133_65" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9952 'add' 'add_ln133_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9953 [1/1] (0.00ns)   --->   "%zext_ln126_32 = zext i10 %add_ln133_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9953 'zext' 'zext_ln126_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9954 [1/2] (1.17ns)   --->   "%exp_table_load_33 = load i10 %exp_table_addr_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9954 'load' 'exp_table_load_33' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9955 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%tmp_538 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_33, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9955 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9956 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%zext_ln133_129 = zext i9 %tmp_538" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9956 'zext' 'zext_ln133_129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9957 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%tmp_1450 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9957 'bitselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9958 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%tmp_1451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_33, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9958 'bitselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9959 [1/1] (0.00ns)   --->   "%trunc_ln133_33 = trunc i16 %exp_table_load_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9959 'trunc' 'trunc_ln133_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9960 [1/1] (0.70ns)   --->   "%icmp_ln133_33 = icmp_ne  i6 %trunc_ln133_33, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9960 'icmp' 'icmp_ln133_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9961 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%or_ln133_33 = or i1 %tmp_1450, i1 %icmp_ln133_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9961 'or' 'or_ln133_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9962 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%and_ln133_33 = and i1 %or_ln133_33, i1 %tmp_1451" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9962 'and' 'and_ln133_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9963 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_33)   --->   "%zext_ln133_67 = zext i1 %and_ln133_33" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9963 'zext' 'zext_ln133_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9964 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_33 = add i10 %zext_ln133_129, i10 %zext_ln133_67" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9964 'add' 'add_ln133_33' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9965 [1/1] (0.00ns)   --->   "%zext_ln126_33 = zext i10 %add_ln133_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9965 'zext' 'zext_ln126_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9966 [1/2] (1.17ns)   --->   "%exp_table_load_34 = load i10 %exp_table_addr_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9966 'load' 'exp_table_load_34' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9967 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%tmp_554 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_34, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9967 'partselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9968 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%zext_ln133_130 = zext i9 %tmp_554" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9968 'zext' 'zext_ln133_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9969 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9969 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9970 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_34, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9970 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9971 [1/1] (0.00ns)   --->   "%trunc_ln133_34 = trunc i16 %exp_table_load_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9971 'trunc' 'trunc_ln133_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9972 [1/1] (0.70ns)   --->   "%icmp_ln133_34 = icmp_ne  i6 %trunc_ln133_34, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9972 'icmp' 'icmp_ln133_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9973 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%or_ln133_34 = or i1 %tmp_1480, i1 %icmp_ln133_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9973 'or' 'or_ln133_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9974 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%and_ln133_34 = and i1 %or_ln133_34, i1 %tmp_1481" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9974 'and' 'and_ln133_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9975 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_34)   --->   "%zext_ln133_69 = zext i1 %and_ln133_34" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9975 'zext' 'zext_ln133_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9976 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_34 = add i10 %zext_ln133_130, i10 %zext_ln133_69" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9976 'add' 'add_ln133_34' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9977 [1/1] (0.00ns)   --->   "%zext_ln126_34 = zext i10 %add_ln133_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9977 'zext' 'zext_ln126_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9978 [1/2] (1.17ns)   --->   "%exp_table_load_35 = load i10 %exp_table_addr_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9978 'load' 'exp_table_load_35' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9979 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%tmp_570 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_35, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9979 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9980 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%zext_ln133_131 = zext i9 %tmp_570" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9980 'zext' 'zext_ln133_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9981 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9981 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9982 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%tmp_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_35, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9982 'bitselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9983 [1/1] (0.00ns)   --->   "%trunc_ln133_35 = trunc i16 %exp_table_load_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9983 'trunc' 'trunc_ln133_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9984 [1/1] (0.70ns)   --->   "%icmp_ln133_35 = icmp_ne  i6 %trunc_ln133_35, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9984 'icmp' 'icmp_ln133_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9985 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%or_ln133_35 = or i1 %tmp_1510, i1 %icmp_ln133_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9985 'or' 'or_ln133_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9986 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%and_ln133_35 = and i1 %or_ln133_35, i1 %tmp_1511" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9986 'and' 'and_ln133_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9987 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_35)   --->   "%zext_ln133_71 = zext i1 %and_ln133_35" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9987 'zext' 'zext_ln133_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9988 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_35 = add i10 %zext_ln133_131, i10 %zext_ln133_71" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9988 'add' 'add_ln133_35' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9989 [1/1] (0.00ns)   --->   "%zext_ln126_35 = zext i10 %add_ln133_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9989 'zext' 'zext_ln126_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9990 [1/2] (1.17ns)   --->   "%exp_table_load_36 = load i10 %exp_table_addr_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9990 'load' 'exp_table_load_36' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 9991 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%tmp_586 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_36, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9991 'partselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9992 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%zext_ln133_132 = zext i9 %tmp_586" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9992 'zext' 'zext_ln133_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9993 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9993 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9994 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_36, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9994 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9995 [1/1] (0.00ns)   --->   "%trunc_ln133_36 = trunc i16 %exp_table_load_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9995 'trunc' 'trunc_ln133_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 9996 [1/1] (0.70ns)   --->   "%icmp_ln133_36 = icmp_ne  i6 %trunc_ln133_36, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9996 'icmp' 'icmp_ln133_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9997 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%or_ln133_36 = or i1 %tmp_1540, i1 %icmp_ln133_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9997 'or' 'or_ln133_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9998 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%and_ln133_36 = and i1 %or_ln133_36, i1 %tmp_1541" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9998 'and' 'and_ln133_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 9999 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_36)   --->   "%zext_ln133_73 = zext i1 %and_ln133_36" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 9999 'zext' 'zext_ln133_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10000 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_36 = add i10 %zext_ln133_132, i10 %zext_ln133_73" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10000 'add' 'add_ln133_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10001 [1/1] (0.00ns)   --->   "%zext_ln126_36 = zext i10 %add_ln133_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10001 'zext' 'zext_ln126_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10002 [1/2] (1.17ns)   --->   "%exp_table_load_37 = load i10 %exp_table_addr_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10002 'load' 'exp_table_load_37' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10003 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%tmp_602 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_37, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10003 'partselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10004 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%zext_ln133_133 = zext i9 %tmp_602" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10004 'zext' 'zext_ln133_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10005 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10005 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10006 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_37, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10006 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10007 [1/1] (0.00ns)   --->   "%trunc_ln133_37 = trunc i16 %exp_table_load_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10007 'trunc' 'trunc_ln133_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10008 [1/1] (0.70ns)   --->   "%icmp_ln133_37 = icmp_ne  i6 %trunc_ln133_37, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10008 'icmp' 'icmp_ln133_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10009 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%or_ln133_37 = or i1 %tmp_1570, i1 %icmp_ln133_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10009 'or' 'or_ln133_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10010 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%and_ln133_37 = and i1 %or_ln133_37, i1 %tmp_1571" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10010 'and' 'and_ln133_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10011 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_37)   --->   "%zext_ln133_75 = zext i1 %and_ln133_37" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10011 'zext' 'zext_ln133_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10012 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_37 = add i10 %zext_ln133_133, i10 %zext_ln133_75" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10012 'add' 'add_ln133_37' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10013 [1/1] (0.00ns)   --->   "%zext_ln126_37 = zext i10 %add_ln133_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10013 'zext' 'zext_ln126_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10014 [1/2] (1.17ns)   --->   "%exp_table_load_38 = load i10 %exp_table_addr_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10014 'load' 'exp_table_load_38' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10015 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%tmp_618 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_38, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10015 'partselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10016 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%zext_ln133_134 = zext i9 %tmp_618" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10016 'zext' 'zext_ln133_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10017 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10017 'bitselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10018 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_38, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10018 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10019 [1/1] (0.00ns)   --->   "%trunc_ln133_38 = trunc i16 %exp_table_load_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10019 'trunc' 'trunc_ln133_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10020 [1/1] (0.70ns)   --->   "%icmp_ln133_38 = icmp_ne  i6 %trunc_ln133_38, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10020 'icmp' 'icmp_ln133_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10021 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%or_ln133_38 = or i1 %tmp_1600, i1 %icmp_ln133_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10021 'or' 'or_ln133_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10022 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%and_ln133_38 = and i1 %or_ln133_38, i1 %tmp_1601" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10022 'and' 'and_ln133_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10023 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_38)   --->   "%zext_ln133_77 = zext i1 %and_ln133_38" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10023 'zext' 'zext_ln133_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10024 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_38 = add i10 %zext_ln133_134, i10 %zext_ln133_77" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10024 'add' 'add_ln133_38' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10025 [1/1] (0.00ns)   --->   "%zext_ln126_38 = zext i10 %add_ln133_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10025 'zext' 'zext_ln126_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10026 [1/2] (1.17ns)   --->   "%exp_table_load_39 = load i10 %exp_table_addr_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10026 'load' 'exp_table_load_39' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10027 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%tmp_634 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_39, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10027 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10028 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%zext_ln133_135 = zext i9 %tmp_634" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10028 'zext' 'zext_ln133_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10029 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10029 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10030 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_39, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10030 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10031 [1/1] (0.00ns)   --->   "%trunc_ln133_39 = trunc i16 %exp_table_load_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10031 'trunc' 'trunc_ln133_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10032 [1/1] (0.70ns)   --->   "%icmp_ln133_39 = icmp_ne  i6 %trunc_ln133_39, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10032 'icmp' 'icmp_ln133_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10033 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%or_ln133_39 = or i1 %tmp_1630, i1 %icmp_ln133_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10033 'or' 'or_ln133_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10034 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%and_ln133_39 = and i1 %or_ln133_39, i1 %tmp_1631" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10034 'and' 'and_ln133_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10035 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_39)   --->   "%zext_ln133_79 = zext i1 %and_ln133_39" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10035 'zext' 'zext_ln133_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10036 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_39 = add i10 %zext_ln133_135, i10 %zext_ln133_79" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10036 'add' 'add_ln133_39' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10037 [1/1] (0.00ns)   --->   "%zext_ln126_39 = zext i10 %add_ln133_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10037 'zext' 'zext_ln126_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10038 [1/2] (1.17ns)   --->   "%exp_table_load_40 = load i10 %exp_table_addr_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10038 'load' 'exp_table_load_40' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10039 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%tmp_650 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_40, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10039 'partselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10040 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%zext_ln133_136 = zext i9 %tmp_650" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10040 'zext' 'zext_ln133_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10041 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10041 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10042 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_40, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10042 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10043 [1/1] (0.00ns)   --->   "%trunc_ln133_40 = trunc i16 %exp_table_load_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10043 'trunc' 'trunc_ln133_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10044 [1/1] (0.70ns)   --->   "%icmp_ln133_40 = icmp_ne  i6 %trunc_ln133_40, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10044 'icmp' 'icmp_ln133_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10045 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%or_ln133_40 = or i1 %tmp_1660, i1 %icmp_ln133_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10045 'or' 'or_ln133_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10046 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%and_ln133_40 = and i1 %or_ln133_40, i1 %tmp_1661" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10046 'and' 'and_ln133_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10047 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_40)   --->   "%zext_ln133_81 = zext i1 %and_ln133_40" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10047 'zext' 'zext_ln133_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10048 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_40 = add i10 %zext_ln133_136, i10 %zext_ln133_81" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10048 'add' 'add_ln133_40' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10049 [1/1] (0.00ns)   --->   "%zext_ln126_40 = zext i10 %add_ln133_40" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10049 'zext' 'zext_ln126_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10050 [1/2] (1.17ns)   --->   "%exp_table_load_41 = load i10 %exp_table_addr_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10050 'load' 'exp_table_load_41' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10051 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%tmp_666 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_41, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10051 'partselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10052 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%zext_ln133_137 = zext i9 %tmp_666" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10052 'zext' 'zext_ln133_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10053 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10053 'bitselect' 'tmp_1690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10054 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%tmp_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_41, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10054 'bitselect' 'tmp_1691' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10055 [1/1] (0.00ns)   --->   "%trunc_ln133_41 = trunc i16 %exp_table_load_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10055 'trunc' 'trunc_ln133_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10056 [1/1] (0.70ns)   --->   "%icmp_ln133_41 = icmp_ne  i6 %trunc_ln133_41, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10056 'icmp' 'icmp_ln133_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10057 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%or_ln133_41 = or i1 %tmp_1690, i1 %icmp_ln133_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10057 'or' 'or_ln133_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10058 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%and_ln133_41 = and i1 %or_ln133_41, i1 %tmp_1691" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10058 'and' 'and_ln133_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10059 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_41)   --->   "%zext_ln133_83 = zext i1 %and_ln133_41" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10059 'zext' 'zext_ln133_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10060 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_41 = add i10 %zext_ln133_137, i10 %zext_ln133_83" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10060 'add' 'add_ln133_41' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10061 [1/1] (0.00ns)   --->   "%zext_ln126_41 = zext i10 %add_ln133_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10061 'zext' 'zext_ln126_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10062 [1/2] (1.17ns)   --->   "%exp_table_load_42 = load i10 %exp_table_addr_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10062 'load' 'exp_table_load_42' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10063 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%tmp_682 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_42, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10063 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10064 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%zext_ln133_138 = zext i9 %tmp_682" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10064 'zext' 'zext_ln133_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10065 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10065 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10066 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_42, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10066 'bitselect' 'tmp_1721' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10067 [1/1] (0.00ns)   --->   "%trunc_ln133_42 = trunc i16 %exp_table_load_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10067 'trunc' 'trunc_ln133_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10068 [1/1] (0.70ns)   --->   "%icmp_ln133_42 = icmp_ne  i6 %trunc_ln133_42, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10068 'icmp' 'icmp_ln133_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10069 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%or_ln133_42 = or i1 %tmp_1720, i1 %icmp_ln133_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10069 'or' 'or_ln133_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10070 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%and_ln133_42 = and i1 %or_ln133_42, i1 %tmp_1721" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10070 'and' 'and_ln133_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10071 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_42)   --->   "%zext_ln133_85 = zext i1 %and_ln133_42" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10071 'zext' 'zext_ln133_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10072 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_42 = add i10 %zext_ln133_138, i10 %zext_ln133_85" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10072 'add' 'add_ln133_42' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10073 [1/1] (0.00ns)   --->   "%zext_ln126_42 = zext i10 %add_ln133_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10073 'zext' 'zext_ln126_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10074 [1/2] (1.17ns)   --->   "%exp_table_load_43 = load i10 %exp_table_addr_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10074 'load' 'exp_table_load_43' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10075 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%tmp_698 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_43, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10075 'partselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10076 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%zext_ln133_139 = zext i9 %tmp_698" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10076 'zext' 'zext_ln133_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10077 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10077 'bitselect' 'tmp_1750' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10078 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%tmp_1751 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_43, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10078 'bitselect' 'tmp_1751' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10079 [1/1] (0.00ns)   --->   "%trunc_ln133_43 = trunc i16 %exp_table_load_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10079 'trunc' 'trunc_ln133_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10080 [1/1] (0.70ns)   --->   "%icmp_ln133_43 = icmp_ne  i6 %trunc_ln133_43, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10080 'icmp' 'icmp_ln133_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10081 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%or_ln133_43 = or i1 %tmp_1750, i1 %icmp_ln133_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10081 'or' 'or_ln133_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10082 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%and_ln133_43 = and i1 %or_ln133_43, i1 %tmp_1751" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10082 'and' 'and_ln133_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10083 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_43)   --->   "%zext_ln133_87 = zext i1 %and_ln133_43" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10083 'zext' 'zext_ln133_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10084 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_43 = add i10 %zext_ln133_139, i10 %zext_ln133_87" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10084 'add' 'add_ln133_43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10085 [1/1] (0.00ns)   --->   "%zext_ln126_43 = zext i10 %add_ln133_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10085 'zext' 'zext_ln126_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10086 [1/2] (1.17ns)   --->   "%exp_table_load_44 = load i10 %exp_table_addr_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10086 'load' 'exp_table_load_44' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10087 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%tmp_714 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_44, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10087 'partselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10088 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%zext_ln133_140 = zext i9 %tmp_714" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10088 'zext' 'zext_ln133_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10089 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10089 'bitselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10090 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_44, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10090 'bitselect' 'tmp_1781' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10091 [1/1] (0.00ns)   --->   "%trunc_ln133_44 = trunc i16 %exp_table_load_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10091 'trunc' 'trunc_ln133_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10092 [1/1] (0.70ns)   --->   "%icmp_ln133_44 = icmp_ne  i6 %trunc_ln133_44, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10092 'icmp' 'icmp_ln133_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10093 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%or_ln133_44 = or i1 %tmp_1780, i1 %icmp_ln133_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10093 'or' 'or_ln133_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10094 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%and_ln133_44 = and i1 %or_ln133_44, i1 %tmp_1781" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10094 'and' 'and_ln133_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10095 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_44)   --->   "%zext_ln133_89 = zext i1 %and_ln133_44" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10095 'zext' 'zext_ln133_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10096 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_44 = add i10 %zext_ln133_140, i10 %zext_ln133_89" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10096 'add' 'add_ln133_44' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10097 [1/1] (0.00ns)   --->   "%zext_ln126_44 = zext i10 %add_ln133_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10097 'zext' 'zext_ln126_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10098 [1/2] (1.17ns)   --->   "%exp_table_load_45 = load i10 %exp_table_addr_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10098 'load' 'exp_table_load_45' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10099 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%tmp_730 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_45, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10099 'partselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10100 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%zext_ln133_141 = zext i9 %tmp_730" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10100 'zext' 'zext_ln133_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10101 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%tmp_1810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10101 'bitselect' 'tmp_1810' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10102 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%tmp_1811 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_45, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10102 'bitselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10103 [1/1] (0.00ns)   --->   "%trunc_ln133_45 = trunc i16 %exp_table_load_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10103 'trunc' 'trunc_ln133_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10104 [1/1] (0.70ns)   --->   "%icmp_ln133_45 = icmp_ne  i6 %trunc_ln133_45, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10104 'icmp' 'icmp_ln133_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10105 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%or_ln133_45 = or i1 %tmp_1810, i1 %icmp_ln133_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10105 'or' 'or_ln133_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10106 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%and_ln133_45 = and i1 %or_ln133_45, i1 %tmp_1811" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10106 'and' 'and_ln133_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10107 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_45)   --->   "%zext_ln133_91 = zext i1 %and_ln133_45" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10107 'zext' 'zext_ln133_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10108 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_45 = add i10 %zext_ln133_141, i10 %zext_ln133_91" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10108 'add' 'add_ln133_45' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10109 [1/1] (0.00ns)   --->   "%zext_ln126_45 = zext i10 %add_ln133_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10109 'zext' 'zext_ln126_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10110 [1/2] (1.17ns)   --->   "%exp_table_load_46 = load i10 %exp_table_addr_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10110 'load' 'exp_table_load_46' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10111 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%tmp_746 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_46, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10111 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10112 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%zext_ln133_142 = zext i9 %tmp_746" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10112 'zext' 'zext_ln133_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10113 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%tmp_1840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10113 'bitselect' 'tmp_1840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10114 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%tmp_1841 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_46, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10114 'bitselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10115 [1/1] (0.00ns)   --->   "%trunc_ln133_46 = trunc i16 %exp_table_load_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10115 'trunc' 'trunc_ln133_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10116 [1/1] (0.70ns)   --->   "%icmp_ln133_46 = icmp_ne  i6 %trunc_ln133_46, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10116 'icmp' 'icmp_ln133_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10117 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%or_ln133_46 = or i1 %tmp_1840, i1 %icmp_ln133_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10117 'or' 'or_ln133_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10118 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%and_ln133_46 = and i1 %or_ln133_46, i1 %tmp_1841" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10118 'and' 'and_ln133_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10119 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_46)   --->   "%zext_ln133_93 = zext i1 %and_ln133_46" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10119 'zext' 'zext_ln133_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10120 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_46 = add i10 %zext_ln133_142, i10 %zext_ln133_93" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10120 'add' 'add_ln133_46' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10121 [1/1] (0.00ns)   --->   "%zext_ln126_46 = zext i10 %add_ln133_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10121 'zext' 'zext_ln126_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10122 [1/2] (1.17ns)   --->   "%exp_table_load_47 = load i10 %exp_table_addr_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10122 'load' 'exp_table_load_47' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_5 : Operation 10123 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%tmp_762 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_47, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10123 'partselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10124 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%zext_ln133_143 = zext i9 %tmp_762" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10124 'zext' 'zext_ln133_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10125 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%tmp_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10125 'bitselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10126 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%tmp_1871 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_47, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10126 'bitselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10127 [1/1] (0.00ns)   --->   "%trunc_ln133_47 = trunc i16 %exp_table_load_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10127 'trunc' 'trunc_ln133_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10128 [1/1] (0.70ns)   --->   "%icmp_ln133_47 = icmp_ne  i6 %trunc_ln133_47, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10128 'icmp' 'icmp_ln133_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10129 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%or_ln133_47 = or i1 %tmp_1870, i1 %icmp_ln133_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10129 'or' 'or_ln133_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10130 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%and_ln133_47 = and i1 %or_ln133_47, i1 %tmp_1871" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10130 'and' 'and_ln133_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10131 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_47)   --->   "%zext_ln133_95 = zext i1 %and_ln133_47" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10131 'zext' 'zext_ln133_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10132 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_47 = add i10 %zext_ln133_143, i10 %zext_ln133_95" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 10132 'add' 'add_ln133_47' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 10133 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %add_ln133_47" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10133 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10134 [1/1] (0.00ns)   --->   "%mrv = insertvalue i624 <undef>, i13 %zext_ln126" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10134 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i624 %mrv, i13 %zext_ln126_1" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10135 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10136 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i624 %mrv_1, i13 %zext_ln126_2" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10136 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10137 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i624 %mrv_2, i13 %zext_ln126_3" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10137 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10138 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i624 %mrv_3, i13 %zext_ln126_4" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10138 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10139 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i624 %mrv_4, i13 %zext_ln126_5" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10139 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10140 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i624 %mrv_5, i13 %zext_ln126_6" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10140 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10141 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i624 %mrv_6, i13 %zext_ln126_7" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10141 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10142 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i624 %mrv_7, i13 %zext_ln126_8" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10142 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10143 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i624 %mrv_8, i13 %zext_ln126_9" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10143 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10144 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i624 %mrv_9, i13 %zext_ln126_10" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10144 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10145 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i624 %mrv_10, i13 %zext_ln126_11" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10145 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10146 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i624 %mrv_11, i13 %zext_ln126_12" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10146 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10147 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i624 %mrv_12, i13 %zext_ln126_13" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10147 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10148 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i624 %mrv_13, i13 %zext_ln126_14" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10148 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10149 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i624 %mrv_14, i13 %zext_ln126_15" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10149 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10150 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i624 %mrv_15, i13 %zext_ln126_16" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10150 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10151 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i624 %mrv_16, i13 %zext_ln126_17" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10151 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10152 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i624 %mrv_17, i13 %zext_ln126_18" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10152 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10153 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i624 %mrv_18, i13 %zext_ln126_19" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10153 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10154 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i624 %mrv_19, i13 %zext_ln126_20" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10154 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10155 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i624 %mrv_20, i13 %zext_ln126_21" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10155 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10156 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i624 %mrv_21, i13 %zext_ln126_22" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10156 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10157 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i624 %mrv_22, i13 %zext_ln126_23" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10157 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10158 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i624 %mrv_23, i13 %zext_ln126_24" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10158 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10159 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i624 %mrv_24, i13 %zext_ln126_25" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10159 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10160 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i624 %mrv_25, i13 %zext_ln126_26" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10160 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10161 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i624 %mrv_26, i13 %zext_ln126_27" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10161 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10162 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i624 %mrv_27, i13 %zext_ln126_28" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10162 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10163 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i624 %mrv_28, i13 %zext_ln126_29" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10163 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10164 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i624 %mrv_29, i13 %zext_ln126_30" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10164 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10165 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i624 %mrv_30, i13 %zext_ln126_31" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10165 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10166 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i624 %mrv_31, i13 %zext_ln126_32" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10166 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10167 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i624 %mrv_32, i13 %zext_ln126_33" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10167 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10168 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i624 %mrv_33, i13 %zext_ln126_34" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10168 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10169 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i624 %mrv_34, i13 %zext_ln126_35" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10169 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10170 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i624 %mrv_35, i13 %zext_ln126_36" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10170 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10171 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i624 %mrv_36, i13 %zext_ln126_37" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10171 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10172 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i624 %mrv_37, i13 %zext_ln126_38" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10172 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10173 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i624 %mrv_38, i13 %zext_ln126_39" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10173 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10174 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i624 %mrv_39, i13 %zext_ln126_40" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10174 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10175 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i624 %mrv_40, i13 %zext_ln126_41" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10175 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10176 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i624 %mrv_41, i13 %zext_ln126_42" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10176 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10177 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i624 %mrv_42, i13 %zext_ln126_43" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10177 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10178 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i624 %mrv_43, i13 %zext_ln126_44" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10178 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10179 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i624 %mrv_44, i13 %zext_ln126_45" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10179 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10180 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i624 %mrv_45, i13 %zext_ln126_46" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10180 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10181 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i624 %mrv_46, i13 %zext_ln137" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10181 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 10182 [1/1] (0.00ns)   --->   "%ret_ln137 = ret i624 %mrv_47" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 10182 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.240ns
The critical path consists of the following:
	wire read operation ('key_0_val_read', firmware/nnet_utils/nnet_hept.h:126) on port 'key_0_val' (firmware/nnet_utils/nnet_hept.h:126) [289]  (0.000 ns)
	'sub' operation 14 bit of DSP[390] ('sub_ln126', firmware/nnet_utils/nnet_hept.h:126) [388]  (0.000 ns)
	'mul' operation 28 bit of DSP[390] ('mul_ln126', firmware/nnet_utils/nnet_hept.h:126) [390]  (2.533 ns)
	'icmp' operation 1 bit ('icmp_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [406]  (0.707 ns)

 <State 2>: 3.410ns
The critical path consists of the following:
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [401]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125', firmware/nnet_utils/nnet_hept.h:125) [403]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [404]  (0.122 ns)
	'select' operation 1 bit ('select_ln125', firmware/nnet_utils/nnet_hept.h:125) [410]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [416]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [417]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [419]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [424]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_3', firmware/nnet_utils/nnet_hept.h:125) [431]  (0.000 ns)
	'add' operation 28 bit ('add_ln125', firmware/nnet_utils/nnet_hept.h:125) [434]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [445]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [447]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [448]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [454]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [460]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [461]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [463]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [468]  (0.122 ns)

 <State 3>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [474]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [475]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [478]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [489]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [491]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [492]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [498]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_9', firmware/nnet_utils/nnet_hept.h:125) [504]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [505]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_18', firmware/nnet_utils/nnet_hept.h:125) [507]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [512]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [519]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [522]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [533]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [535]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [536]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [542]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [548]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_10', firmware/nnet_utils/nnet_hept.h:125) [549]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_25', firmware/nnet_utils/nnet_hept.h:125) [551]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [556]  (0.122 ns)

 <State 4>: 4.085ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_14', firmware/nnet_utils/nnet_hept.h:125) [557]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [558]  (0.000 ns)
	'sub' operation 22 bit ('sub_ln129', firmware/nnet_utils/nnet_hept.h:129) [561]  (0.815 ns)
	'icmp' operation 1 bit ('icmp_ln129', firmware/nnet_utils/nnet_hept.h:129) [566]  (0.715 ns)
	'and' operation 1 bit ('and_ln129', firmware/nnet_utils/nnet_hept.h:129) [567]  (0.000 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:129) [569]  (0.755 ns)
	'or' operation 1 bit ('or_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [575]  (0.000 ns)
	'and' operation 1 bit ('and_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [576]  (0.000 ns)
	'select' operation 13 bit ('select_ln130', firmware/nnet_utils/nnet_hept.h:130) [578]  (0.321 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:132) [581]  (0.303 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_hept.h:133) [583]  (0.000 ns)
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [584]  (1.177 ns)

 <State 5>: 2.599ns
The critical path consists of the following:
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [584]  (1.177 ns)
	'icmp' operation 1 bit ('icmp_ln133', firmware/nnet_utils/nnet_hept.h:133) [590]  (0.706 ns)
	'or' operation 1 bit ('or_ln133', firmware/nnet_utils/nnet_hept.h:133) [591]  (0.000 ns)
	'and' operation 1 bit ('and_ln133', firmware/nnet_utils/nnet_hept.h:133) [592]  (0.000 ns)
	'add' operation 10 bit ('add_ln133', firmware/nnet_utils/nnet_hept.h:133) [594]  (0.715 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
