#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 17:24:16 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {CLKen} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/r9000/project1/project/device_map/NHJSQ.pcf(line number: 3)] | Port CLKen has been placed at location G13, whose type is share pin.
Executing : def_port {CLKen} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {CLKout} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/r9000/project1/project/device_map/NHJSQ.pcf(line number: 4)] | Port CLKout has been placed at location G16, whose type is share pin.
Executing : def_port {CLKout} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QA} LOC=H16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QA} LOC=H16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QB} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QB} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QC} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QC} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {QD} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {QD} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {exCLK} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {exCLK} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 997134
Wirelength after clock region global placement is 159.
1st GP placement takes 0.69 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.00 sec.

Pre global placement takes 0.83 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLKen/opit_1 on IOL_151_233.
Placed fixed group with base inst CLKout_obuf/opit_1 on IOL_151_229.
Placed fixed group with base inst QA_obuf/opit_1 on IOL_151_206.
Placed fixed group with base inst QB_obuf/opit_1 on IOL_151_205.
Placed fixed group with base inst QC_obuf/opit_1 on IOL_151_170.
Placed fixed group with base inst QD_obuf/opit_1 on IOL_151_134.
Placed fixed group with base inst exCLK_ibuf/opit_1 on IOL_151_198.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_154_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 997238
2nd GP placement takes 0.08 sec.

Wirelength after global placement is 245.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 245.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995048.
	1 iterations finished.
	Final slack 995048.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 997238
3rd GP placement takes 0.08 sec.

Wirelength after post global placement is 245.
Post global placement takes 0.08 sec.

Phase 4 Legalization started.
The average distance in LP is 3.692308.
Wirelength after legalization is 314.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996785.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 314.
Phase 5.2 DP placement started.
Legalized cost 996785.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 314.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 996785, TNS after placement is 0.
Placement done.
Total placement takes 1.02 sec.
Finished placement.

Routing started.
Building routing graph takes 0.47 sec.
Worst slack is 996785, TNS before global route is 0.
Processing design graph takes 0.05 sec.
Total memory for routing:
	46.828984 M.
Total nets for routing : 70.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 71 subnets.
    forward max bucket size 48 , backward 15.
        Unrouted nets 37 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 29 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 17 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 68.
        Unrouted nets 16 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 5 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 11.
        Unrouted nets 4 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 4 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 16.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
I: Design net nt_CLKout is routed by general path.
C: Route-2036: The clock path from N9/gateop:Z to U1/Qtemp[0]/opit_0:CLK is routed by SRB.
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 312.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.75 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 16       | 3274          | 1                  
|   FF                     | 29       | 19644         | 1                  
|   LUT                    | 39       | 13096         | 1                  
|   LUT-FF pairs           | 3        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 1        | 6660          | 1                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 7        | 240           | 3                  
|   IOBD                   | 4        | 120           | 4                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 3        | 114           | 3                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 7        | 240           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'NHJSQ' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:11s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Wed Jun  5 17:24:25 2024
Action pnr: Peak memory pool usage is 861 MB
