  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/echo.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=eq.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/eq.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/control.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=common.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/common.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=test_echo.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_echo.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=test_control.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_control.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=master_audio_control' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 4 seconds. Elapsed time: 16.021 seconds; current allocated memory: 161.836 MB.
INFO: [HLS 200-10] Analyzing design file 'control.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'eq.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'echo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'distortion.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 25.914 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,941 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 808 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 505 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 492 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 584 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 637 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 643 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 643 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (eq.cpp:26:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (eq.cpp:21:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (eq.cpp:26:22) in function 'fir_filter' completely with a factor of 5 (eq.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (eq.cpp:21:22) in function 'fir_filter' completely with a factor of 4 (eq.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'ap_int<24>::ap_int(double)' into 'echo(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool)' (echo.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'ap_int<24>::ap_int(float)' into 'eq_3band(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, float, float, float)' (eq.cpp:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE9delay_low': Complete partitioning on dimension 1. (eq.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE9delay_mid': Complete partitioning on dimension 1. (eq.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8eq_3bandRN3hls6streamI11axis_sampleLi0EEES3_bfffE10delay_high': Complete partitioning on dimension 1. (eq.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer': Cyclic partitioning with factor 16 on dimension 1. (echo.cpp:14:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'temp2' with compact=bit mode in 25-bits (control.cpp:12:34)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'temp1' with compact=bit mode in 25-bits (control.cpp:12:27)
INFO: [HLS 214-364] Automatically inlining function 'distortion(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (control.cpp:19:2)
INFO: [HLS 214-364] Automatically inlining function 'echo(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (control.cpp:22:5)
INFO: [HLS 214-364] Automatically inlining function 'eq_3band(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, float, float, float)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (control.cpp:25:5)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (eq.cpp:60:26)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (eq.cpp:61:26)
INFO: [HLS 214-364] Automatically inlining function 'fir_filter(ap_int<24>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_int<24>*)' to improve effectiveness of pipeline pragma in function 'master_audio_control(hls::stream<axis_sample, 0>&, hls::stream<axis_sample, 0>&, bool, bool, bool)' (eq.cpp:62:27)
INFO: [HLS 214-449] Automatically partitioning array 'lpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'bpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-449] Automatically partitioning array 'hpf_coeffs' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bpf_coeffs' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'hpf_coeffs' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'lpf_coeffs' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'lpf_coeffs': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'hpf_coeffs': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bpf_coeffs': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 33.097 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 210.766 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (echo.cpp:28:50) to (echo.cpp:34:31) in function 'master_audio_control'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (eq.cpp:17:42) to (eq.cpp:71:1) in function 'master_audio_control'... converting 36 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'master_audio_control' (control.cpp:6)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'master_audio_control' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'master_audio_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'master_audio_control'.
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:22) of variable 'output_value', echo.cpp:31->control.cpp:22 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:22) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:22) of variable 'output_value', echo.cpp:31->control.cpp:22 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:22) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:22) of variable 'output_value', echo.cpp:31->control.cpp:22 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:22) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_write_ln34', echo.cpp:34->control.cpp:22) of variable 'output_value', echo.cpp:31->control.cpp:22 on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer' and 'load' operation 24 bit ('echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_load', echo.cpp:28->control.cpp:22) on array 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'master_audio_control' (function 'master_audio_control'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation 0 bit ('delay_index_write_ln37', echo.cpp:37->control.cpp:22) of variable 'srem_ln37', echo.cpp:37->control.cpp:22 on static variable 'delay_index' and 'load' operation 17 bit ('delay_index_load', echo.cpp:28->control.cpp:22) on static variable 'delay_index'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 48, function 'master_audio_control'
WARNING: [HLS 200-871] Estimated clock period (13.955 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'master_audio_control' consists of the following:
	'dmul' operation 64 bit ('mul_i_i', echo.cpp:31->control.cpp:22) [122]  (6.826 ns)
	'dadd' operation 64 bit ('val', echo.cpp:31->control.cpp:22) [125]  (7.129 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.94 seconds; current allocated memory: 210.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'master_audio_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_distortion' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_echo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'master_audio_control/enable_eq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'master_audio_control' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'delay_index' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_RAM_AUTO_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_RAM_AUTO_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_RAM_AUTO_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_RAM_AUTO_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_RAM_AUTO_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_RAM_AUTO_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_RAM_AUTO_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_RAM_AUTO_1R1W' to 'echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_RAM_AUTO_jbC' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'master_audio_control' pipeline 'master_audio_control' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_10ns_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_10s_34_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_11ns_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_11s_35_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_12ns_36_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_17ns_17ns_17_21_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'master_audio_control'.
INFO: [RTMG 210-278] Implementing memory 'master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp1_U(master_audio_control_fifo_w25_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'temp2_U(master_audio_control_fifo_w25_d8_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.565 seconds; current allocated memory: 210.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 3 seconds. Elapsed time: 6.801 seconds; current allocated memory: 218.582 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 2.984 seconds; current allocated memory: 221.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for master_audio_control.
INFO: [VLOG 209-307] Generating Verilog RTL for master_audio_control.
INFO: [HLS 200-789] **** Estimated Fmax: 71.66 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 13 seconds. Total elapsed time: 92.94 seconds; peak allocated memory: 222.117 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 38s
