0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/functional_sim/functional_sim.sim/sim_1/behav/xsim/glbl.v,1766824331,verilog,,,,glbl,,uvm,,,,,,
C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v,1767152034,verilog,,,,conv,,uvm,,,,,,
C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/tests/testfixture.sv,1766824331,systemVerilog,,,,testfixture,,uvm,,,,,,
