<root><simulation><result_generated_time />2023-05-16 15:04:24<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 100352, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />60/61</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [1024, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 32)], [('C', 16)]], [], []]<I />[[], [[('C', 32)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 32)], [('C', 16)]], [[], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 14), ('K', 4), ('OY', 7)], [('K', 2), ('K', 4)], []]<I />[[('K', 16), ('OX', 14), ('K', 4)], [('OY', 7), ('K', 2), ('K', 4)], []]<O />[[('K', 16)], [('OX', 14), ('K', 4), ('OY', 7), ('K', 2), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 98, 1, 1], 'I': [1.0, 64.0, 8.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 2097152, 2097152], 'I': [112, 802816, 802816], 'O': [128, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [128, 802816, 802816]}<actual_mem_utilization_individual />{'W': [1.0, 0.06, 0.0], 'I': [0.22, 0.02, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.11, 0.0], 'I': [0.22, 0.11, 0.0], 'O': [0.25, 0.11, 0.0]}<effective_mem_size_bit />{'W': [512, 1048576, 2097152], 'I': [112, 802816, 802816], 'O': [8, 57344, 802816], 'O_partial': [0, 0, 0], 'O_final': [8, 57344, 802816]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[25690112, 262144], [262144, 262144], [262144, 0]]<I />[[3211264, 802816], [802816, 100352], [100352, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3211264, 32768], [4096, 4096], [1024, 0]]<I />[[401408, 100352], [12544, 1568], [392, 0]]<O />[[(0, 12544), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12544], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112323437.8<mem_energy_breakdown><W />[1091.0, 811.8, 1363.8]<I />[171.5, 1466.3, 522.1]<O />[8.8, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.895<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.895<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />56064<latency_cycle_without_data_loading />50176<ideal_computing_cycle />50176<data_loading><load_cycle_total />5888<load_cycle_individual />{'W': [512, 4096, 0], 'I': [224, 1568, 0]}<load_cycle_combined />{'W': 4096, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-50175], [-6216, -2688], [-50176, -50176]], 'I': [[-50175], [-49170, -36960], [-50176, -50176]], 'O': [[-50176], [-43904, -50176], [-48608, -49784]]}<mem_stall_cycle_shared />{'W': [[-50175], [-6216, 0], [0, 0]], 'I': [[-50175], [-49170, 0], [0, 0]], 'O': [[-50176], [-43904, -50176], [-48608, -49784]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 2097152, 2097152], 'I': [112, 802816, 802816], 'O': [128, 802816, 802816], 'O_partial': [0, 0, 0], 'O_final': [128, 802816, 802816]}<data_size_each_level_total />{'W': [262144, 2097152, 2097152], 'I': [114688, 802816, 802816], 'O': [256, 802816, 802816]}<loop_cycles_each_level />{'W': [6272, 50176, 50176], 'I': [896, 50176, 50176], 'O': [16, 50176, 50176]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [4, 8, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.1], [128.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.5], [512.0, 128.0], [128.0, 16.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [292.6, 41.8], [41.8, 0]], 'I': [[8.0, 0.1], [128.0, 16.0], [16.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [436.6, 73.8], [57.8, 16.0]], 'I': [[8.0, 0.1], [436.6, 73.8], [57.8, 16.0]], 'O': [[8.0, 8.0], [436.6, 73.8], [57.8, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [896, 6272, 8], [50176, 50176, 1]], 'I': [[1, 1, 50176], [896, 896, 56], [50176, 50176, 1]], 'O': [[1, 1, 50176], [16, 16, 3136], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[8, 6272, 8], [512, 6272, 8]], [[4096, 50176, 1], [1024, 50176, 1]]], 'I': [[0, 1, 50176], [[2, 896, 56], [224, 896, 56]], [[1568, 50176, 1], [392, 50176, 1]]], 'O': [[0, 1, 50176], [[2, 16, 3136], [0, 16, 3136]], [[1568, 50176, 1], [392, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-888, -384], [-46080, -49152]], 'I': [[-1], [-894, -672], [-48608, -49784]], 'O': [[-1], [-14, -16], [-48608, -49784]]}<single_stall_count />{'W': [50175, 7, 0], 'I': [50175, 55, 0], 'O': [50176, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [3584, 0], 'I': [12320, 0], 'O': [6272, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50176, -50176], [-48608, -50176]], 1: [[-34272, -50176], [-43904, -48608]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>