Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 19:42:58 2023
| Host         : 603lab running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SUBWAY_control_sets_placed.rpt
| Design       : SUBWAY
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              44 |           18 |
| Yes          | No                    | Yes                    |             296 |           96 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | map_design[2][24][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[2][40][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[2][8][1]_i_1_n_0  | FSM_sequential_STATE[1]_i_2_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | map_design[2][16][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[2][32][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[2][48][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[2][56][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | map_design[3][4][1]_i_1_n_0  | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][34][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][46][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][12][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][50][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][18][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | map_design[3][54][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][22][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][44][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][10][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][62][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][20][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][36][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][2][1]_i_1_n_0  | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][58][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][38][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][6][1]_i_1_n_0  | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][42][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][26][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][52][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | map_design[3][60][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][14][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][28][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | map_design[3][30][1]_i_1_n_0 | FSM_sequential_STATE[1]_i_2_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                              | FSM_sequential_STATE[1]_i_2_n_0 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | movement[1][1]_P_i_1_n_0     |                                 |               18 |             44 |         2.44 |
|  clk_IBUF_BUFG | movement[1][1]_P_i_1_n_0     | FSM_sequential_STATE[1]_i_2_n_0 |               26 |             62 |         2.38 |
+----------------+------------------------------+---------------------------------+------------------+----------------+--------------+


