{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463049404535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463049404541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 12:36:43 2016 " "Processing started: Thu May 12 12:36:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463049404541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049404541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Painter -c Painter " "Command: quartus_sta Painter -c Painter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049404542 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049404764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049405924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049406038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049406038 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qhk1 " "Entity dcfifo_qhk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1463049407345 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407345 ""}
{ "Info" "ISTA_SDC_FOUND" "Painter.SDC " "Reading SDC File: 'Painter.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407799 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463049407823 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407823 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407834 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407914 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049407943 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408020 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipvfr131_vfr.sdc 1 *alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]* keeper " "Ignored filter at alt_vipvfr131_vfr.sdc(1): *alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipvfr131_vfr.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipvfr131_vfr.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]*\}\] " "set_false_path -to \[get_keepers \{*alt_vipvfr131_common_gray_clock_crosser*shift_register\[2\]*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408361 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408361 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408366 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance DE2_115_SOPC_inst\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049408413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 DE2_115_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): DE2_115_SOPC_inst\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408455 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408455 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408461 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408467 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408474 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408480 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408486 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408493 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408502 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408511 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408520 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408529 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408536 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408543 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408543 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408549 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408555 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408561 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408567 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408573 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408582 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408589 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408596 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408602 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408609 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408615 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408615 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408621 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408628 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408634 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408640 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408647 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408659 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408665 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408677 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408683 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408690 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408695 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408701 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408707 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408714 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1463049408720 ""}  } { { "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408720 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049408806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408806 "|Painter|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049408806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049408806 "|Painter|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049409538 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049409550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049409644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463049410338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.021 " "Worst-case setup slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.042 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.021              -0.042 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.975               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   12.975               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.810               0.000 CLOCK_50  " "   15.810               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.114               0.000 LCD_CLK  " "   19.114               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.376               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.376               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.133               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   21.133               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.476               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   39.476               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.138               0.000 altera_reserved_tck  " "   45.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.285               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.334               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.387               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.404               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.710               0.000 LCD_CLK  " "    5.710               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.051 " "Worst-case recovery slack is -4.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051             -11.357 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.051             -11.357 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.403               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.403               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.982               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   15.982               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.947               0.000 CLOCK_50  " "   17.947               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.152               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   46.152               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.736               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   47.736               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.040               0.000 altera_reserved_tck  " "   48.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 CLOCK_50  " "    1.019               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    1.043               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 altera_reserved_tck  " "    1.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    1.181               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.221               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.367               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.367               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.388               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.388               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.618 " "Worst-case minimum pulse width slack is 4.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.618               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 CLOCK_50  " "    9.684               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.699               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    9.699               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 CLOCK2_50  " "    9.818               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.851               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.851               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.697               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.697               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.093               0.000 LCD_CLK  " "   26.093               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.811               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.811               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.725               0.000 altera_reserved_tck  " "   49.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049410692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049410692 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049411697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 174 synchronizer chains. " "Report Metastability: Found 174 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 174 " "Number of Synchronizer Chains Found: 174" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.625 ns " "Worst Case Available Settling Time: 11.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049411809 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049411809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049411842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049411937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049414811 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049415587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049415587 "|Painter|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049415587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049415587 "|Painter|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049415619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.795 " "Worst-case setup slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.795               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.518               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   13.518               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.147               0.000 CLOCK_50  " "   16.147               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.790               0.000 LCD_CLK  " "   19.790               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.232               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.232               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.602               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   21.602               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.476               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   40.476               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.704               0.000 altera_reserved_tck  " "   45.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.286               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.332               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.340               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.353               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.354               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 CLOCK_50  " "    0.356               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.299               0.000 LCD_CLK  " "    5.299               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463049416220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.612 " "Worst-case recovery slack is -3.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612             -10.100 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.612             -10.100 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.856               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.856               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.269               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   16.269               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.156               0.000 CLOCK_50  " "   18.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.558               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   46.558               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.342               0.000 altera_reserved_tck  " "   48.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.357               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   48.357               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.928 " "Worst-case removal slack is 0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 CLOCK_50  " "    0.928               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.928               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 altera_reserved_tck  " "    0.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    1.080               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.120               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.110               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.122               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.122               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.648 " "Worst-case minimum pulse width slack is 4.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.648               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.648               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 CLOCK_50  " "    9.689               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    9.691               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.803               0.000 CLOCK2_50  " "    9.803               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.840               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.840               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.687               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.687               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.093               0.000 LCD_CLK  " "   26.093               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.804               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.804               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049416342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049416342 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049417622 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 174 synchronizer chains. " "Report Metastability: Found 174 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 174 " "Number of Synchronizer Chains Found: 174" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.329 ns " "Worst Case Available Settling Time: 12.329 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049417721 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049417721 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1463049417765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[5\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049418316 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418316 "|Painter|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[4\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463049418317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418317 "|Painter|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.096 " "Worst-case setup slack is 5.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.096               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.096               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.580               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   16.580               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.970               0.000 CLOCK_50  " "   17.970               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.663               0.000 LCD_CLK  " "   23.663               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.162               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   24.162               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.890               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.890               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.851               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   44.851               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.957               0.000 altera_reserved_tck  " "   47.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.095               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.130               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.175               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.182               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLOCK_50  " "    0.183               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.391               0.000 LCD_CLK  " "    3.391               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1463049418731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.138 " "Worst-case recovery slack is -2.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138              -6.044 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.138              -6.044 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.566               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.566               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.865               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   17.865               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.948               0.000 CLOCK_50  " "   18.948               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.948               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   47.948               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.289               0.000 altera_reserved_tck  " "   49.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.704               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   50.704               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.484               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 CLOCK_50  " "    0.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 altera_reserved_tck  " "    0.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.553               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.568               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.259               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.274               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.751 " "Worst-case minimum pulse width slack is 4.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.751               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.244               0.000 CLOCK_50  " "    9.244               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 CLOCK2_50  " "    9.405               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    9.780               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.913               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.913               0.000 vga_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.753               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   24.753               0.000 DE2_115_SOPC_inst\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.303               0.000 LCD_CLK  " "   26.303               0.000 LCD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.886               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.886               0.000 DE2_115_SOPC_inst\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.434               0.000 altera_reserved_tck  " "   49.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1463049418920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049418920 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049420493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 174 synchronizer chains. " "Report Metastability: Found 174 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 174 " "Number of Synchronizer Chains Found: 174" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.270" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.763 ns " "Worst Case Available Settling Time: 15.763 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1463049420588 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049420588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049422426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049422437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 93 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463049423252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 12:37:03 2016 " "Processing ended: Thu May 12 12:37:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463049423252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463049423252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463049423252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1463049423252 ""}
