Oh no...

Cycle: 4
MARS instruction number: 5	Instruction: jal 4194348
Expected:	Register Write to Reg: 0x1F Val: 0x0040001C
Got     :	Register Write to Reg: 0x10 Val: 0x0000FFFF
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: ori $18,$0,4660
Expected:	Register Write to Reg: 0x12 Val: 0x00001234
Got     :	Register Write to Reg: 0x1F Val: 0x00400020
Incorrect write

Cycle: 6
MARS instruction number: 8	Instruction: ori $19,$0,4660
Expected:	Register Write to Reg: 0x13 Val: 0x00001234
Got     :	Register Write to Reg: 0x12 Val: 0x00001234
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


