{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616415933002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616415933010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 17:55:32 2021 " "Processing started: Mon Mar 22 17:55:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616415933010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415933010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_test -c ADC_test " "Command: quartus_sta ADC_test -c ADC_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415933011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415933227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415933994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415933994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934039 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415934619 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415934619 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616415934619 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616415934619 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934619 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_test.sdc " "Reading SDC File: 'ADC_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 49 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ADC_test.sdc(49): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934628 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 5 -master_clock \{clk\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934629 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(49): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 50 C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ADC_test.sdc(50): C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{C2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934629 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ADC_test.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ADC_test.sdc(50): Argument -source is an empty collection" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_test.sdc 71 pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] clock " "Ignored filter at ADC_test.sdc(71): pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] could not be matched with a clock" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934630 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 71 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(71): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934631 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 72 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(72): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934631 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 73 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(73): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934631 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 74 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(74): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 75 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(75): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934632 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 76 Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(76): Argument -rise_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934632 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934632 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 77 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(77): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934632 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 78 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(78): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -setup 0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934633 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 79 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(79): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -hold 0.070  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934633 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 80 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(80): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 81 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(81): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -rise_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934633 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 82 Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(82): Argument -fall_from with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] -fall_to \[get_clocks \{clk\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934633 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 83 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(83): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934633 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 84 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(84): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934634 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 85 Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(85): Argument -rise_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934634 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ADC_test.sdc 86 Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at ADC_test.sdc(86): Argument -fall_to with value \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  0.120  " {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934634 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDO\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934634 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{reset_all\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934634 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{start\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934635 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ADC_test.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at ADC_test.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Rx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934635 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{CONVST\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934635 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SCK\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934635 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{SDI\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{UART_Tx\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[0\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[1\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[2\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[3\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934636 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[4\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934637 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[5\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934637 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[6\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934637 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[7\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934637 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[8\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934637 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[9\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934638 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[10\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934638 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_data\[11\]\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934638 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_nthing\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934638 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ADC_test.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at ADC_test.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{pll:C2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\}\]  3.000 \[get_ports \{led_rx_pulse\}\]" {  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616415934638 ""}  } { { "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" "" { Text "D:/intelFPGA_lite/Workspace/ADC_test/ADC_test.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934638 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616415934650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934650 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415934653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415934653 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415934653 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415934653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935171 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935171 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616415935172 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935172 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415935172 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415935185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.492 " "Worst-case setup slack is 5.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.492               0.000 clk  " "    5.492               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.162               0.000 altera_reserved_tck  " "   10.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.257 " "Worst-case hold slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 clk  " "    0.257               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 altera_reserved_tck  " "    0.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.958 " "Worst-case recovery slack is 29.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.958               0.000 altera_reserved_tck  " "   29.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.668 " "Worst-case minimum pulse width slack is 8.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.668               0.000 clk  " "    8.668               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.267               0.000 altera_reserved_tck  " "   15.267               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415935336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935336 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 42.809 ns " "Worst Case Available Settling Time: 42.809 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415935370 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935370 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415935379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415935435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415938668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616415938899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415938899 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415938903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415938903 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415938903 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415938903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939423 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939423 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616415939423 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.576 " "Worst-case setup slack is 5.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.576               0.000 clk  " "    5.576               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.262               0.000 altera_reserved_tck  " "   10.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clk  " "    0.245               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.088 " "Worst-case recovery slack is 30.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.088               0.000 altera_reserved_tck  " "   30.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.559 " "Worst-case removal slack is 0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 altera_reserved_tck  " "    0.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.619 " "Worst-case minimum pulse width slack is 8.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.619               0.000 clk  " "    8.619               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.278               0.000 altera_reserved_tck  " "   15.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415939550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939550 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 42.939 ns " "Worst Case Available Settling Time: 42.939 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415939573 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415939582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415939942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942031 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616415942179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942179 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415942183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415942183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415942183 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942728 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942728 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616415942728 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.424 " "Worst-case setup slack is 7.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.424               0.000 clk  " "    7.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.650               0.000 altera_reserved_tck  " "   13.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clk  " "    0.130               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.306 " "Worst-case recovery slack is 31.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.306               0.000 altera_reserved_tck  " "   31.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.193 " "Worst-case removal slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 altera_reserved_tck  " "    0.193               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.771 " "Worst-case minimum pulse width slack is 8.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.771               0.000 clk  " "    8.771               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.102               0.000 altera_reserved_tck  " "   15.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415942791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.431 ns " "Worst Case Available Settling Time: 46.431 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415942816 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415942816 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616415942823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC:C0\|blink " "Node: ADC:C0\|blink was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wait_time\[31\] ADC:C0\|blink " "Register wait_time\[31\] is being clocked by ADC:C0\|blink" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616415943055 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943055 "|ADC_test|ADC:C0|blink"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415943059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415943059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616415943059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943569 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943569 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: C3\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616415943570 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.591 " "Worst-case setup slack is 7.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.591               0.000 clk  " "    7.591               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.952               0.000 altera_reserved_tck  " "   13.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clk  " "    0.121               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.510 " "Worst-case recovery slack is 31.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.510               0.000 altera_reserved_tck  " "   31.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.164 " "Worst-case removal slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 altera_reserved_tck  " "    0.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.769 " "Worst-case minimum pulse width slack is 8.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.769               0.000 clk  " "    8.769               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.133               0.000 altera_reserved_tck  " "   15.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616415943626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943626 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.744 ns " "Worst Case Available Settling Time: 46.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616415943647 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415943647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415945269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415945270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5255 " "Peak virtual memory: 5255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616415945390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 17:55:45 2021 " "Processing ended: Mon Mar 22 17:55:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616415945390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616415945390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616415945390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616415945390 ""}
