# upcounter
This Verilog code implements a 3-bit synchronous up counter. On every positive clock edge, the counter increments unless the reset signal is high, in which case it resets to 0. 
