// Seed: 2666160073
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input wor   id_3,
    input uwire id_4
);
  logic id_6, id_7, id_8, id_9;
  assign id_9 = -1;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    output logic id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12
    , id_16,
    input tri0 id_13,
    input wand id_14
);
  parameter [1  ==  -1 : -1 'b0] id_17 = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_13
  );
  assign modCall_1.id_3 = 0;
  always id_9 <= id_3;
endmodule
