
---------- Begin Simulation Statistics ----------
final_tick                                53112473750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55604                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798636                       # Number of bytes of host memory used
host_op_rate                                    91368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   221.52                       # Real time elapsed on the host
host_tick_rate                              239764386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12317404                       # Number of instructions simulated
sim_ops                                      20239698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053112                       # Number of seconds simulated
sim_ticks                                 53112473750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2267645                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               929                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2267506                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2265067                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2267645                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2578                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2268153                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     224                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          505                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11323132                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13583512                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               955                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2263533                       # Number of branches committed
system.cpu.commit.bw_lim_events                748387                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23840                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12317404                       # Number of instructions committed
system.cpu.commit.committedOps               20239698                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    212404703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.095288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.697350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    207217595     97.56%     97.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       844456      0.40%     97.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       968537      0.46%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       860127      0.40%     98.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1047      0.00%     98.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1716889      0.81%     99.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31597      0.01%     99.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16068      0.01%     99.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       748387      0.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    212404703                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2125317                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   92                       # Number of function calls committed.
system.cpu.commit.int_insts                  18239373                       # Number of committed integer instructions.
system.cpu.commit.loads                        126836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          218      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16412588     81.09%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1004      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          499996      2.47%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125048      0.62%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125036      0.62%     84.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750040      3.71%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             6      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1806      0.01%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2198750     10.86%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125030      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          153      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20239698                       # Class of committed instruction
system.cpu.commit.refs                        2325739                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12317404                       # Number of Instructions Simulated
system.cpu.committedOps                      20239698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              17.247944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        17.247944                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             208974825                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20272878                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   872648                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    679171                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    963                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1880784                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      127920                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           471                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2199584                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40993                       # TLB misses on write requests
system.cpu.fetch.Branches                     2268153                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    130424                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     212258116                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   422                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12341609                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010676                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             149104                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2265291                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.058092                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          212408391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.095499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.856345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                209641470     98.70%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   129962      0.06%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53458      0.03%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54939      0.03%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      271      0.00%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17495      0.01%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53557      0.03%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   184628      0.09%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2272611      1.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            212408391                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4625598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2125237                       # number of floating regfile writes
system.cpu.idleCycles                           41505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1127                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2264690                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.095346                       # Inst execution rate
system.cpu.iew.exec_refs                      2327523                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2199583                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3796850                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                128582                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                71                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2200059                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20262909                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                127940                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1575                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20256267                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     72                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              78146049                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    963                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              78146048                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               67                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1746                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1156                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          779                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            348                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17349633                       # num instructions consuming a value
system.cpu.iew.wb_count                      20255764                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662639                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11496544                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.095344                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20255970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27192351                       # number of integer regfile reads
system.cpu.int_regfile_writes                13667391                       # number of integer regfile writes
system.cpu.ipc                               0.057978                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.057978                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               555      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16427691     81.09%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1461      0.01%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.47%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125103      0.62%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125061      0.62%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750063      3.70%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3075      0.02%     88.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2199528     10.86%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125088      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            158      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20257842                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2375423                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4500946                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2125453                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2126099                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      261941                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012930                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12009      4.58%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93679     35.76%     40.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  62496     23.86%     64.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 93720     35.78%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18143805                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          248685194                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18130311                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18160027                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20262829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20257842                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     212408391                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.095372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.679999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           207192403     97.54%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              985407      0.46%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              908567      0.43%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              189284      0.09%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              610224      0.29%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1007250      0.47%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1290544      0.61%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              130657      0.06%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               94055      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       212408391                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.095354                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      130454                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                45                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               41                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               128582                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2200059                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6858261                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                        212449896                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                82000484                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29354784                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  46854                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1304705                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   169                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50032859                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20268077                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            29391146                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2119962                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              126493699                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    963                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             126979973                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36362                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4626364                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27211800                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2304                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  10098707                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    231919854                       # The number of ROB reads
system.cpu.rob.rob_writes                    40530798                       # The number of ROB writes
system.cpu.timesIdled                             215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       725172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            216                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15567                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       713937                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15567                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2184116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92378176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            729472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  729472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              729472                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4486934500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3844449250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1477199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2334656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2335524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98676608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98708800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          725389                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45691968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504097     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    217      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          770850500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         583920000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            273000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49420                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data               49420                       # number of overall hits
system.l2.overall_hits::total                   49452                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             729140                       # number of demand (read+write) misses
system.l2.demand_misses::total                 729473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data            729140                       # number of overall misses
system.l2.overall_misses::total                729473                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  50943771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50966629000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22858000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  50943771000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50966629000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778560                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778560                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.912329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.912329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68642.642643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69868.298269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69867.738765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68642.642643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69868.298269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69867.738765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              713937                       # number of writebacks
system.l2.writebacks::total                    713937                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        729140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            729473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       729140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           729473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  47298071000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47319269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  47298071000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47319269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63657.657658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64868.298269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64867.745619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63657.657658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64868.298269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64867.745619                       # average overall mshr miss latency
system.l2.replacements                         725389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          713905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              713905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  49956498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49956498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69976.394618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69976.394618                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  46386973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46386973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64976.394618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64976.394618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.912329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68642.642643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68642.642643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21198000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21198000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63657.657658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63657.657658                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    987273000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    987273000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 64802.953725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 64802.953725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    911098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    911098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59802.953725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59802.953725                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4084.642299                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    729485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133831                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.007424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.725859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4082.909016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2602                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13182277                       # Number of tag accesses
system.l2.tags.data_accesses                 13182277                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       46664960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46686208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45691968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45691968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          729140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              729472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       713937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             713937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            400057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         878606412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879006469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       400057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           400057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      860286949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            860286949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      860286949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           400057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        878606412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1739293418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    713937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    729094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000097731250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44597                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44597                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2140667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             670001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     713937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    729472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   713937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             46794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7555368000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3647130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21232105500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10357.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29107.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   663435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  544296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                729472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               713937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  729099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    392.069101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.699589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.422823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73737     31.30%     31.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55020     23.35%     54.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18237      7.74%     62.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12004      5.10%     67.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9043      3.84%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7957      3.38%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6112      2.59%     77.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5321      2.26%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48166     20.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.174474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.033534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.374102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         44596    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.118675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44359     99.47%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      0.28%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               99      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44597                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46683264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                45690432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46686208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45691968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       878.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       860.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    860.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53112379750                       # Total gap between requests
system.mem_ctrls.avgGap                      36796.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     46662016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45690432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 400056.681600148615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 878550982.574032306671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 860258029.310864090919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       729140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       713937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9242250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  21222863250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1290102618250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27838.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29106.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1807025.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            841798860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            447400140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2605029000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1864359540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4192459440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19058489790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4345935360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33355472130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.015789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10987929000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1773460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40351084750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            840442260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            446690475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2603072640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1862266320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4192459440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19053101580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4350472800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33348505515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.884622                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11001428000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1773460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40337585750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       129931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           129931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       129931                       # number of overall hits
system.cpu.icache.overall_hits::total          129931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          493                       # number of overall misses
system.cpu.icache.overall_misses::total           493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30310250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30310250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30310250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30310250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130424                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130424                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130424                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130424                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003780                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003780                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003780                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003780                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61481.237323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61481.237323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61481.237323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61481.237323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.icache.writebacks::total               139                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23301250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23301250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23301250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23301250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002799                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002799                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63839.041096                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63839.041096                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63839.041096                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63839.041096                       # average overall mshr miss latency
system.cpu.icache.replacements                    139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       129931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          129931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30310250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30310250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130424                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130424                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61481.237323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61481.237323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23301250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23301250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002799                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002799                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63839.041096                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63839.041096                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           212.732798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               364                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            357.953297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.732798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            261212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           261212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1500513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1500513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1500513                       # number of overall hits
system.cpu.dcache.overall_hits::total         1500513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       826201                       # number of overall misses
system.cpu.dcache.overall_misses::total        826201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55304250500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55304250500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55304250500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55304250500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2326714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2326714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66938.009637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66938.009637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66938.009637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66938.009637                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    94.384615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763262                       # number of writebacks
system.cpu.dcache.writebacks::total            763262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47641                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778560                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  51924658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51924658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  51924658000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51924658000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.334618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.334618                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.334618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.334618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66693.200267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66693.200267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66693.200267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66693.200267                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777536                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        64303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           64303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4000622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4000622000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       127810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       127810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.496886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.496886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62994.976932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62994.976932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1002498500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1002498500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.124153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.124153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63177.369549                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63177.369549                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51303628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51303628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67266.332894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67266.332894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  50922159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  50922159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66766.348015                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66766.348015                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53112473750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.075363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2279073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.927293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            172250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.075363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999097                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5431988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5431988                       # Number of data accesses

---------- End Simulation Statistics   ----------
