

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
50d5f33e41c3f30cebbc8870f20608c1  /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_unmanged_managed_withhardware/benchmarks/Unmanaged/stencil/main "
Parsing file _cuobjdump_complete_output_AeJzi4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x40159a, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_caEixW"
Running: cat _ptx_caEixW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ba73LO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ba73LO --output-file  /dev/null 2> _ptx_caEixWinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_caEixW _ptx2_ba73LO _ptx_caEixWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 42423
gpu_sim_insn = 28848876
gpu_ipc =     680.0291
gpu_tot_sim_cycle = 748735
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      38.5302
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3636
partiton_reqs_in_parallel = 933306
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.2465
partiton_reqs_in_parallel_util = 933306
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 42423
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =     105.0281 GB/Sec
L2_BW_total  =       5.9508 GB/Sec
gpu_total_sim_rate=288488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 574996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4646, 4648, 4816, 4828, 4640, 4648, 4815, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 1944
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34199	W0_Idle:218837	W0_Scoreboard:1124505	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 346 
maxdqlatency = 0 
maxmflatency = 587 
averagemflatency = 223 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 748734 
mrq_lat_table:21029 	3867 	2546 	4414 	5451 	4338 	2900 	1759 	338 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32561 	13838 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44443 	2486 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25755 	5453 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5221      4772      5224      4794      4775      4792      6240      6817      6276      6890      7488      7571      3954      3868      3801      3888 
dram[1]:      5197      4789      5239      4841      4779      4712      6285      6773      6339      6841      7429      8035      3980      3904      4094      3924 
dram[2]:      5103      4765      5223      4824      4765      4689      6233      6815      6278      6907      7493      8001      3951      3859      4038      3872 
dram[3]:      5151      4674      5265      4875      4807      4731      6277      6764      6329      6815      7420      8028      3984      3924      4081      3927 
dram[4]:      5096      4753      5205      4866      4785      4932      6244      6837      6279      6898      7492      7986      3951      3885      4043      3886 
dram[5]:      5168      4679      5214      4790      4763      4935      6312      6818      6335      6838      7424      8039      3952      3950      4081      3949 
dram[6]:      5121      4773      5154      4847      4782      4698      6258      6864      6266      6912      7487      7995      3878      3903      4121      3841 
dram[7]:      5173      4707      5221      4816      4777      4670      6318      6830      6345      6424      7424      8042      3868      3999      4059      3818 
dram[8]:      5126      4786      5173      4872      4815      4703      6283      6776      6284      6361      7511      8038      3877      4006      4091      3944 
dram[9]:      5191      4731      5223      4805      5097      5025      6229      6827      6359      6918      7418      8052      3880      4010      3967      3978 
dram[10]:      5188      4813      5189      4828      4835      4718      6275      6764      6335      6890      7518      7656      3983      3915      4066      3917 
average row accesses per activate:
dram[0]: 20.214285 20.142857 24.000000 24.000000 21.500000 18.428572 22.909090 22.909090 23.272728 23.272728 21.454546 21.454546 21.750000 21.750000 22.230770 22.230770 
dram[1]: 23.500000 20.142857 23.500000 23.500000 21.833334 21.833334 22.909090 22.909090 23.272728 23.272728 21.454546 21.454546 21.750000 21.750000 22.230770 24.000000 
dram[2]: 24.000000 24.000000 23.500000 23.500000 21.833334 21.833334 22.909090 22.909090 23.272728 23.272728 21.454546 21.454546 21.750000 21.750000 23.500000 23.500000 
dram[3]: 24.000000 24.000000 23.500000 23.500000 21.833334 21.833334 22.909090 22.909090 23.272728 23.272728 21.636364 21.636364 21.750000 21.750000 23.500000 23.500000 
dram[4]: 24.000000 24.000000 23.500000 23.500000 21.333334 18.285715 23.272728 23.272728 23.272728 23.272728 21.636364 21.636364 21.750000 21.750000 21.769230 21.769230 
dram[5]: 20.142857 20.142857 24.000000 24.000000 21.333334 21.333334 23.272728 23.272728 23.272728 23.272728 21.545454 21.545454 21.750000 21.750000 21.769230 21.769230 
dram[6]: 23.500000 20.142857 24.000000 24.000000 21.333334 21.333334 23.272728 23.272728 23.272728 23.272728 21.545454 21.545454 21.416666 21.416666 22.230770 20.642857 
dram[7]: 20.142857 20.142857 24.000000 24.000000 21.333334 21.333334 23.272728 23.272728 22.727272 22.727272 21.909090 21.909090 21.416666 21.416666 22.230770 22.230770 
dram[8]: 23.500000 23.500000 24.000000 24.000000 21.333334 21.333334 23.272728 23.272728 22.727272 22.727272 21.909090 21.909090 21.500000 21.500000 22.230770 22.230770 
dram[9]: 24.000000 20.571428 24.000000 24.000000 21.333334 18.285715 23.272728 23.272728 22.727272 22.727272 21.909090 21.909090 21.500000 21.500000 21.769230 21.769230 
dram[10]: 24.000000 20.571428 24.000000 24.000000 21.333334 21.333334 23.272728 23.272728 22.727272 22.727272 21.363636 21.363636 22.000000 22.000000 20.214285 21.769230 
average row locality = 46642/2091 = 22.306074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       192       192       177       177       174       174       176       176       159       159       174       174       193       193 
dram[1]:       189       189       189       189       179       179       174       174       176       176       159       159       174       174       193       192 
dram[2]:       192       192       189       189       179       179       174       174       176       176       159       159       174       174       189       189 
dram[3]:       192       192       189       189       179       179       174       174       176       176       160       160       174       174       189       189 
dram[4]:       192       192       189       189       176       176       176       176       176       176       160       160       174       174       190       190 
dram[5]:       189       189       192       192       176       176       176       176       176       176       159       159       174       174       190       190 
dram[6]:       189       189       192       192       176       176       176       176       176       176       159       159       172       172       193       193 
dram[7]:       189       189       192       192       176       176       176       176       173       173       161       161       172       172       193       193 
dram[8]:       189       189       192       192       176       176       176       176       173       173       161       161       173       173       193       193 
dram[9]:       192       192       192       192       176       176       176       176       173       173       161       161       173       173       190       190 
dram[10]:       192       192       192       192       176       176       176       176       173       173       158       158       176       176       190       190 
total reads: 31522
bank skew: 193/158 = 1.22
chip skew: 2869/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        96        96        81        81        78        78        80        80        77        77        87        87        96        96 
dram[1]:        93        93        93        93        83        83        78        78        80        80        77        77        87        87        96        96 
dram[2]:        96        96        93        93        83        83        78        78        80        80        77        77        87        87        93        93 
dram[3]:        96        96        93        93        83        83        78        78        80        80        78        78        87        87        93        93 
dram[4]:        96        96        93        93        80        80        80        80        80        80        78        78        87        87        93        93 
dram[5]:        93        93        96        96        80        80        80        80        80        80        78        78        87        87        93        93 
dram[6]:        93        93        96        96        80        80        80        80        80        80        78        78        85        85        96        96 
dram[7]:        93        93        96        96        80        80        80        80        77        77        80        80        85        85        96        96 
dram[8]:        93        93        96        96        80        80        80        80        77        77        80        80        85        85        96        96 
dram[9]:        96        96        96        96        80        80        80        80        77        77        80        80        85        85        93        93 
dram[10]:        96        96        96        96        80        80        80        80        77        77        77        77        88        88        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:        251       220       223       216       233       228       233       224       222       217       220       216       221       215       220       215
dram[1]:        228       223       222       215       234       230       234       229       220       217       221       216       220       211       218       215
dram[2]:        224       223       223       220       233       230       232       225       222       216       219       218       220       213       220       213
dram[3]:        226       218       222       215       231       228       230       228       221       218       220       216       220       214       218       217
dram[4]:        223       221       223       220       232       228       231       227       225       219       221       218       219       214       218       212
dram[5]:        231       220       221       217       232       228       233       230       223       216       221       215       219       212       216       216
dram[6]:        225       227       224       218       233       226       230       226       222       217       221       219       220       213       220       217
dram[7]:        229       217       221       217       232       229       232       228       222       215       218       218       224       217       216       215
dram[8]:        225       224       223       219       235       225       232       226       222       217       221       217       220       216       220       212
dram[9]:        228       220       223       219       232       229       234       224       224       216       219       216       222       217       221       216
dram[10]:        230       225       223       216       233       226       230       227       221       216       221       216       219       213       222       216
maximum mf latency per bank:
dram[0]:        569       519       476       398       487       464       518       410       364       324       421       335       428       363       535       544
dram[1]:        528       538       393       349       508       505       480       423       375       344       442       392       414       346       518       525
dram[2]:        498       538       413       395       488       438       502       427       356       326       433       357       446       358       536       521
dram[3]:        501       492       392       383       475       462       469       450       442       320       448       364       422       386       511       554
dram[4]:        469       538       396       411       463       437       518       448       405       349       421       348       442       375       562       505
dram[5]:        542       461       403       359       450       405       475       463       403       311       432       358       398       433       521       554
dram[6]:        489       555       398       424       474       421       481       403       411       369       455       383       465       399       587       500
dram[7]:        558       455       428       375       445       460       477       426       448       311       446       392       441       457       526       582
dram[8]:        473       543       430       417       492       416       476       402       414       347       422       347       442       443       579       531
dram[9]:        564       505       429       381       464       438       522       385       425       320       424       366       471       425       567       557
dram[10]:        524       584       421       397       480       437       475       410       423       332       419       373       432       408       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61418 n_act=195 n_pre=179 n_req=4245 n_rd=11476 n_write=5504 bw_util=0.4311
n_activity=56194 dram_eff=0.6043
bk0: 760a 72687i bk1: 756a 72748i bk2: 768a 71921i bk3: 768a 72288i bk4: 708a 72770i bk5: 708a 73049i bk6: 696a 73138i bk7: 696a 73313i bk8: 704a 72510i bk9: 704a 72987i bk10: 636a 73484i bk11: 636a 73535i bk12: 696a 72611i bk13: 696a 72556i bk14: 772a 71746i bk15: 772a 72723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.32484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61454 n_act=189 n_pre=173 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.4305
n_activity=55860 dram_eff=0.6071
bk0: 756a 72472i bk1: 756a 72493i bk2: 756a 71824i bk3: 756a 72262i bk4: 716a 73006i bk5: 716a 72866i bk6: 696a 72846i bk7: 696a 72911i bk8: 704a 72912i bk9: 704a 72844i bk10: 636a 73198i bk11: 636a 73699i bk12: 696a 72281i bk13: 696a 72921i bk14: 772a 71973i bk15: 768a 72521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.26898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61464 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.4304
n_activity=55495 dram_eff=0.6109
bk0: 768a 72371i bk1: 768a 72104i bk2: 756a 71599i bk3: 756a 71872i bk4: 716a 72649i bk5: 716a 72768i bk6: 696a 73318i bk7: 696a 73186i bk8: 704a 72770i bk9: 704a 73339i bk10: 636a 73586i bk11: 636a 73452i bk12: 696a 72600i bk13: 696a 72785i bk14: 756a 72262i bk15: 756a 72506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.25909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803eee80, atomic=0 1 entries : 0x7fecc572c040 :  mf: uid=644087, sid03:w11, part=3, addr=0x803eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (748734), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61448 n_act=186 n_pre=170 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.4308
n_activity=55684 dram_eff=0.6094
bk0: 768a 72508i bk1: 768a 72949i bk2: 756a 71957i bk3: 756a 72491i bk4: 716a 73230i bk5: 716a 72809i bk6: 696a 72894i bk7: 696a 72994i bk8: 704a 72900i bk9: 704a 72802i bk10: 640a 73130i bk11: 640a 73370i bk12: 696a 72580i bk13: 696a 72168i bk14: 756a 72216i bk15: 756a 72259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.13288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61448 n_act=190 n_pre=174 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.4306
n_activity=55542 dram_eff=0.6107
bk0: 768a 72249i bk1: 768a 72599i bk2: 756a 71847i bk3: 756a 72253i bk4: 704a 73043i bk5: 704a 72962i bk6: 704a 73170i bk7: 704a 73127i bk8: 704a 72619i bk9: 704a 72986i bk10: 640a 73260i bk11: 640a 73350i bk12: 696a 72382i bk13: 696a 72557i bk14: 760a 72218i bk15: 760a 72530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.2441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61452 n_act=192 n_pre=176 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.4304
n_activity=55571 dram_eff=0.6101
bk0: 756a 72056i bk1: 756a 72154i bk2: 768a 71998i bk3: 768a 72049i bk4: 704a 72878i bk5: 704a 72666i bk6: 704a 72723i bk7: 704a 72787i bk8: 704a 72697i bk9: 704a 72915i bk10: 636a 73325i bk11: 636a 73774i bk12: 696a 72316i bk13: 696a 72844i bk14: 760a 72287i bk15: 760a 72089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.24295
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61438 n_act=191 n_pre=175 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.4308
n_activity=55846 dram_eff=0.6077
bk0: 756a 72310i bk1: 756a 72290i bk2: 768a 71471i bk3: 768a 72478i bk4: 704a 72989i bk5: 704a 73474i bk6: 704a 73227i bk7: 704a 73187i bk8: 704a 72754i bk9: 704a 73089i bk10: 636a 73332i bk11: 636a 73503i bk12: 688a 72830i bk13: 688a 72784i bk14: 772a 72311i bk15: 772a 72324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.27938
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61452 n_act=192 n_pre=176 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.4304
n_activity=55847 dram_eff=0.6071
bk0: 756a 72275i bk1: 756a 72433i bk2: 768a 71929i bk3: 768a 71923i bk4: 704a 72957i bk5: 704a 73218i bk6: 704a 73265i bk7: 704a 72888i bk8: 692a 72845i bk9: 692a 73253i bk10: 644a 73424i bk11: 644a 73161i bk12: 688a 72315i bk13: 688a 72598i bk14: 772a 72378i bk15: 772a 72605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.28844
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecc58d3820 :  mf: uid=644088, sid03:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (748734), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61454 n_act=188 n_pre=172 n_req=4240 n_rd=11462 n_write=5496 bw_util=0.4306
n_activity=55600 dram_eff=0.61
bk0: 756a 72429i bk1: 756a 72376i bk2: 768a 71242i bk3: 768a 71969i bk4: 704a 72879i bk5: 702a 73334i bk6: 704a 73059i bk7: 704a 72954i bk8: 692a 72612i bk9: 692a 73121i bk10: 644a 73570i bk11: 644a 73457i bk12: 692a 72723i bk13: 692a 72550i bk14: 772a 72107i bk15: 772a 72548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.33
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61444 n_act=192 n_pre=176 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.4306
n_activity=55681 dram_eff=0.6092
bk0: 768a 72235i bk1: 768a 72587i bk2: 768a 71787i bk3: 768a 71900i bk4: 704a 73032i bk5: 704a 73046i bk6: 704a 72648i bk7: 704a 73273i bk8: 692a 72591i bk9: 692a 73114i bk10: 644a 73263i bk11: 644a 73585i bk12: 692a 72264i bk13: 692a 72554i bk14: 760a 72334i bk15: 760a 72465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.31731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78772 n_nop=61446 n_act=191 n_pre=175 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.4306
n_activity=55688 dram_eff=0.6091
bk0: 768a 72164i bk1: 768a 72362i bk2: 768a 71610i bk3: 768a 72350i bk4: 704a 73187i bk5: 704a 73455i bk6: 704a 73055i bk7: 704a 72771i bk8: 692a 72976i bk9: 692a 73408i bk10: 632a 73256i bk11: 632a 73682i bk12: 704a 72817i bk13: 704a 72575i bk14: 760a 72139i bk15: 760a 72310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.30809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2170, Miss = 1435, Miss_rate = 0.661, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[1]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2116, Miss = 1433, Miss_rate = 0.677, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2116, Miss = 1433, Miss_rate = 0.677, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[9]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[10]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[12]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[13]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[14]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[16]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[17]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[18]: Access = 2143, Miss = 1433, Miss_rate = 0.669, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[19]: Access = 2143, Miss = 1433, Miss_rate = 0.669, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[21]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 30, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 457
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75433
	minimum = 6
	maximum = 60
Network latency average = 8.5655
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 7.09694
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221621
	minimum = 0.0175616 (at node 0)
	maximum = 0.0262364 (at node 3)
Accepted packet rate average = 0.0221621
	minimum = 0.0175616 (at node 0)
	maximum = 0.0262364 (at node 3)
Injected flit rate average = 0.0611268
	minimum = 0.0401914 (at node 0)
	maximum = 0.0826576 (at node 28)
Accepted flit rate average= 0.0611268
	minimum = 0.0566687 (at node 0)
	maximum = 0.0844845 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.75433 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.5655 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.09694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0221621 (1 samples)
	minimum = 0.0175616 (1 samples)
	maximum = 0.0262364 (1 samples)
Accepted packet rate average = 0.0221621 (1 samples)
	minimum = 0.0175616 (1 samples)
	maximum = 0.0262364 (1 samples)
Injected flit rate average = 0.0611268 (1 samples)
	minimum = 0.0401914 (1 samples)
	maximum = 0.0826576 (1 samples)
Accepted flit rate average = 0.0611268 (1 samples)
	minimum = 0.0566687 (1 samples)
	maximum = 0.0844845 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 288488 (inst/sec)
gpgpu_simulation_rate = 7487 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 39109
gpu_sim_insn = 28848876
gpu_ipc =     737.6531
gpu_tot_sim_cycle = 1009994
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      57.1268
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3895
partiton_reqs_in_parallel = 860398
partiton_reqs_in_parallel_total    = 933306
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.7760
partiton_reqs_in_parallel_util = 860398
partiton_reqs_in_parallel_util_total    = 933306
gpu_sim_cycle_parition_util = 39109
gpu_tot_sim_cycle_parition_util    = 42423
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     112.7064 GB/Sec
L2_BW_total  =       8.7757 GB/Sec
gpu_total_sim_rate=297411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1154224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9655, 9290, 9295, 9627, 9655, 9283, 9295, 9629, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 1974
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 530
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64119	W0_Idle:234069	W0_Scoreboard:2266649	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
maxmrqlatency = 428 
maxdqlatency = 0 
maxmflatency = 690 
averagemflatency = 223 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 1009993 
mrq_lat_table:41176 	6441 	4582 	10138 	12711 	9650 	5500 	2718 	350 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61588 	31307 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	88985 	4435 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52512 	10017 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	152 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5374      5347      5224      5272      4834      4828      6240      6817      6276      6890      7488      7571      5269      5398      5473      5601 
dram[1]:      5392      5386      5239      5179      4825      4834      6285      6773      6339      6841      7429      8035      5268      5414      5479      5639 
dram[2]:      5414      5368      5223      5302      4819      4848      6233      6815      6278      6907      7493      8001      5266      5359      5473      5491 
dram[3]:      5390      5402      5265      5219      4807      4878      6277      6764      6329      6815      7420      8028      5267      5422      5480      5413 
dram[4]:      5408      5432      5205      5263      4785      4932      6244      6837      6279      6898      7492      7986      5272      5394      5478      5570 
dram[5]:      5392      5345      5214      5239      4874      4935      6312      6818      6335      6838      7424      8039      5403      5505      5484      5647 
dram[6]:      5387      5260      5192      5205      4782      4698      6258      6864      6266      6912      7487      7995      5289      5367      5549      5614 
dram[7]:      5366      5377      5221      5225      4858      4892      6318      6830      6345      6424      7424      8042      5427      5482      5472      5640 
dram[8]:      5372      5398      5181      5161      4815      4703      6283      6776      6284      6361      7511      8038      5380      5421      5592      5645 
dram[9]:      5359      5372      5223      5203      5097      5025      6229      6827      6359      6918      7418      8052      5396      5426      5469      5620 
dram[10]:      5396      5391      5189      5170      5001      4865      6275      6764      6335      6890      7518      7656      5374      5448      5591      5645 
average row accesses per activate:
dram[0]:  7.434210  6.878049  9.600000  9.290322  8.181818  7.500000  9.105263  7.309859  9.018182  8.701755  9.490196  8.491228  8.206349  8.475410  7.171052  7.569445 
dram[1]:  7.421052  6.714286  8.545455  7.833333  7.638889  8.088235  9.105263  9.436363  7.873016  7.630769  8.203390  7.682539  8.475410  7.953846  8.515625  8.369231 
dram[2]:  7.200000  7.200000  8.812500  8.057143  6.875000  6.547619  8.491803  7.731343  8.701755  8.701755  8.800000  7.446154  8.206349  7.716418  7.940299  8.184615 
dram[3]:  8.228572  7.783784  8.057143  7.621622  7.236842  7.857143  9.087719  9.418181  8.406779  8.406779  8.271187  7.507692  8.762712  8.475410  8.721312  8.721312 
dram[4]:  7.578948  7.200000  7.833333  8.057143  6.897436  6.113636  8.622951  8.349206  8.406779  7.873016  8.872727  7.746032  7.716418  7.281690  7.614286  7.402778 
dram[5]:  8.545455  8.545455  8.228572  7.783784  7.685714  7.685714  7.850746  7.850746  7.873016  7.630769  8.000000  7.746032  9.754717  8.762712  8.328125  7.614286 
dram[6]:  8.294118  8.294118  7.578948  7.200000  6.560976  6.725000  7.623188  7.408451  9.358491  9.018182  7.746032  8.561403  8.079365  6.972603  7.364865  7.465754 
dram[7]:  8.545455  7.833333  9.000000  8.470589  7.270270  7.078948  8.349206  7.850746  8.800000  9.490196  7.402985  7.402985  9.603773  8.344262  7.171052  6.646341 
dram[8]:  7.621622  7.621622  8.228572  7.783784  7.911765  7.472222  7.850746  7.013333  9.132075  7.934426  7.402985  7.188406  8.360656  7.846154  7.569445  8.014706 
dram[9]:  8.727273  7.200000  8.727273  9.000000  8.151515  7.685714  7.623188  6.831169  8.800000  8.203390  8.406779  8.406779  9.272727  8.947369  7.642857  6.858974 
dram[10]:  7.024390  6.400000  8.470589  7.384615  7.911765  7.472222  8.092308  7.850746  8.203390  7.934426  8.491228  8.203390  8.524590  8.000000  7.985075  7.642857 
average row locality = 93266/11757 = 7.932806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       379       378       384       384       366       366       353       353       336       336       330       330       350       350       369       369 
dram[1]:       378       378       378       378       371       371       353       353       336       336       330       330       350       350       369       368 
dram[2]:       384       384       378       378       371       371       352       352       336       336       330       330       350       350       362       362 
dram[3]:       384       384       378       378       371       371       352       352       336       336       332       332       350       350       362       362 
dram[4]:       384       384       378       378       365       365       356       356       336       336       332       332       350       350       363       363 
dram[5]:       378       378       384       384       365       365       356       356       336       336       332       332       350       350       363       363 
dram[6]:       378       378       384       384       365       365       356       356       336       336       332       332       346       346       369       369 
dram[7]:       378       378       384       384       365       365       356       356       330       330       336       336       346       346       369       369 
dram[8]:       378       378       384       384       365       365       356       356       330       330       336       336       347       347       369       369 
dram[9]:       384       384       384       384       365       365       356       356       330       330       336       336       347       347       364       364 
dram[10]:       384       384       384       384       365       365       356       356       330       330       330       330       352       352       364       364 
total reads: 63026
bank skew: 384/330 = 1.16
chip skew: 5733/5726 = 1.00
number of total write accesses:
dram[0]:       186       186       192       192       174       174       166       166       160       160       154       154       167       167       176       176 
dram[1]:       186       186       186       186       179       179       166       166       160       160       154       154       167       167       176       176 
dram[2]:       192       192       186       186       179       179       166       166       160       160       154       154       167       167       170       170 
dram[3]:       192       192       186       186       179       179       166       166       160       160       156       156       167       167       170       170 
dram[4]:       192       192       186       186       173       173       170       170       160       160       156       156       167       167       170       170 
dram[5]:       186       186       192       192       173       173       170       170       160       160       156       156       167       167       170       170 
dram[6]:       186       186       192       192       173       173       170       170       160       160       156       156       163       163       176       176 
dram[7]:       186       186       192       192       173       173       170       170       154       154       160       160       163       163       176       176 
dram[8]:       186       186       192       192       173       173       170       170       154       154       160       160       163       163       176       176 
dram[9]:       192       192       192       192       173       173       170       170       154       154       160       160       163       163       171       171 
dram[10]:       192       192       192       192       173       173       170       170       154       154       154       154       168       168       171       171 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:        237       221       223       218       224       221       226       218       221       218       221       219       224       219       227       222
dram[1]:        226       223       222       217       224       222       226       222       221       218       221       220       224       219       227       222
dram[2]:        225       224       223       220       224       222       227       221       221       217       220       219       224       218       227       220
dram[3]:        225       221       221       217       223       220       223       221       220       217       220       219       226       221       225       223
dram[4]:        225       222       222       221       222       220       224       221       224       221       221       219       224       220       225       220
dram[5]:        228       221       221       219       224       221       225       221       222       218       221       217       223       219       224       223
dram[6]:        227       225       223       219       224       221       224       221       221       218       222       219       224       219       227       224
dram[7]:        227       219       221       218       223       222       225       220       220       215       220       220       225       222       224       223
dram[8]:        226       224       223       220       225       221       225       221       222       217       221       219       226       222       226       221
dram[9]:        225       221       224       220       224       221       225       219       221       217       221       218       223       221       226       222
dram[10]:        227       225       222       219       223       220       224       221       222       217       221       218       224       220       228       223
maximum mf latency per bank:
dram[0]:        569       519       476       398       487       464       518       410       401       324       421       335       429       363       535       544
dram[1]:        528       538       407       415       508       505       480       423       442       361       442       498       639       346       518       525
dram[2]:        498       538       413       395       488       438       502       427       381       331       433       369       446       358       536       521
dram[3]:        501       492       610       397       475       462       469       450       442       324       448       488       690       386       511       554
dram[4]:        563       538       415       461       463       437       518       448       480       396       421       383       442       375       562       505
dram[5]:        542       470       403       359       450       411       475       463       439       341       432       358       398       433       521       554
dram[6]:        542       555       479       424       474       503       481       403       427       369       455       383       644       399       587       500
dram[7]:        558       499       428       375       445       488       477       426       448       328       446       395       444       457       526       582
dram[8]:        476       543       430       417       492       442       476       402       437       347       422       373       442       443       579       531
dram[9]:        564       505       447       407       464       438       522       385       425       324       424       366       471       425       567       557
dram[10]:        524       584       421       410       480       437       475       410       462       356       419       513       432       408       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115396 n_act=1039 n_pre=1023 n_req=8483 n_rd=22932 n_write=11000 bw_util=0.4483
n_activity=116069 dram_eff=0.5847
bk0: 1516a 137881i bk1: 1512a 137690i bk2: 1536a 136807i bk3: 1536a 137303i bk4: 1464a 138596i bk5: 1464a 138629i bk6: 1412a 138960i bk7: 1412a 139057i bk8: 1344a 138983i bk9: 1344a 139491i bk10: 1320a 140051i bk11: 1320a 139986i bk12: 1400a 138484i bk13: 1400a 138962i bk14: 1476a 137596i bk15: 1476a 138923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.15671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115388 n_act=1055 n_pre=1039 n_req=8477 n_rd=22916 n_write=10992 bw_util=0.448
n_activity=115351 dram_eff=0.5879
bk0: 1512a 137820i bk1: 1512a 137422i bk2: 1512a 137195i bk3: 1512a 137897i bk4: 1484a 138272i bk5: 1484a 138386i bk6: 1412a 138650i bk7: 1412a 138684i bk8: 1344a 138996i bk9: 1344a 139088i bk10: 1320a 139626i bk11: 1320a 139846i bk12: 1400a 138212i bk13: 1400a 139120i bk14: 1476a 137670i bk15: 1472a 138564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.16195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115346 n_act=1082 n_pre=1066 n_req=8474 n_rd=22904 n_write=10992 bw_util=0.4478
n_activity=114561 dram_eff=0.5918
bk0: 1536a 137189i bk1: 1536a 136894i bk2: 1512a 136485i bk3: 1512a 136794i bk4: 1484a 137554i bk5: 1484a 137992i bk6: 1408a 138583i bk7: 1408a 138877i bk8: 1344a 138979i bk9: 1344a 139845i bk10: 1320a 139866i bk11: 1320a 139759i bk12: 1400a 138798i bk13: 1400a 139068i bk14: 1448a 137976i bk15: 1448a 138549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.17292
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115418 n_act=1030 n_pre=1014 n_req=8482 n_rd=22920 n_write=11008 bw_util=0.4482
n_activity=115228 dram_eff=0.5889
bk0: 1536a 138195i bk1: 1536a 138105i bk2: 1512a 137120i bk3: 1512a 137778i bk4: 1484a 138271i bk5: 1484a 138304i bk6: 1408a 138601i bk7: 1408a 139201i bk8: 1344a 139263i bk9: 1344a 139400i bk10: 1328a 139888i bk11: 1328a 139582i bk12: 1400a 138191i bk13: 1400a 138114i bk14: 1448a 138270i bk15: 1448a 138887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.02875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115286 n_act=1108 n_pre=1092 n_req=8476 n_rd=22912 n_write=10992 bw_util=0.4479
n_activity=115691 dram_eff=0.5861
bk0: 1536a 136951i bk1: 1536a 137754i bk2: 1512a 136855i bk3: 1512a 137260i bk4: 1460a 138528i bk5: 1460a 138253i bk6: 1424a 139160i bk7: 1424a 139047i bk8: 1344a 138625i bk9: 1344a 138948i bk10: 1328a 139434i bk11: 1328a 139907i bk12: 1400a 138274i bk13: 1400a 138334i bk14: 1452a 138397i bk15: 1452a 138764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.13512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115406 n_act=1048 n_pre=1032 n_req=8476 n_rd=22912 n_write=10992 bw_util=0.4479
n_activity=115172 dram_eff=0.5888
bk0: 1512a 137704i bk1: 1512a 137550i bk2: 1536a 137020i bk3: 1536a 136917i bk4: 1460a 138355i bk5: 1460a 138165i bk6: 1424a 138308i bk7: 1424a 138690i bk8: 1344a 139026i bk9: 1344a 139309i bk10: 1328a 139779i bk11: 1328a 140120i bk12: 1400a 138531i bk13: 1400a 138963i bk14: 1452a 138492i bk15: 1452a 138493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.11106
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115260 n_act=1105 n_pre=1089 n_req=8484 n_rd=22928 n_write=11008 bw_util=0.4483
n_activity=115989 dram_eff=0.5852
bk0: 1512a 137435i bk1: 1512a 137756i bk2: 1536a 136022i bk3: 1536a 137384i bk4: 1460a 138188i bk5: 1460a 138836i bk6: 1424a 138720i bk7: 1424a 138969i bk8: 1344a 138844i bk9: 1344a 139591i bk10: 1328a 139727i bk11: 1328a 140011i bk12: 1384a 139091i bk13: 1384a 138693i bk14: 1476a 138269i bk15: 1476a 138061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.20544
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115378 n_act=1062 n_pre=1046 n_req=8476 n_rd=22912 n_write=10992 bw_util=0.4479
n_activity=115730 dram_eff=0.5859
bk0: 1512a 137937i bk1: 1512a 137868i bk2: 1536a 137268i bk3: 1536a 137354i bk4: 1460a 138307i bk5: 1460a 138755i bk6: 1424a 138809i bk7: 1424a 138798i bk8: 1320a 139537i bk9: 1320a 140208i bk10: 1344a 139522i bk11: 1344a 139177i bk12: 1384a 138737i bk13: 1384a 138571i bk14: 1476a 138467i bk15: 1476a 138525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.11009
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecd26286f0 :  mf: uid=1286732, sid13:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1009993), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115315 n_act=1090 n_pre=1074 n_req=8478 n_rd=22919 n_write=10992 bw_util=0.448
n_activity=115535 dram_eff=0.587
bk0: 1512a 137541i bk1: 1512a 137730i bk2: 1536a 135622i bk3: 1536a 136908i bk4: 1460a 138237i bk5: 1460a 138564i bk6: 1424a 138820i bk7: 1423a 138514i bk8: 1320a 138661i bk9: 1320a 139843i bk10: 1344a 139849i bk11: 1344a 139396i bk12: 1388a 139002i bk13: 1388a 138796i bk14: 1476a 137906i bk15: 1476a 138492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.26288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115378 n_act=1050 n_pre=1034 n_req=8482 n_rd=22928 n_write=11000 bw_util=0.4482
n_activity=115508 dram_eff=0.5875
bk0: 1536a 137560i bk1: 1536a 137787i bk2: 1536a 136638i bk3: 1536a 137261i bk4: 1460a 138578i bk5: 1460a 138761i bk6: 1424a 138061i bk7: 1424a 138755i bk8: 1320a 139123i bk9: 1320a 139616i bk10: 1344a 139359i bk11: 1344a 140057i bk12: 1388a 138639i bk13: 1388a 138882i bk14: 1456a 138473i bk15: 1456a 138618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.13167
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=151390 n_nop=115316 n_act=1089 n_pre=1073 n_req=8478 n_rd=22920 n_write=10992 bw_util=0.448
n_activity=115362 dram_eff=0.5879
bk0: 1536a 136977i bk1: 1536a 136903i bk2: 1536a 136540i bk3: 1536a 137056i bk4: 1460a 138670i bk5: 1460a 139072i bk6: 1424a 138490i bk7: 1424a 138343i bk8: 1320a 139242i bk9: 1320a 139770i bk10: 1320a 139650i bk11: 1320a 140079i bk12: 1408a 138897i bk13: 1408a 138589i bk14: 1456a 137998i bk15: 1456a 138606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.21604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4285, Miss = 2867, Miss_rate = 0.669, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[1]: Access = 4258, Miss = 2866, Miss_rate = 0.673, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[2]: Access = 4256, Miss = 2865, Miss_rate = 0.673, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 4226, Miss = 2864, Miss_rate = 0.678, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 4224, Miss = 2863, Miss_rate = 0.678, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 4226, Miss = 2863, Miss_rate = 0.677, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[6]: Access = 4232, Miss = 2865, Miss_rate = 0.677, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 4232, Miss = 2865, Miss_rate = 0.677, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 4255, Miss = 2864, Miss_rate = 0.673, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 4253, Miss = 2864, Miss_rate = 0.673, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[10]: Access = 4253, Miss = 2864, Miss_rate = 0.673, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 4255, Miss = 2864, Miss_rate = 0.673, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[12]: Access = 4260, Miss = 2866, Miss_rate = 0.673, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[13]: Access = 4260, Miss = 2866, Miss_rate = 0.673, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[14]: Access = 4254, Miss = 2864, Miss_rate = 0.673, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[15]: Access = 4252, Miss = 2864, Miss_rate = 0.674, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[16]: Access = 4254, Miss = 2865, Miss_rate = 0.673, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[17]: Access = 4256, Miss = 2865, Miss_rate = 0.673, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[18]: Access = 4258, Miss = 2866, Miss_rate = 0.673, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[19]: Access = 4257, Miss = 2866, Miss_rate = 0.673, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 4253, Miss = 2865, Miss_rate = 0.674, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 4253, Miss = 2865, Miss_rate = 0.674, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 63026
L2_total_cache_miss_rate = 0.6740
L2_total_cache_pending_hits = 616
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48974
	minimum = 6
	maximum = 51
Network latency average = 8.37191
	minimum = 6
	maximum = 48
Slowest packet = 152492
Flit latency average = 6.81851
	minimum = 6
	maximum = 44
Slowest flit = 420596
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237823
	minimum = 0.0188197 (at node 0)
	maximum = 0.0282295 (at node 11)
Accepted packet rate average = 0.0237823
	minimum = 0.0188197 (at node 0)
	maximum = 0.0282295 (at node 11)
Injected flit rate average = 0.0655477
	minimum = 0.0433671 (at node 0)
	maximum = 0.0868876 (at node 34)
Accepted flit rate average= 0.0655477
	minimum = 0.0603457 (at node 0)
	maximum = 0.0905186 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62204 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55.5 (2 samples)
Network latency average = 8.46871 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Flit latency average = 6.95773 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0229722 (2 samples)
	minimum = 0.0181907 (2 samples)
	maximum = 0.027233 (2 samples)
Accepted packet rate average = 0.0229722 (2 samples)
	minimum = 0.0181907 (2 samples)
	maximum = 0.027233 (2 samples)
Injected flit rate average = 0.0633372 (2 samples)
	minimum = 0.0417792 (2 samples)
	maximum = 0.0847726 (2 samples)
Accepted flit rate average = 0.0633372 (2 samples)
	minimum = 0.0585072 (2 samples)
	maximum = 0.0875015 (2 samples)
Injected packet size average = 2.75712 (2 samples)
Accepted packet size average = 2.75712 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 14 sec (194 sec)
gpgpu_simulation_rate = 297411 (inst/sec)
gpgpu_simulation_rate = 5206 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 38739
gpu_sim_insn = 28848876
gpu_ipc =     744.6985
gpu_tot_sim_cycle = 1270883
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      68.0996
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4588
partiton_reqs_in_parallel = 852258
partiton_reqs_in_parallel_total    = 1793704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.0820
partiton_reqs_in_parallel_util = 852258
partiton_reqs_in_parallel_util_total    = 1793704
gpu_sim_cycle_parition_util = 38739
gpu_tot_sim_cycle_parition_util    = 81532
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     113.7829 GB/Sec
L2_BW_total  =      10.4426 GB/Sec
gpu_total_sim_rate=303672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1733452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14482, 13930, 13942, 14440, 14482, 13928, 13942, 14441, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 2014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 570
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94018	W0_Idle:249221	W0_Scoreboard:3391350	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 428 
maxdqlatency = 0 
maxmflatency = 690 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 1270882 
mrq_lat_table:62717 	10397 	7200 	14547 	18063 	14239 	8224 	4107 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94662 	44731 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	133321 	6601 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78646 	15150 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5374      5347      5224      5272      4968      4971      6240      6817      6276      6890      7488      7571      5269      5398      5473      5601 
dram[1]:      5392      5386      5239      5179      4825      4834      6285      6773      6339      6841      7429      8035      5268      5414      5479      5639 
dram[2]:      5414      5368      5223      5302      4819      4848      6233      6815      6278      6907      7493      8001      5266      5359      5473      5491 
dram[3]:      5390      5402      5265      5219      4807      4878      6277      6764      6329      6815      7420      8028      5267      5422      5480      5413 
dram[4]:      5408      5432      5205      5263      4785      4932      6244      6837      6279      6898      7492      7986      5272      5394      5478      5570 
dram[5]:      5392      5345      5214      5239      4874      4935      6312      6818      6335      6838      7424      8039      5403      5505      5484      5647 
dram[6]:      5387      5260      5192      5205      4782      4698      6258      6864      6266      6912      7487      7995      5289      5367      5549      5614 
dram[7]:      5366      5377      5221      5225      4858      4892      6318      6830      6345      6424      7424      8042      5427      5482      5472      5640 
dram[8]:      5372      5398      5181      5161      5154      5033      6283      6776      6284      6361      7511      8038      5380      5421      5592      5645 
dram[9]:      5359      5372      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5396      5426      5469      5620 
dram[10]:      5396      5391      5189      5170      5170      5058      6275      6764      6335      6890      7518      7656      5374      5448      5591      5645 
average row accesses per activate:
dram[0]:  9.411111  8.812500 12.000000 11.675675  9.975000  9.279070 11.338235  9.402439 11.393939 11.058824 11.612904 10.588235 10.373333 10.657535  9.465909  9.916667 
dram[1]:  9.613636  8.632653 10.846154 10.071428  9.441860  9.902439 11.338235 11.681818 10.162162  9.894737 10.285714  9.729730 10.657535 10.103896 10.960526 10.805195 
dram[2]:  9.191489  9.191489 11.131579 10.317073  8.826087  8.285714 10.694445  9.871795 11.058824 11.058824 10.909091  9.473684 10.373333  9.848102 10.303798 10.571428 
dram[3]: 10.536586  9.818182 10.317073  9.837210  9.022223  9.666667 11.323529 11.666667 10.742857 10.742857 10.371428  9.552631 10.957747 10.657535 11.150685 11.150685 
dram[4]:  9.600000  9.191489 10.071428 10.317073  8.630435  7.784314 10.861111 10.567568 10.742857 10.162162 11.000000  9.810811  9.848102  9.373494  9.939024  9.702381 
dram[5]: 10.575000 10.575000 10.536586 10.046512  9.452381  9.452381 10.025641 10.025641 10.162162  9.894737 10.069445  9.797297 11.969231 10.957747 10.723684  9.939024 
dram[6]: 10.317073 10.317073  9.818182  9.391304  8.446809  8.630435  9.775000  9.536586 11.750000 11.393939  9.797297 10.661765 10.213333  9.011765  9.686047  9.800000 
dram[7]: 10.575000  9.837210 11.368421 10.800000  9.022727  8.822222 10.567568 10.025641 11.121212 11.838710  9.448718  9.448718 11.784616 10.493151  9.465909  8.677083 
dram[8]:  9.613636  9.613636 10.536586 10.046512  9.925000  9.452381 10.025641  9.093023 11.468750 10.194445  9.448718  9.212500 10.520548  9.974026  9.916667 10.412500 
dram[9]: 10.800000  9.191489 11.076923 11.368421 10.179487  9.452381  9.775000  8.886364 11.121212 10.485714 10.528571 10.528571 11.462687 11.130435  9.963414  9.077778 
dram[10]:  9.191489  8.307693 10.800000  9.600000  9.925000  9.452381 10.289474 10.025641 10.485714 10.194445 10.573529 10.271428 10.739726 10.181818 10.341772  9.963414 
average row locality = 139890/13871 = 10.085070
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       567       576       576       543       543       527       527       512       512       489       489       524       524       561       561 
dram[1]:       567       567       567       567       550       550       527       527       512       512       489       489       524       524       561       560 
dram[2]:       576       576       567       567       550       550       526       526       512       512       489       489       524       524       551       551 
dram[3]:       576       576       567       567       550       550       526       526       512       512       492       492       524       524       551       551 
dram[4]:       576       576       567       567       541       541       532       532       512       512       492       492       524       524       552       552 
dram[5]:       567       567       576       576       541       541       532       532       512       512       491       491       524       524       552       552 
dram[6]:       567       567       576       576       541       541       532       532       512       512       491       491       518       518       561       561 
dram[7]:       567       567       576       576       541       541       532       532       503       503       497       497       518       518       561       561 
dram[8]:       567       567       576       576       541       541       532       532       503       503       497       497       520       520       561       561 
dram[9]:       576       576       576       576       541       541       532       532       503       503       497       497       520       520       553       553 
dram[10]:       576       576       576       576       541       541       532       532       503       503       488       488       528       528       553       553 
total reads: 94530
bank skew: 576/488 = 1.18
chip skew: 8599/8590 = 1.00
number of total write accesses:
dram[0]:       279       279       288       288       255       255       244       244       240       240       231       231       254       254       272       272 
dram[1]:       279       279       279       279       262       262       244       244       240       240       231       231       254       254       272       272 
dram[2]:       288       288       279       279       262       262       244       244       240       240       231       231       254       254       263       263 
dram[3]:       288       288       279       279       262       262       244       244       240       240       234       234       254       254       263       263 
dram[4]:       288       288       279       279       253       253       250       250       240       240       234       234       254       254       263       263 
dram[5]:       279       279       288       288       253       253       250       250       240       240       234       234       254       254       263       263 
dram[6]:       279       279       288       288       253       253       250       250       240       240       234       234       248       248       272       272 
dram[7]:       279       279       288       288       253       253       250       250       231       231       240       240       248       248       272       272 
dram[8]:       279       279       288       288       253       253       250       250       231       231       240       240       248       248       272       272 
dram[9]:       288       288       288       288       253       253       250       250       231       231       240       240       248       248       264       264 
dram[10]:       288       288       288       288       253       253       250       250       231       231       231       231       256       256       264       264 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:        233       220       223       217       225       222       227       220       221       217       220       218       222       217       224       219
dram[1]:        225       222       222       216       226       224       228       224       221       217       220       218       222       217       223       219
dram[2]:        225       223       222       219       225       223       227       222       222       217       219       218       223       217       224       218
dram[3]:        225       221       221       217       224       222       226       221       220       217       219       218       223       218       223       220
dram[4]:        225       222       221       219       225       221       226       222       224       219       220       218       221       217       223       218
dram[5]:        228       221       221       218       225       223       226       222       221       217       219       216       220       217       222       220
dram[6]:        227       224       222       218       227       222       225       222       222       218       220       218       222       216       224       221
dram[7]:        226       221       221       217       224       223       227       222       221       215       218       219       223       219       222       220
dram[8]:        226       224       223       219       227       222       226       223       222       217       220       217       223       218       222       218
dram[9]:        225       221       223       219       226       223       226       221       222       216       219       216       221       218       224       219
dram[10]:        227       225       222       218       225       221       225       222       222       217       221       217       221       217       224       220
maximum mf latency per bank:
dram[0]:        569       519       476       398       487       464       518       410       401       350       421       347       429       363       535       544
dram[1]:        528       538       407       415       508       505       480       423       442       361       442       498       639       346       518       525
dram[2]:        498       538       413       395       488       438       502       427       392       331       433       369       446       358       536       521
dram[3]:        501       493       610       397       475       462       469       450       442       349       448       488       690       386       511       554
dram[4]:        563       538       415       461       463       437       518       448       480       396       421       383       442       375       562       509
dram[5]:        542       499       403       359       450       411       475       463       439       341       432       358       398       433       521       554
dram[6]:        542       555       479       424       474       503       481       403       427       369       455       383       644       399       587       505
dram[7]:        558       529       428       397       445       488       477       426       448       328       446       395       444       457       526       582
dram[8]:        517       543       430       417       492       442       476       402       437       347       422       373       442       443       579       531
dram[9]:        564       505       447       407       464       438       522       385       425       324       424       366       471       425       567       557
dram[10]:        524       584       421       410       480       437       475       410       462       356       419       513       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169971 n_act=1233 n_pre=1217 n_req=12725 n_rd=34396 n_write=16504 bw_util=0.4558
n_activity=171981 dram_eff=0.5919
bk0: 2272a 203835i bk1: 2268a 203167i bk2: 2304a 201504i bk3: 2304a 202782i bk4: 2172a 204676i bk5: 2172a 204729i bk6: 2108a 205384i bk7: 2108a 205638i bk8: 2048a 204629i bk9: 2048a 205682i bk10: 1956a 206456i bk11: 1956a 206350i bk12: 2096a 204162i bk13: 2096a 204869i bk14: 2244a 202934i bk15: 2244a 204510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.14733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169983 n_act=1247 n_pre=1231 n_req=12715 n_rd=34372 n_write=16488 bw_util=0.4555
n_activity=171200 dram_eff=0.5942
bk0: 2268a 203413i bk1: 2268a 203032i bk2: 2268a 202168i bk3: 2268a 203538i bk4: 2200a 204389i bk5: 2200a 204373i bk6: 2108a 204875i bk7: 2108a 204836i bk8: 2048a 205046i bk9: 2048a 205409i bk10: 1956a 206501i bk11: 1956a 206489i bk12: 2096a 204099i bk13: 2096a 205152i bk14: 2244a 202984i bk15: 2240a 204240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.14438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169941 n_act=1274 n_pre=1258 n_req=12712 n_rd=34360 n_write=16488 bw_util=0.4554
n_activity=170520 dram_eff=0.5964
bk0: 2304a 202619i bk1: 2304a 202426i bk2: 2268a 201880i bk3: 2268a 201760i bk4: 2200a 203746i bk5: 2200a 203810i bk6: 2104a 204987i bk7: 2104a 205099i bk8: 2048a 205248i bk9: 2048a 205739i bk10: 1956a 206398i bk11: 1956a 206686i bk12: 2096a 204388i bk13: 2096a 204928i bk14: 2204a 203297i bk15: 2204a 204021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.14483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169997 n_act=1222 n_pre=1206 n_req=12724 n_rd=34384 n_write=16512 bw_util=0.4558
n_activity=171316 dram_eff=0.5942
bk0: 2304a 203554i bk1: 2304a 203492i bk2: 2268a 202269i bk3: 2268a 203009i bk4: 2200a 204464i bk5: 2200a 204206i bk6: 2104a 204643i bk7: 2104a 205861i bk8: 2048a 205111i bk9: 2048a 205644i bk10: 1968a 206290i bk11: 1968a 206256i bk12: 2096a 203943i bk13: 2096a 204125i bk14: 2204a 203647i bk15: 2204a 204819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.05485
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169877 n_act=1302 n_pre=1286 n_req=12714 n_rd=34368 n_write=16488 bw_util=0.4555
n_activity=171744 dram_eff=0.5922
bk0: 2304a 202468i bk1: 2304a 203154i bk2: 2268a 201881i bk3: 2268a 202696i bk4: 2164a 204584i bk5: 2164a 204692i bk6: 2128a 205543i bk7: 2128a 205288i bk8: 2048a 204355i bk9: 2048a 205161i bk10: 1968a 206167i bk11: 1968a 206471i bk12: 2096a 204238i bk13: 2096a 204270i bk14: 2208a 203637i bk15: 2208a 204213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.13112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=170005 n_act=1242 n_pre=1226 n_req=12712 n_rd=34360 n_write=16488 bw_util=0.4554
n_activity=171178 dram_eff=0.5941
bk0: 2268a 203082i bk1: 2268a 203104i bk2: 2304a 201942i bk3: 2304a 202437i bk4: 2164a 204688i bk5: 2164a 204340i bk6: 2128a 204939i bk7: 2128a 205042i bk8: 2048a 204937i bk9: 2048a 205388i bk10: 1964a 206606i bk11: 1964a 206716i bk12: 2096a 204318i bk13: 2096a 205115i bk14: 2208a 203988i bk15: 2208a 204410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.10835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169851 n_act=1295 n_pre=1279 n_req=12724 n_rd=34384 n_write=16512 bw_util=0.4558
n_activity=172081 dram_eff=0.5915
bk0: 2268a 202817i bk1: 2268a 203216i bk2: 2304a 201187i bk3: 2304a 203069i bk4: 2164a 204093i bk5: 2164a 205165i bk6: 2128a 205158i bk7: 2128a 205012i bk8: 2048a 204544i bk9: 2048a 205628i bk10: 1964a 206465i bk11: 1964a 206747i bk12: 2072a 205048i bk13: 2072a 204802i bk14: 2244a 203572i bk15: 2244a 203219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.18811
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169973 n_act=1258 n_pre=1242 n_req=12712 n_rd=34360 n_write=16488 bw_util=0.4554
n_activity=171399 dram_eff=0.5933
bk0: 2268a 203485i bk1: 2268a 203432i bk2: 2304a 202252i bk3: 2304a 202735i bk4: 2164a 204638i bk5: 2164a 204801i bk6: 2128a 204856i bk7: 2128a 204848i bk8: 2012a 205513i bk9: 2012a 206758i bk10: 1988a 206064i bk11: 1988a 205751i bk12: 2072a 204342i bk13: 2072a 204191i bk14: 2244a 203822i bk15: 2244a 204109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.1139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecd36ef1c0 :  mf: uid=1929376, sid19:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1270882), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169915 n_act=1280 n_pre=1264 n_req=12716 n_rd=34374 n_write=16488 bw_util=0.4555
n_activity=171744 dram_eff=0.5923
bk0: 2268a 203048i bk1: 2268a 203112i bk2: 2304a 200497i bk3: 2304a 202333i bk4: 2164a 204313i bk5: 2162a 204826i bk6: 2128a 205059i bk7: 2128a 204738i bk8: 2012a 204701i bk9: 2012a 205919i bk10: 1988a 206222i bk11: 1988a 206431i bk12: 2080a 204843i bk13: 2080a 205123i bk14: 2244a 203423i bk15: 2244a 204009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.19819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169973 n_act=1242 n_pre=1226 n_req=12720 n_rd=34384 n_write=16496 bw_util=0.4557
n_activity=171618 dram_eff=0.5929
bk0: 2304a 203117i bk1: 2304a 202917i bk2: 2304a 201611i bk3: 2304a 202757i bk4: 2164a 204558i bk5: 2164a 205104i bk6: 2128a 203868i bk7: 2128a 204637i bk8: 2012a 205173i bk9: 2012a 206218i bk10: 1988a 205695i bk11: 1988a 206748i bk12: 2080a 204340i bk13: 2080a 205205i bk14: 2212a 203720i bk15: 2212a 204539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.08072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=223321 n_nop=169919 n_act=1277 n_pre=1261 n_req=12716 n_rd=34376 n_write=16488 bw_util=0.4555
n_activity=171256 dram_eff=0.594
bk0: 2304a 202442i bk1: 2304a 202331i bk2: 2304a 201539i bk3: 2304a 202327i bk4: 2164a 204974i bk5: 2164a 205400i bk6: 2128a 204897i bk7: 2128a 204711i bk8: 2012a 205238i bk9: 2012a 206370i bk10: 1952a 206090i bk11: 1952a 206755i bk12: 2112a 204765i bk13: 2112a 204739i bk14: 2212a 203486i bk15: 2212a 204324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.18278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6399, Miss = 4300, Miss_rate = 0.672, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[1]: Access = 6373, Miss = 4299, Miss_rate = 0.675, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[2]: Access = 6370, Miss = 4297, Miss_rate = 0.675, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 6339, Miss = 4296, Miss_rate = 0.678, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 6336, Miss = 4295, Miss_rate = 0.678, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 6339, Miss = 4295, Miss_rate = 0.678, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 6348, Miss = 4298, Miss_rate = 0.677, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 6348, Miss = 4298, Miss_rate = 0.677, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[8]: Access = 6369, Miss = 4296, Miss_rate = 0.675, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[9]: Access = 6366, Miss = 4296, Miss_rate = 0.675, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[10]: Access = 6365, Miss = 4295, Miss_rate = 0.675, Pending_hits = 36, Reservation_fails = 1
L2_cache_bank[11]: Access = 6368, Miss = 4295, Miss_rate = 0.674, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[12]: Access = 6376, Miss = 4298, Miss_rate = 0.674, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[13]: Access = 6376, Miss = 4298, Miss_rate = 0.674, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[14]: Access = 6367, Miss = 4295, Miss_rate = 0.675, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[15]: Access = 6364, Miss = 4295, Miss_rate = 0.675, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[16]: Access = 6367, Miss = 4297, Miss_rate = 0.675, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[17]: Access = 6370, Miss = 4297, Miss_rate = 0.675, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[18]: Access = 6373, Miss = 4298, Miss_rate = 0.674, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[19]: Access = 6372, Miss = 4298, Miss_rate = 0.675, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 6366, Miss = 4297, Miss_rate = 0.675, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[21]: Access = 6365, Miss = 4297, Miss_rate = 0.675, Pending_hits = 41, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 94530
L2_total_cache_miss_rate = 0.6751
L2_total_cache_pending_hits = 696
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.143

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60081
	minimum = 6
	maximum = 50
Network latency average = 8.46926
	minimum = 6
	maximum = 50
Slowest packet = 230681
Flit latency average = 6.95046
	minimum = 6
	maximum = 46
Slowest flit = 636165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240095
	minimum = 0.0189994 (at node 0)
	maximum = 0.0284991 (at node 19)
Accepted packet rate average = 0.0240095
	minimum = 0.0189994 (at node 0)
	maximum = 0.0284991 (at node 19)
Injected flit rate average = 0.0661738
	minimum = 0.0437813 (at node 0)
	maximum = 0.0877175 (at node 34)
Accepted flit rate average= 0.0661738
	minimum = 0.0609221 (at node 0)
	maximum = 0.0913831 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61496 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.6667 (3 samples)
Network latency average = 8.46889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 6.95531 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.023318 (3 samples)
	minimum = 0.0184603 (3 samples)
	maximum = 0.027655 (3 samples)
Accepted packet rate average = 0.023318 (3 samples)
	minimum = 0.0184603 (3 samples)
	maximum = 0.027655 (3 samples)
Injected flit rate average = 0.0642828 (3 samples)
	minimum = 0.0424466 (3 samples)
	maximum = 0.0857542 (3 samples)
Accepted flit rate average = 0.0642828 (3 samples)
	minimum = 0.0593122 (3 samples)
	maximum = 0.0887954 (3 samples)
Injected packet size average = 2.75679 (3 samples)
Accepted packet size average = 2.75679 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 45 sec (285 sec)
gpgpu_simulation_rate = 303672 (inst/sec)
gpgpu_simulation_rate = 4459 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 39150
gpu_sim_insn = 28848876
gpu_ipc =     736.8806
gpu_tot_sim_cycle = 1532183
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      75.3144
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4856
partiton_reqs_in_parallel = 861300
partiton_reqs_in_parallel_total    = 2645962
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.2891
partiton_reqs_in_parallel_util = 861300
partiton_reqs_in_parallel_util_total    = 2645962
gpu_sim_cycle_parition_util = 39150
gpu_tot_sim_cycle_parition_util    = 120271
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     112.5884 GB/Sec
L2_BW_total  =      11.5385 GB/Sec
gpu_total_sim_rate=303672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2312680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19314, 18567, 18589, 19255, 19310, 18566, 18589, 19261, 4839, 4641, 4655, 4811, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 2039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123847	W0_Idle:264693	W0_Scoreboard:4531449	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 1532182 
mrq_lat_table:82855 	12989 	9330 	20117 	25371 	19469 	10899 	5064 	420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123856 	62030 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	177932 	8484 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105515 	19611 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5224      5275      5042      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5611 
dram[1]:      5420      5409      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5277      5414      5479      5639 
dram[2]:      5420      5368      5223      5302      4839      4860      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5390      5402      5265      5219      4842      4943      6277      6764      6329      6815      7420      8028      5275      5422      5480      5438 
dram[4]:      5419      5432      5205      5312      4785      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5615 
dram[5]:      5392      5355      5214      5239      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5484      5647 
dram[6]:      5423      5318      5231      5221      4801      4768      6258      6864      6266      6912      7487      7995      5435      5459      5556      5614 
dram[7]:      5372      5377      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5435      5482      5472      5640 
dram[8]:      5410      5409      5250      5180      5154      5033      6283      6776      6284      6361      7511      8038      5380      5421      5592      5645 
dram[9]:      5359      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5412      5437      5500      5635 
dram[10]:      5410      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5381      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.840278  7.230769  9.762712  9.600000  8.437500  8.307693  8.650000  7.746269  9.185185  8.857142  8.642858  8.344828  8.913794  9.232142  7.723404  7.510345 
dram[1]:  8.057143  7.324676  8.676923  8.057143  7.432433  7.971014  8.508197  8.650000  8.551724  8.266666  7.934426  7.682539  8.762712  8.338710  8.312977  8.119403 
dram[2]:  7.480519  7.578948  8.812500  8.545455  7.142857  6.875000  8.633333  7.848485  8.857142  8.406779  8.491228  8.066667  8.762712  8.338710  8.444445  8.312500 
dram[3]:  8.347826  8.000000  8.676923  8.057143  6.875000  7.236842  8.779661  9.087719  8.857142  8.857142  8.561403  7.870968  8.913794  8.616667  9.016949  8.580646 
dram[4]:  8.228572  7.890411  8.173913  8.545455  7.078948  6.810127  8.092308  7.850746  8.857142  8.406779  9.037037  8.413794  8.338710  7.602941  8.520000  8.007519 
dram[5]:  8.676923  8.417911  8.861539  8.597015  6.987013  7.078948  8.483871  8.349206  8.000000  7.630769  8.271187  8.133333  9.574074  8.913794  8.801653  8.007519 
dram[6]:  8.676923  8.812500  8.470589  8.000000  6.810127  6.810127  7.850746  7.969697  9.358491  8.857142  8.133333  8.413794  9.089286  7.712121  7.834532  8.007353 
dram[7]:  8.545455  7.621622  9.142858  8.470589  7.270270  6.810127  8.622951  8.218750  8.066667  9.490196  8.131147  8.266666  9.425926  8.483334  7.408163  6.936306 
dram[8]:  8.057143  8.173913  8.727273  8.347826  8.406250  7.911765  7.623188  7.205480  9.132075  8.491228  7.515152  7.402985  8.793103  8.225806  7.834532  7.948905 
dram[9]:  9.000000  7.783784  9.000000  8.861539  8.406250  8.029851  8.092308  7.305555  8.962963  8.491228  8.000000  8.406779  9.107142  8.644068  8.160305  7.272109 
dram[10]:  7.578948  7.200000  8.347826  7.680000  8.151515  7.685714  7.969697  7.850746  8.642858  8.203390  8.491228  8.066667  8.965517  8.813560  8.351562  7.475524 
average row locality = 186514/22813 = 8.175777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       757       756       768       768       732       732       706       706       672       672       660       660       700       700       737       737 
dram[1]:       756       756       756       756       742       742       706       706       672       672       660       660       700       700       737       736 
dram[2]:       768       768       756       756       742       742       704       704       672       672       660       660       700       700       724       724 
dram[3]:       768       768       756       756       742       742       704       704       672       672       664       664       700       700       724       724 
dram[4]:       768       768       756       756       730       730       712       712       672       672       664       664       700       700       725       725 
dram[5]:       756       756       768       768       730       730       712       712       672       672       664       664       700       700       725       725 
dram[6]:       756       756       768       768       730       730       712       712       672       672       664       664       692       692       737       737 
dram[7]:       756       756       768       768       730       730       712       712       660       660       672       672       692       692       737       737 
dram[8]:       756       756       768       768       730       730       712       712       660       660       672       672       694       694       737       737 
dram[9]:       768       768       768       768       730       730       712       712       660       660       672       672       694       694       727       727 
dram[10]:       768       768       768       768       730       730       712       712       660       660       660       660       704       704       727       727 
total reads: 126034
bank skew: 768/660 = 1.16
chip skew: 11463/11452 = 1.00
number of total write accesses:
dram[0]:       372       372       384       384       348       348       332       332       320       320       308       308       334       334       352       352 
dram[1]:       372       372       372       372       358       358       332       332       320       320       308       308       334       334       352       352 
dram[2]:       384       384       372       372       358       358       332       332       320       320       308       308       334       334       340       340 
dram[3]:       384       384       372       372       358       358       332       332       320       320       312       312       334       334       340       340 
dram[4]:       384       384       372       372       346       346       340       340       320       320       312       312       334       334       340       340 
dram[5]:       372       372       384       384       346       346       340       340       320       320       312       312       334       334       340       340 
dram[6]:       372       372       384       384       346       346       340       340       320       320       312       312       326       326       352       352 
dram[7]:       372       372       384       384       346       346       340       340       308       308       320       320       326       326       352       352 
dram[8]:       372       372       384       384       346       346       340       340       308       308       320       320       326       326       352       352 
dram[9]:       384       384       384       384       346       346       340       340       308       308       320       320       326       326       342       342 
dram[10]:       384       384       384       384       346       346       340       340       308       308       308       308       336       336       342       342 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:        231       220       223       218       223       220       225       219       221       217       221       219       224       219       226       221
dram[1]:        224       222       222       217       223       222       226       222       221       218       221       219       223       220       226       222
dram[2]:        225       223       222       220       222       220       225       220       221       217       219       218       224       219       225       220
dram[3]:        225       222       221       217       223       220       224       220       221       218       220       219       225       220       225       222
dram[4]:        224       222       222       220       222       219       223       220       224       219       220       218       223       219       226       220
dram[5]:        227       222       221       218       223       220       225       220       221       218       220       217       223       219       226       223
dram[6]:        227       224       223       218       224       220       223       220       222       218       221       218       223       218       227       223
dram[7]:        226       221       220       218       221       221       226       220       221       215       219       219       224       221       225       223
dram[8]:        225       224       224       219       224       220       224       221       221       218       220       218       225       220       226       221
dram[9]:        225       221       223       219       223       220       224       219       221       216       219       217       222       220       226       222
dram[10]:        225       224       222       219       223       219       223       220       222       218       221       218       223       219       226       223
maximum mf latency per bank:
dram[0]:        569       519       476       430       487       464       518       410       401       351       421       347       429       380       535       544
dram[1]:        528       538       443       415       508       505       526       423       442       361       442       553       639       392       518       525
dram[2]:        498       538       413       415       488       438       502       427       392       367       433       369       446       374       536       521
dram[3]:        501       513       610       420       475       462       469       450       513       397       448       536       695       386       511       554
dram[4]:        563       538       430       461       463       437       518       448       540       396       421       383       442       375       562       509
dram[5]:        542       522       403       397       466       411       495       463       439       341       432       358       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       403       487       369       497       383       644       399       587       505
dram[7]:        558       529       428       397       445       488       498       427       448       362       446       395       448       457       526       582
dram[8]:        517       543       430       417       492       442       476       402       437       364       422       438       689       443       579       531
dram[9]:        564       505       447       415       464       438       522       385       425       360       424       366       471       425       567       557
dram[10]:        524       584       421       410       480       446       478       410       462       374       419       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224153 n_act=2013 n_pre=1997 n_req=16963 n_rd=45852 n_write=22000 bw_util=0.4584
n_activity=231426 dram_eff=0.5864
bk0: 3028a 269403i bk1: 3024a 268567i bk2: 3072a 266478i bk3: 3072a 267977i bk4: 2928a 270377i bk5: 2928a 270961i bk6: 2824a 271108i bk7: 2824a 271593i bk8: 2688a 270999i bk9: 2688a 272172i bk10: 2640a 272860i bk11: 2640a 272901i bk12: 2800a 270530i bk13: 2800a 271347i bk14: 2948a 269222i bk15: 2948a 270836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.10899
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224053 n_act=2083 n_pre=2067 n_req=16953 n_rd=45828 n_write=21984 bw_util=0.4582
n_activity=231078 dram_eff=0.5869
bk0: 3024a 268969i bk1: 3024a 268346i bk2: 3024a 267239i bk3: 3024a 269159i bk4: 2968a 269657i bk5: 2968a 269856i bk6: 2824a 270432i bk7: 2824a 270882i bk8: 2688a 271246i bk9: 2688a 272005i bk10: 2640a 273024i bk11: 2640a 273063i bk12: 2800a 270011i bk13: 2800a 270885i bk14: 2948a 269107i bk15: 2944a 270341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.1223
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224055 n_act=2092 n_pre=2076 n_req=16948 n_rd=45808 n_write=21984 bw_util=0.458
n_activity=230051 dram_eff=0.5894
bk0: 3072a 267978i bk1: 3072a 267653i bk2: 3024a 266793i bk3: 3024a 266803i bk4: 2968a 269260i bk5: 2968a 269442i bk6: 2816a 270817i bk7: 2816a 270977i bk8: 2688a 271471i bk9: 2688a 272219i bk10: 2640a 272856i bk11: 2640a 273444i bk12: 2800a 270651i bk13: 2800a 271070i bk14: 2896a 269600i bk15: 2896a 270717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.11196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801ef680, atomic=0 1 entries : 0x7fecd1e3e120 :  mf: uid=2572019, sid01:w11, part=3, addr=0x801ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1532182), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224103 n_act=2036 n_pre=2020 n_req=16964 n_rd=45840 n_write=22016 bw_util=0.4585
n_activity=230991 dram_eff=0.5875
bk0: 3072a 268949i bk1: 3072a 268937i bk2: 3024a 267541i bk3: 3024a 268611i bk4: 2968a 269553i bk5: 2968a 269538i bk6: 2816a 270318i bk7: 2816a 272073i bk8: 2688a 271488i bk9: 2688a 272168i bk10: 2656a 272730i bk11: 2656a 272509i bk12: 2800a 269886i bk13: 2800a 270074i bk14: 2896a 269717i bk15: 2896a 271184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.06207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224027 n_act=2102 n_pre=2086 n_req=16950 n_rd=45816 n_write=21984 bw_util=0.4581
n_activity=230586 dram_eff=0.5881
bk0: 3072a 267837i bk1: 3072a 268846i bk2: 3024a 266769i bk3: 3024a 267959i bk4: 2920a 270318i bk5: 2920a 270566i bk6: 2848a 271425i bk7: 2848a 271110i bk8: 2688a 270349i bk9: 2688a 271439i bk10: 2656a 272721i bk11: 2656a 273007i bk12: 2800a 270309i bk13: 2800a 270472i bk14: 2900a 269572i bk15: 2900a 271051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.09271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224123 n_act=2054 n_pre=2038 n_req=16950 n_rd=45816 n_write=21984 bw_util=0.4581
n_activity=230484 dram_eff=0.5883
bk0: 3024a 268785i bk1: 3024a 268681i bk2: 3072a 266874i bk3: 3072a 267963i bk4: 2920a 270297i bk5: 2920a 269978i bk6: 2848a 270645i bk7: 2848a 271199i bk8: 2688a 271373i bk9: 2688a 271579i bk10: 2656a 272791i bk11: 2656a 273045i bk12: 2800a 270404i bk13: 2800a 271311i bk14: 2900a 269885i bk15: 2900a 270818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.11793
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=223981 n_act=2093 n_pre=2077 n_req=16966 n_rd=45848 n_write=22016 bw_util=0.4585
n_activity=231711 dram_eff=0.5858
bk0: 3024a 268247i bk1: 3024a 268874i bk2: 3072a 266012i bk3: 3072a 268474i bk4: 2920a 269046i bk5: 2920a 270831i bk6: 2848a 271243i bk7: 2848a 271247i bk8: 2688a 270750i bk9: 2688a 272048i bk10: 2656a 273181i bk11: 2656a 273313i bk12: 2768a 271596i bk13: 2768a 271494i bk14: 2948a 269432i bk15: 2948a 269556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.15896
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224043 n_act=2094 n_pre=2078 n_req=16950 n_rd=45816 n_write=21984 bw_util=0.4581
n_activity=231322 dram_eff=0.5862
bk0: 3024a 268956i bk1: 3024a 268969i bk2: 3072a 267255i bk3: 3072a 267918i bk4: 2920a 270164i bk5: 2920a 270572i bk6: 2848a 270576i bk7: 2848a 270797i bk8: 2640a 271775i bk9: 2640a 273889i bk10: 2688a 272391i bk11: 2688a 271939i bk12: 2768a 270867i bk13: 2768a 270694i bk14: 2948a 269775i bk15: 2948a 269885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.0851
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecc6ec2bb0 :  mf: uid=2572020, sid01:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1532182), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224020 n_act=2098 n_pre=2082 n_req=16954 n_rd=45831 n_write=21984 bw_util=0.4582
n_activity=231169 dram_eff=0.5867
bk0: 3024a 268722i bk1: 3024a 268727i bk2: 3072a 265038i bk3: 3072a 267739i bk4: 2920a 270080i bk5: 2920a 270339i bk6: 2848a 270655i bk7: 2847a 270575i bk8: 2640a 271090i bk9: 2640a 272624i bk10: 2688a 272761i bk11: 2688a 272932i bk12: 2776a 270997i bk13: 2776a 271169i bk14: 2948a 269501i bk15: 2948a 269904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.17169
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224099 n_act=2042 n_pre=2026 n_req=16962 n_rd=45848 n_write=22000 bw_util=0.4584
n_activity=231502 dram_eff=0.5862
bk0: 3072a 268327i bk1: 3072a 268546i bk2: 3072a 266499i bk3: 3072a 267677i bk4: 2920a 270746i bk5: 2920a 270902i bk6: 2848a 269810i bk7: 2848a 270796i bk8: 2640a 271706i bk9: 2640a 273123i bk10: 2688a 272089i bk11: 2688a 273156i bk12: 2776a 270823i bk13: 2776a 271753i bk14: 2908a 270047i bk15: 2908a 270744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05614
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296015 n_nop=224001 n_act=2107 n_pre=2091 n_req=16954 n_rd=45832 n_write=21984 bw_util=0.4582
n_activity=230821 dram_eff=0.5876
bk0: 3072a 268178i bk1: 3072a 267408i bk2: 3072a 266393i bk3: 3072a 267105i bk4: 2920a 270295i bk5: 2920a 271140i bk6: 2848a 270590i bk7: 2848a 270742i bk8: 2640a 271773i bk9: 2640a 273016i bk10: 2640a 272705i bk11: 2640a 273380i bk12: 2816a 270968i bk13: 2816a 271302i bk14: 2908a 269787i bk15: 2908a 270447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.14663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8514, Miss = 5732, Miss_rate = 0.673, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[1]: Access = 8488, Miss = 5731, Miss_rate = 0.675, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[2]: Access = 8484, Miss = 5729, Miss_rate = 0.675, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[3]: Access = 8452, Miss = 5728, Miss_rate = 0.678, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 8448, Miss = 5726, Miss_rate = 0.678, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 8452, Miss = 5726, Miss_rate = 0.677, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[6]: Access = 8464, Miss = 5730, Miss_rate = 0.677, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 8464, Miss = 5730, Miss_rate = 0.677, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[8]: Access = 8482, Miss = 5727, Miss_rate = 0.675, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[9]: Access = 8478, Miss = 5727, Miss_rate = 0.676, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[10]: Access = 8478, Miss = 5727, Miss_rate = 0.676, Pending_hits = 40, Reservation_fails = 1
L2_cache_bank[11]: Access = 8482, Miss = 5727, Miss_rate = 0.675, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[12]: Access = 8492, Miss = 5731, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[13]: Access = 8492, Miss = 5731, Miss_rate = 0.675, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[14]: Access = 8480, Miss = 5727, Miss_rate = 0.675, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[15]: Access = 8476, Miss = 5727, Miss_rate = 0.676, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[16]: Access = 8480, Miss = 5729, Miss_rate = 0.676, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 8484, Miss = 5729, Miss_rate = 0.675, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[18]: Access = 8488, Miss = 5731, Miss_rate = 0.675, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[19]: Access = 8486, Miss = 5731, Miss_rate = 0.675, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[20]: Access = 8478, Miss = 5729, Miss_rate = 0.676, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[21]: Access = 8478, Miss = 5729, Miss_rate = 0.676, Pending_hits = 49, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 126034
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 852
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.144

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48101
	minimum = 6
	maximum = 42
Network latency average = 8.36431
	minimum = 6
	maximum = 38
Slowest packet = 280883
Flit latency average = 6.80369
	minimum = 6
	maximum = 34
Slowest flit = 856718
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237574
	minimum = 0.0188 (at node 5)
	maximum = 0.0282 (at node 0)
Accepted packet rate average = 0.0237574
	minimum = 0.0188 (at node 5)
	maximum = 0.0282 (at node 0)
Injected flit rate average = 0.0654791
	minimum = 0.0433217 (at node 5)
	maximum = 0.0867966 (at node 34)
Accepted flit rate average= 0.0654791
	minimum = 0.0602825 (at node 5)
	maximum = 0.0904238 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58147 (4 samples)
	minimum = 6 (4 samples)
	maximum = 50.75 (4 samples)
Network latency average = 8.44275 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49 (4 samples)
Flit latency average = 6.9174 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0234278 (4 samples)
	minimum = 0.0185452 (4 samples)
	maximum = 0.0277913 (4 samples)
Accepted packet rate average = 0.0234278 (4 samples)
	minimum = 0.0185452 (4 samples)
	maximum = 0.0277913 (4 samples)
Injected flit rate average = 0.0645818 (4 samples)
	minimum = 0.0426654 (4 samples)
	maximum = 0.0860148 (4 samples)
Accepted flit rate average = 0.0645818 (4 samples)
	minimum = 0.0595548 (4 samples)
	maximum = 0.0892025 (4 samples)
Injected packet size average = 2.75663 (4 samples)
Accepted packet size average = 2.75663 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 20 sec (380 sec)
gpgpu_simulation_rate = 303672 (inst/sec)
gpgpu_simulation_rate = 4032 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 38792
gpu_sim_insn = 28848876
gpu_ipc =     743.6811
gpu_tot_sim_cycle = 1793125
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      80.4430
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5268
partiton_reqs_in_parallel = 853424
partiton_reqs_in_parallel_total    = 3507262
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.4319
partiton_reqs_in_parallel_util = 853424
partiton_reqs_in_parallel_util_total    = 3507262
gpu_sim_cycle_parition_util = 38792
gpu_tot_sim_cycle_parition_util    = 159421
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     113.6274 GB/Sec
L2_BW_total  =      12.3176 GB/Sec
gpu_total_sim_rate=303672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2891908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24141, 23202, 23236, 24077, 24137, 23202, 23236, 24075, 4839, 4641, 4655, 4811, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 2074
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:154059	W0_Idle:279766	W0_Scoreboard:5655159	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 1793124 
mrq_lat_table:104129 	17040 	11801 	24494 	30665 	24123 	14031 	6362 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156795 	75578 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	222198 	10711 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131784 	24639 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	378 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5224      5275      5042      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5611 
dram[1]:      5420      5409      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5277      5414      5479      5639 
dram[2]:      5420      5368      5223      5302      4839      4860      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5390      5402      5265      5219      4842      4943      6277      6764      6329      6815      7420      8028      5275      5422      5480      5438 
dram[4]:      5419      5432      5205      5312      4785      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5615 
dram[5]:      5392      5355      5214      5239      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5484      5647 
dram[6]:      5423      5318      5231      5221      4801      4768      6258      6864      6266      6912      7487      7995      5435      5459      5556      5614 
dram[7]:      5372      5377      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5435      5482      5472      5640 
dram[8]:      5410      5409      5250      5180      5154      5033      6283      6776      6284      6361      7511      8038      5380      5421      5592      5645 
dram[9]:      5359      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5412      5437      5500      5635 
dram[10]:      5410      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5381      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.930380  8.294118 11.076923 10.909091  9.557143  9.291667  9.847328  8.896552 10.487395 10.146341  9.788618  9.480315 10.117188 10.443548  9.000000  8.770700 
dram[1]:  9.276316  8.493976  9.929578  9.276316  8.407408  8.960526  9.699248  9.847328  9.826772  9.526717  8.918518  8.661871  9.961538  9.522058  9.629371  9.424658 
dram[2]:  8.571428  8.674699 10.071428  9.791667  8.204820  7.827586  9.832061  9.006993 10.146341  9.674418  9.632000  9.190840  9.961538  9.522058  9.753623  9.478873 
dram[3]:  9.600000  9.230769  9.929578  9.276316  7.827586  8.204820  9.984496 10.304000 10.146341 10.146341  9.559055  8.861314 10.117188  9.810606 10.196970  9.753623 
dram[4]:  9.350649  9.000000  9.400000  9.791667  8.024096  7.655172  9.276596  9.020690 10.146341  9.674418 10.201681  9.559055  9.522058  8.750000  9.832117  9.163265 
dram[5]:  9.791667  9.527027 10.140845  9.863013  7.928571  8.024096  9.688889  9.547445  9.244445  8.851064  9.403101  9.259542 10.791667 10.117188  9.977777  9.163265 
dram[6]:  9.791667  9.929578  9.729730  9.230769  7.744186  7.835294  9.020690  9.146853 10.666667 10.146341  9.259542  9.551181 10.282258  8.854167  9.119205  9.304054 
dram[7]:  9.657535  8.703704 10.434783  9.729730  8.222222  7.744186  9.834586  9.410072  9.297709 10.778761  9.270677  9.412213 10.625000  9.659091  8.552795  8.052631 
dram[8]:  9.155844  9.276316 10.000000  9.600000  9.514286  9.000000  8.778523  8.331210 10.410256  9.744000  8.622377  8.503448  9.984375  9.397058  9.119205  9.241611 
dram[9]: 10.140845  8.888889 10.285714 10.140845  9.514286  9.123287  9.276596  8.438709 10.235294  9.744000  9.133333  9.558140 10.306452  9.830770  9.447553  8.391304 
dram[10]:  8.780488  8.372093  9.600000  8.888889  9.250000  8.763158  9.146853  9.020690  9.902439  9.441860  9.472441  9.045113 10.187500 10.030769  9.650000  8.716129 
average row locality = 233138/24949 = 9.344583
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       946       945       960       960       909       909       880       880       848       848       819       819       874       874       929       929 
dram[1]:       945       945       945       945       921       921       880       880       848       848       819       819       874       874       929       928 
dram[2]:       960       960       945       945       921       921       878       878       848       848       819       819       874       874       913       913 
dram[3]:       960       960       945       945       921       921       878       878       848       848       824       824       874       874       913       913 
dram[4]:       960       960       945       945       906       906       888       888       848       848       824       824       874       874       914       914 
dram[5]:       945       945       960       960       906       906       888       888       848       848       823       823       874       874       914       914 
dram[6]:       945       945       960       960       906       906       888       888       848       848       823       823       864       864       929       929 
dram[7]:       945       945       960       960       906       906       888       888       833       833       833       833       864       864       929       929 
dram[8]:       945       945       960       960       906       906       888       888       833       833       833       833       867       867       929       929 
dram[9]:       960       960       960       960       906       906       888       888       833       833       833       833       867       867       916       916 
dram[10]:       960       960       960       960       906       906       888       888       833       833       818       818       880       880       916       916 
total reads: 157538
bank skew: 960/818 = 1.17
chip skew: 14329/14316 = 1.00
number of total write accesses:
dram[0]:       465       465       480       480       429       429       410       410       400       400       385       385       421       421       448       448 
dram[1]:       465       465       465       465       441       441       410       410       400       400       385       385       421       421       448       448 
dram[2]:       480       480       465       465       441       441       410       410       400       400       385       385       421       421       433       433 
dram[3]:       480       480       465       465       441       441       410       410       400       400       390       390       421       421       433       433 
dram[4]:       480       480       465       465       426       426       420       420       400       400       390       390       421       421       433       433 
dram[5]:       465       465       480       480       426       426       420       420       400       400       390       390       421       421       433       433 
dram[6]:       465       465       480       480       426       426       420       420       400       400       390       390       411       411       448       448 
dram[7]:       465       465       480       480       426       426       420       420       385       385       400       400       411       411       448       448 
dram[8]:       465       465       480       480       426       426       420       420       385       385       400       400       411       411       448       448 
dram[9]:       480       480       480       480       426       426       420       420       385       385       400       400       411       411       435       435 
dram[10]:       480       480       480       480       426       426       420       420       385       385       385       385       424       424       435       435 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:        230       220       222       218       224       221       226       220       221       217       220       219       222       218       224       220
dram[1]:        224       222       222       216       224       223       227       223       221       218       220       218       223       218       224       220
dram[2]:        225       223       222       219       223       221       226       221       221       217       219       218       224       217       224       218
dram[3]:        224       222       221       216       224       221       225       221       221       218       219       218       224       219       224       221
dram[4]:        225       222       222       219       224       220       224       220       224       219       220       218       222       218       225       219
dram[5]:        227       222       221       218       224       222       226       221       221       218       220       216       222       218       224       222
dram[6]:        227       224       222       218       225       221       224       221       222       218       221       217       222       217       225       222
dram[7]:        226       222       220       217       223       222       227       221       221       215       219       218       223       219       224       222
dram[8]:        226       224       223       218       224       221       225       221       221       218       220       217       224       218       224       220
dram[9]:        225       221       223       219       225       221       225       221       222       216       219       217       221       219       225       220
dram[10]:        225       224       222       218       224       220       224       221       221       217       221       217       222       218       225       221
maximum mf latency per bank:
dram[0]:        569       519       476       430       487       464       518       410       401       369       421       347       429       380       535       544
dram[1]:        528       538       443       415       508       505       526       423       442       361       442       553       639       392       518       525
dram[2]:        506       538       413       415       488       438       502       427       392       367       433       369       446       374       536       521
dram[3]:        501       513       610       420       475       462       469       450       513       397       448       536       695       397       511       554
dram[4]:        563       538       430       461       463       437       518       448       540       396       421       383       442       433       562       546
dram[5]:        542       522       403       397       466       411       495       463       439       355       432       358       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       407       487       369       497       383       644       399       587       515
dram[7]:        558       532       428       397       445       488       498       427       448       362       446       395       448       457       526       582
dram[8]:        523       543       430       417       492       442       476       402       437       364       422       438       689       443       579       531
dram[9]:        564       529       447       415       464       438       522       397       425       360       424       366       471       425       567       557
dram[10]:        524       584       421       410       480       446       478       410       462       374       419       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecc6191c20 :  mf: uid=3214664, sid09:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1793124), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278832 n_act=2205 n_pre=2189 n_req=21205 n_rd=57315 n_write=27504 bw_util=0.4609
n_activity=287776 dram_eff=0.5895
bk0: 3784a 335213i bk1: 3780a 334400i bk2: 3840a 331421i bk3: 3840a 333245i bk4: 3636a 336603i bk5: 3635a 337427i bk6: 3520a 337270i bk7: 3520a 337872i bk8: 3392a 336879i bk9: 3392a 338638i bk10: 3276a 339945i bk11: 3276a 339309i bk12: 3496a 336230i bk13: 3496a 337477i bk14: 3716a 334594i bk15: 3716a 336474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.12296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278743 n_act=2277 n_pre=2261 n_req=21191 n_rd=57284 n_write=27480 bw_util=0.4606
n_activity=286875 dram_eff=0.5909
bk0: 3780a 334410i bk1: 3780a 333602i bk2: 3780a 332191i bk3: 3780a 334699i bk4: 3684a 335933i bk5: 3684a 335952i bk6: 3520a 336382i bk7: 3520a 337471i bk8: 3392a 337130i bk9: 3392a 338315i bk10: 3276a 339512i bk11: 3276a 339836i bk12: 3496a 335716i bk13: 3496a 337153i bk14: 3716a 334102i bk15: 3712a 335847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.12471
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278745 n_act=2286 n_pre=2270 n_req=21186 n_rd=57264 n_write=27480 bw_util=0.4605
n_activity=285902 dram_eff=0.5928
bk0: 3840a 333637i bk1: 3840a 333082i bk2: 3780a 331590i bk3: 3780a 332643i bk4: 3684a 335606i bk5: 3684a 335262i bk6: 3512a 337074i bk7: 3512a 337440i bk8: 3392a 337584i bk9: 3392a 338511i bk10: 3276a 339615i bk11: 3276a 340233i bk12: 3496a 336429i bk13: 3496a 337070i bk14: 3652a 334975i bk15: 3652a 336923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.11458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278769 n_act=2234 n_pre=2218 n_req=21206 n_rd=57304 n_write=27520 bw_util=0.4609
n_activity=287212 dram_eff=0.5907
bk0: 3840a 334484i bk1: 3840a 334431i bk2: 3780a 332740i bk3: 3780a 334652i bk4: 3684a 335830i bk5: 3684a 335619i bk6: 3512a 336249i bk7: 3512a 338657i bk8: 3392a 337409i bk9: 3392a 338409i bk10: 3296a 339086i bk11: 3296a 339407i bk12: 3496a 335465i bk13: 3496a 336191i bk14: 3652a 335306i bk15: 3652a 337264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.07869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278709 n_act=2300 n_pre=2284 n_req=21188 n_rd=57272 n_write=27480 bw_util=0.4606
n_activity=286618 dram_eff=0.5914
bk0: 3840a 332999i bk1: 3840a 334591i bk2: 3780a 331889i bk3: 3780a 333630i bk4: 3624a 336393i bk5: 3624a 337208i bk6: 3552a 337940i bk7: 3552a 337410i bk8: 3392a 336539i bk9: 3392a 337885i bk10: 3296a 339328i bk11: 3296a 339936i bk12: 3496a 335896i bk13: 3496a 336167i bk14: 3656a 334703i bk15: 3656a 336811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.11715
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecc792a2d0 :  mf: uid=3214662, sid09:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1793122), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278813 n_act=2252 n_pre=2236 n_req=21186 n_rd=57264 n_write=27480 bw_util=0.4605
n_activity=286602 dram_eff=0.5914
bk0: 3780a 334330i bk1: 3780a 334403i bk2: 3840a 332027i bk3: 3840a 333409i bk4: 3624a 336431i bk5: 3624a 336445i bk6: 3552a 336824i bk7: 3552a 337220i bk8: 3392a 337689i bk9: 3392a 337847i bk10: 3292a 339522i bk11: 3292a 339894i bk12: 3496a 336226i bk13: 3496a 337234i bk14: 3656a 335378i bk15: 3656a 336392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.13083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278667 n_act=2285 n_pre=2269 n_req=21206 n_rd=57304 n_write=27520 bw_util=0.4609
n_activity=287405 dram_eff=0.5903
bk0: 3780a 333974i bk1: 3780a 334408i bk2: 3840a 330618i bk3: 3840a 333873i bk4: 3624a 335145i bk5: 3624a 337264i bk6: 3552a 337806i bk7: 3552a 337403i bk8: 3392a 336570i bk9: 3392a 338195i bk10: 3292a 339483i bk11: 3292a 340299i bk12: 3456a 337467i bk13: 3456a 337546i bk14: 3716a 334298i bk15: 3716a 335216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.16807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278733 n_act=2292 n_pre=2276 n_req=21186 n_rd=57264 n_write=27480 bw_util=0.4605
n_activity=287216 dram_eff=0.5901
bk0: 3780a 334358i bk1: 3780a 334533i bk2: 3840a 332289i bk3: 3840a 333589i bk4: 3624a 336354i bk5: 3624a 337007i bk6: 3552a 336872i bk7: 3552a 336782i bk8: 3332a 337862i bk9: 3332a 340470i bk10: 3332a 339073i bk11: 3332a 338834i bk12: 3456a 336736i bk13: 3456a 336816i bk14: 3716a 334947i bk15: 3716a 335595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.09872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecc752f1e0 :  mf: uid=3214663, sid07:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1793124), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278717 n_act=2288 n_pre=2272 n_req=21192 n_rd=57288 n_write=27480 bw_util=0.4606
n_activity=287236 dram_eff=0.5902
bk0: 3780a 334082i bk1: 3780a 334090i bk2: 3840a 329729i bk3: 3840a 333455i bk4: 3624a 336440i bk5: 3624a 336744i bk6: 3552a 336797i bk7: 3552a 337278i bk8: 3332a 337217i bk9: 3332a 339221i bk10: 3332a 339260i bk11: 3332a 339738i bk12: 3468a 337148i bk13: 3468a 337509i bk14: 3716a 335032i bk15: 3716a 335520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.16551
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278793 n_act=2234 n_pre=2218 n_req=21200 n_rd=57304 n_write=27496 bw_util=0.4608
n_activity=287448 dram_eff=0.59
bk0: 3840a 333758i bk1: 3840a 334099i bk2: 3840a 331457i bk3: 3840a 333172i bk4: 3624a 336931i bk5: 3624a 337499i bk6: 3552a 335835i bk7: 3552a 337159i bk8: 3332a 337693i bk9: 3332a 339644i bk10: 3332a 338645i bk11: 3332a 339964i bk12: 3468a 336613i bk13: 3468a 337638i bk14: 3664a 335615i bk15: 3664a 336457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.09396
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368045 n_nop=278699 n_act=2297 n_pre=2281 n_req=21192 n_rd=57288 n_write=27480 bw_util=0.4606
n_activity=286696 dram_eff=0.5913
bk0: 3840a 333969i bk1: 3840a 332899i bk2: 3840a 331268i bk3: 3840a 332813i bk4: 3624a 336363i bk5: 3624a 337875i bk6: 3552a 336713i bk7: 3552a 337178i bk8: 3332a 337959i bk9: 3332a 339473i bk10: 3272a 339089i bk11: 3272a 340175i bk12: 3520a 336810i bk13: 3520a 337463i bk14: 3664a 335273i bk15: 3664a 336340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.14554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10628, Miss = 7165, Miss_rate = 0.674, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[1]: Access = 10603, Miss = 7164, Miss_rate = 0.676, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[2]: Access = 10598, Miss = 7161, Miss_rate = 0.676, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 10565, Miss = 7160, Miss_rate = 0.678, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 10560, Miss = 7158, Miss_rate = 0.678, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 10565, Miss = 7158, Miss_rate = 0.678, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[6]: Access = 10580, Miss = 7163, Miss_rate = 0.677, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[7]: Access = 10580, Miss = 7163, Miss_rate = 0.677, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[8]: Access = 10596, Miss = 7159, Miss_rate = 0.676, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 10591, Miss = 7159, Miss_rate = 0.676, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[10]: Access = 10590, Miss = 7158, Miss_rate = 0.676, Pending_hits = 43, Reservation_fails = 1
L2_cache_bank[11]: Access = 10595, Miss = 7158, Miss_rate = 0.676, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[12]: Access = 10608, Miss = 7163, Miss_rate = 0.675, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[13]: Access = 10608, Miss = 7163, Miss_rate = 0.675, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[14]: Access = 10593, Miss = 7158, Miss_rate = 0.676, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[15]: Access = 10588, Miss = 7158, Miss_rate = 0.676, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[16]: Access = 10593, Miss = 7161, Miss_rate = 0.676, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[17]: Access = 10598, Miss = 7161, Miss_rate = 0.676, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[18]: Access = 10603, Miss = 7163, Miss_rate = 0.676, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[19]: Access = 10601, Miss = 7163, Miss_rate = 0.676, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[20]: Access = 10591, Miss = 7161, Miss_rate = 0.676, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[21]: Access = 10590, Miss = 7161, Miss_rate = 0.676, Pending_hits = 52, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 157538
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 917
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5781
	minimum = 6
	maximum = 44
Network latency average = 8.45343
	minimum = 6
	maximum = 42
Slowest packet = 398578
Flit latency average = 6.93333
	minimum = 6
	maximum = 39
Slowest flit = 1162993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 7)
Accepted packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 7)
Injected flit rate average = 0.0660834
	minimum = 0.0437215 (at node 0)
	maximum = 0.0875976 (at node 34)
Accepted flit rate average= 0.0660834
	minimum = 0.0608389 (at node 0)
	maximum = 0.0912583 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5808 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49.4 (5 samples)
Network latency average = 8.44488 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47.6 (5 samples)
Flit latency average = 6.92059 (5 samples)
	minimum = 6 (5 samples)
	maximum = 44.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0235376 (5 samples)
	minimum = 0.0186308 (5 samples)
	maximum = 0.027925 (5 samples)
Accepted packet rate average = 0.0235376 (5 samples)
	minimum = 0.0186308 (5 samples)
	maximum = 0.027925 (5 samples)
Injected flit rate average = 0.0648821 (5 samples)
	minimum = 0.0428766 (5 samples)
	maximum = 0.0863314 (5 samples)
Accepted flit rate average = 0.0648821 (5 samples)
	minimum = 0.0598116 (5 samples)
	maximum = 0.0896136 (5 samples)
Injected packet size average = 2.75653 (5 samples)
Accepted packet size average = 2.75653 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 55 sec (475 sec)
gpgpu_simulation_rate = 303672 (inst/sec)
gpgpu_simulation_rate = 3775 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 39060
gpu_sim_insn = 28848876
gpu_ipc =     738.5785
gpu_tot_sim_cycle = 2054335
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      84.2576
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5546
partiton_reqs_in_parallel = 859320
partiton_reqs_in_parallel_total    = 4360686
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.5410
partiton_reqs_in_parallel_util = 859320
partiton_reqs_in_parallel_util_total    = 4360686
gpu_sim_cycle_parition_util = 39060
gpu_tot_sim_cycle_parition_util    = 198213
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     112.8478 GB/Sec
L2_BW_total  =      12.8970 GB/Sec
gpu_total_sim_rate=303672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3471136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28968, 27842, 27883, 28899, 28964, 27843, 27883, 28887, 4839, 4641, 4655, 4811, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 2106
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184223	W0_Idle:295079	W0_Scoreboard:6794224	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 2054334 
mrq_lat_table:124652 	19810 	13891 	30183 	37803 	29213 	16474 	7232 	504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	186206 	92665 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	266825 	12576 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	158552 	29211 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	455 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5224      5275      5042      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5630 
dram[1]:      5420      5409      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5373      5473      5479      5639 
dram[2]:      5426      5368      5223      5302      4839      4860      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5397      5407      5265      5328      4842      4943      6277      6764      6329      6815      7420      8028      5379      5422      5480      5438 
dram[4]:      5428      5432      5205      5326      4785      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5392      5357      5214      5341      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5484      5647 
dram[6]:      5427      5319      5231      5221      5065      4827      6258      6864      6266      6912      7487      7995      5435      5459      5571      5615 
dram[7]:      5372      5377      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5435      5482      5472      5640 
dram[8]:      5421      5409      5250      5180      5154      5060      6283      6776      6284      6361      7511      8038      5380      5463      5592      5645 
dram[9]:      5365      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5438      5437      5500      5635 
dram[10]:      5416      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5381      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.766055  7.293103  9.494506  9.391304  8.100000  8.019802  8.602210  7.984615  9.358491  9.128835  8.591716  8.393064  8.862857  8.762712  7.630841  7.422727 
dram[1]:  8.057143  7.421052  8.545455  7.906542  7.500000  7.857143  8.698324  8.602210  8.406779  8.043243  7.446154  7.523316  9.177515  8.762712  8.417526  8.039409 
dram[2]:  7.714286  7.646018  9.000000  8.460000  7.051282  6.762295  8.681564  7.888325  9.128835  8.701755  8.591716  8.203390  8.762712  8.206349  8.627027  8.020101 
dram[3]:  8.228572  7.926606  8.905263  8.376238  7.236842  7.366071  8.681564  8.779661  8.804733  8.701755  8.178771  7.585492  9.070175  8.862857  8.534760  8.184615 
dram[4]:  8.000000  7.578948  8.545455  8.545455  6.897436  6.560976  8.176166  7.850746  9.018182  8.804733  8.981595  8.662722  8.294118  7.716418  8.774725  7.905941 
dram[5]:  8.134615  8.134615  9.191489  9.000000  7.141593  7.141593  8.176166  8.261780  8.043243  7.790576  8.271187  7.828877  9.515337  8.862857  8.231958  7.905941 
dram[6]:  8.213593  8.545455  8.470589  8.074766  6.781513  6.781513  8.092308  7.850746  9.358491  8.910180  8.178771  8.462428  8.826590  7.673367  8.165000  8.124378 
dram[7]:  8.376238  7.553571  9.290322  8.554456  7.336364  6.897436  8.349206  8.092308  8.393064  8.907975  8.502857  8.601156  9.484472  8.826590  7.355856  6.919491 
dram[8]:  7.981132  8.057143  8.470589  8.228572  8.070000  7.759615  7.929648  7.550239  9.248407  8.491228  7.630769  7.477387  8.644068  8.095238  7.927185  8.084158 
dram[9]:  8.470589  7.714286  9.094737  8.727273  8.151515  7.911765  7.929648  7.550239  9.132075  8.694611  8.043243  8.601156  9.272727  8.453038  7.857843  7.156250 
dram[10]:  7.578948  7.322034  8.388350  7.783784  8.319588  7.613207  8.261780  7.929648  8.694611  8.111732  8.203390  7.848649  8.914286  9.017341  8.481482  7.633333 
average row locality = 279762/34273 = 8.162752
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1135      1134      1152      1152      1098      1098      1059      1059      1008      1008       990       990      1050      1050      1105      1105 
dram[1]:      1134      1134      1134      1134      1113      1113      1059      1059      1008      1008       990       990      1050      1050      1105      1104 
dram[2]:      1152      1152      1134      1134      1113      1113      1056      1056      1008      1008       990       990      1050      1050      1086      1086 
dram[3]:      1152      1152      1134      1134      1113      1113      1056      1056      1008      1008       996       996      1050      1050      1086      1086 
dram[4]:      1152      1152      1134      1134      1095      1095      1068      1068      1008      1008       996       996      1050      1050      1087      1087 
dram[5]:      1134      1134      1152      1152      1095      1095      1068      1068      1008      1008       996       996      1050      1050      1087      1087 
dram[6]:      1134      1134      1152      1152      1095      1095      1068      1068      1008      1008       996       996      1038      1038      1105      1105 
dram[7]:      1134      1134      1152      1152      1095      1095      1068      1068       990       990      1008      1008      1038      1038      1105      1105 
dram[8]:      1134      1134      1152      1152      1095      1095      1068      1068       990       990      1008      1008      1041      1041      1105      1105 
dram[9]:      1152      1152      1152      1152      1095      1095      1068      1068       990       990      1008      1008      1041      1041      1090      1090 
dram[10]:      1152      1152      1152      1152      1095      1095      1068      1068       990       990       990       990      1056      1056      1090      1090 
total reads: 189042
bank skew: 1152/990 = 1.16
chip skew: 17193/17178 = 1.00
number of total write accesses:
dram[0]:       558       558       576       576       522       522       498       498       480       480       462       462       501       501       528       528 
dram[1]:       558       558       558       558       537       537       498       498       480       480       462       462       501       501       528       528 
dram[2]:       576       576       558       558       537       537       498       498       480       480       462       462       501       501       510       510 
dram[3]:       576       576       558       558       537       537       498       498       480       480       468       468       501       501       510       510 
dram[4]:       576       576       558       558       519       519       510       510       480       480       468       468       501       501       510       510 
dram[5]:       558       558       576       576       519       519       510       510       480       480       468       468       501       501       510       510 
dram[6]:       558       558       576       576       519       519       510       510       480       480       468       468       489       489       528       528 
dram[7]:       558       558       576       576       519       519       510       510       462       462       480       480       489       489       528       528 
dram[8]:       558       558       576       576       519       519       510       510       462       462       480       480       489       489       528       528 
dram[9]:       576       576       576       576       519       519       510       510       462       462       480       480       489       489       513       513 
dram[10]:       576       576       576       576       519       519       510       510       462       462       462       462       504       504       513       513 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:        229       220       222       218       223       220       224       219       221       217       221       219       223       219       226       222
dram[1]:        224       222       222       216       223       222       226       221       221       217       221       218       224       219       226       222
dram[2]:        225       223       222       219       222       220       224       219       221       217       219       218       225       219       226       220
dram[3]:        225       222       221       217       223       220       224       219       220       218       220       218       225       220       225       222
dram[4]:        226       222       222       219       222       219       222       219       223       218       220       218       223       219       226       221
dram[5]:        227       222       221       218       223       220       224       220       221       218       220       217       222       219       225       223
dram[6]:        226       224       222       218       223       220       223       219       221       217       221       218       223       218       226       223
dram[7]:        225       222       221       218       221       220       225       220       220       215       219       219       223       220       225       223
dram[8]:        226       224       223       218       223       220       224       220       221       217       220       217       224       220       225       221
dram[9]:        225       222       223       219       223       220       224       220       222       216       219       217       222       220       226       221
dram[10]:        225       224       222       218       223       219       223       219       221       217       221       217       223       219       226       222
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       401       369       421       347       454       505       535       544
dram[1]:        528       538       443       415       508       505       526       423       442       361       442       553       639       392       518       525
dram[2]:        553       538       433       415       488       438       502       427       448       367       433       434       664       374       536       521
dram[3]:        501       513       610       420       517       462       469       450       513       397       448       536       695       397       511       554
dram[4]:        563       538       430       461       463       437       518       448       540       396       421       555       442       433       562       546
dram[5]:        542       522       413       397       466       411       495       463       439       397       454       364       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       407       487       369       497       383       644       399       587       515
dram[7]:        558       532       428       397       445       492       498       427       448       362       446       395       448       457       526       582
dram[8]:        523       543       438       417       492       442       476       402       437       364       422       454       689       443       579       531
dram[9]:        564       529       447       436       481       438       522       397       464       360       424       366       471       425       567       557
dram[10]:        524       584       421       410       494       446       478       410       462       374       427       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7fecbc052470 :  mf: uid=3857308, sid15:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2054331), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332726 n_act=3045 n_pre=3029 n_req=25443 n_rd=68772 n_write=33000 bw_util=0.462
n_activity=347135 dram_eff=0.5864
bk0: 4540a 400455i bk1: 4536a 399393i bk2: 4608a 396307i bk3: 4608a 398358i bk4: 4392a 401914i bk5: 4392a 402922i bk6: 4236a 403003i bk7: 4236a 403796i bk8: 4032a 403022i bk9: 4032a 405433i bk10: 3960a 406431i bk11: 3960a 405764i bk12: 4200a 402102i bk13: 4200a 403639i bk14: 4420a 400153i bk15: 4420a 402081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.10548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332606 n_act=3133 n_pre=3117 n_req=25429 n_rd=68740 n_write=32976 bw_util=0.4617
n_activity=346747 dram_eff=0.5867
bk0: 4536a 399771i bk1: 4536a 398634i bk2: 4536a 397111i bk3: 4536a 400088i bk4: 4452a 401097i bk5: 4452a 401404i bk6: 4236a 401870i bk7: 4236a 403351i bk8: 4032a 403216i bk9: 4032a 404957i bk10: 3960a 405579i bk11: 3960a 406081i bk12: 4200a 401503i bk13: 4200a 403480i bk14: 4420a 399952i bk15: 4416a 402005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.09228
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332656 n_act=3122 n_pre=3106 n_req=25422 n_rd=68712 n_write=32976 bw_util=0.4616
n_activity=345155 dram_eff=0.5892
bk0: 4608a 398561i bk1: 4608a 397875i bk2: 4536a 396565i bk3: 4536a 397616i bk4: 4452a 400206i bk5: 4452a 399995i bk6: 4224a 402997i bk7: 4224a 403303i bk8: 4032a 404141i bk9: 4032a 404600i bk10: 3960a 406191i bk11: 3960a 406929i bk12: 4200a 402293i bk13: 4200a 403381i bk14: 4344a 401165i bk15: 4344a 403161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332668 n_act=3068 n_pre=3052 n_req=25446 n_rd=68760 n_write=33024 bw_util=0.4621
n_activity=346970 dram_eff=0.5867
bk0: 4608a 399509i bk1: 4608a 399546i bk2: 4536a 398162i bk3: 4536a 400061i bk4: 4452a 400795i bk5: 4452a 401091i bk6: 4224a 401835i bk7: 4224a 404867i bk8: 4032a 403823i bk9: 4032a 404908i bk10: 3984a 405306i bk11: 3984a 405460i bk12: 4200a 401632i bk13: 4200a 402448i bk14: 4344a 401091i bk15: 4344a 403323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.05589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332588 n_act=3152 n_pre=3136 n_req=25424 n_rd=68720 n_write=32976 bw_util=0.4617
n_activity=346354 dram_eff=0.5872
bk0: 4608a 397272i bk1: 4608a 399610i bk2: 4536a 396886i bk3: 4536a 399202i bk4: 4380a 401580i bk5: 4380a 402178i bk6: 4272a 403563i bk7: 4272a 403298i bk8: 4032a 402527i bk9: 4032a 404471i bk10: 3984a 406047i bk11: 3984a 406691i bk12: 4200a 401970i bk13: 4200a 402140i bk14: 4348a 400668i bk15: 4348a 402827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.08515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332680 n_act=3106 n_pre=3090 n_req=25424 n_rd=68720 n_write=32976 bw_util=0.4617
n_activity=346285 dram_eff=0.5874
bk0: 4536a 399810i bk1: 4536a 399581i bk2: 4608a 396732i bk3: 4608a 398752i bk4: 4380a 401641i bk5: 4380a 402169i bk6: 4272a 401954i bk7: 4272a 403166i bk8: 4032a 403542i bk9: 4032a 403857i bk10: 3984a 405765i bk11: 3984a 405839i bk12: 4200a 402406i bk13: 4200a 403230i bk14: 4348a 401112i bk15: 4348a 402652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.09818
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7fecce014690 :  mf: uid=3857307, sid15:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2054334), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332508 n_act=3145 n_pre=3129 n_req=25448 n_rd=68766 n_write=33024 bw_util=0.4621
n_activity=347025 dram_eff=0.5866
bk0: 4536a 399359i bk1: 4536a 399557i bk2: 4608a 395325i bk3: 4608a 399000i bk4: 4380a 400332i bk5: 4380a 402310i bk6: 4272a 403700i bk7: 4270a 403053i bk8: 4032a 402475i bk9: 4032a 405033i bk10: 3984a 405765i bk11: 3984a 406718i bk12: 4152a 403443i bk13: 4152a 404169i bk14: 4420a 400436i bk15: 4420a 401434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.11041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332636 n_act=3128 n_pre=3112 n_req=25424 n_rd=68720 n_write=32976 bw_util=0.4617
n_activity=346466 dram_eff=0.587
bk0: 4536a 399926i bk1: 4536a 399661i bk2: 4608a 396965i bk3: 4608a 398407i bk4: 4380a 401654i bk5: 4380a 402446i bk6: 4272a 402364i bk7: 4272a 402696i bk8: 3960a 404252i bk9: 3960a 407033i bk10: 4032a 405110i bk11: 4032a 405111i bk12: 4152a 403005i bk13: 4152a 403455i bk14: 4420a 400777i bk15: 4420a 401290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.06802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332572 n_act=3148 n_pre=3132 n_req=25430 n_rd=68744 n_write=32976 bw_util=0.4618
n_activity=346883 dram_eff=0.5865
bk0: 4536a 399431i bk1: 4536a 398975i bk2: 4608a 394318i bk3: 4608a 398515i bk4: 4380a 401488i bk5: 4380a 402168i bk6: 4272a 402237i bk7: 4272a 403248i bk8: 3960a 403322i bk9: 3960a 405857i bk10: 4032a 405148i bk11: 4032a 406024i bk12: 4164a 403008i bk13: 4164a 403872i bk14: 4420a 400746i bk15: 4420a 401791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.12997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332652 n_act=3084 n_pre=3068 n_req=25442 n_rd=68768 n_write=33000 bw_util=0.462
n_activity=347305 dram_eff=0.586
bk0: 4608a 398678i bk1: 4608a 399231i bk2: 4608a 395961i bk3: 4608a 398023i bk4: 4380a 402200i bk5: 4380a 402855i bk6: 4272a 401648i bk7: 4272a 402912i bk8: 3960a 404058i bk9: 3960a 406344i bk10: 4032a 404927i bk11: 4032a 406484i bk12: 4164a 403155i bk13: 4164a 404318i bk14: 4360a 401502i bk15: 4360a 403084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0592
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440572 n_nop=332582 n_act=3143 n_pre=3127 n_req=25430 n_rd=68744 n_write=32976 bw_util=0.4618
n_activity=346174 dram_eff=0.5877
bk0: 4608a 398918i bk1: 4608a 397480i bk2: 4608a 396094i bk3: 4608a 398021i bk4: 4380a 401789i bk5: 4380a 403448i bk6: 4272a 402297i bk7: 4272a 403079i bk8: 3960a 404600i bk9: 3960a 406105i bk10: 3960a 405324i bk11: 3960a 406572i bk12: 4224a 402790i bk13: 4224a 403602i bk14: 4360a 401267i bk15: 4360a 402351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.11314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12743, Miss = 8597, Miss_rate = 0.675, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 12718, Miss = 8596, Miss_rate = 0.676, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 12712, Miss = 8593, Miss_rate = 0.676, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[3]: Access = 12678, Miss = 8592, Miss_rate = 0.678, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[4]: Access = 12672, Miss = 8589, Miss_rate = 0.678, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 12678, Miss = 8589, Miss_rate = 0.677, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[6]: Access = 12696, Miss = 8595, Miss_rate = 0.677, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 12696, Miss = 8595, Miss_rate = 0.677, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[8]: Access = 12709, Miss = 8590, Miss_rate = 0.676, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[9]: Access = 12703, Miss = 8590, Miss_rate = 0.676, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[10]: Access = 12703, Miss = 8590, Miss_rate = 0.676, Pending_hits = 47, Reservation_fails = 1
L2_cache_bank[11]: Access = 12709, Miss = 8590, Miss_rate = 0.676, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[12]: Access = 12724, Miss = 8596, Miss_rate = 0.676, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[13]: Access = 12724, Miss = 8596, Miss_rate = 0.676, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[14]: Access = 12706, Miss = 8590, Miss_rate = 0.676, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[15]: Access = 12700, Miss = 8590, Miss_rate = 0.676, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[16]: Access = 12706, Miss = 8593, Miss_rate = 0.676, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[17]: Access = 12712, Miss = 8593, Miss_rate = 0.676, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[18]: Access = 12718, Miss = 8596, Miss_rate = 0.676, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[19]: Access = 12715, Miss = 8596, Miss_rate = 0.676, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[20]: Access = 12703, Miss = 8593, Miss_rate = 0.676, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[21]: Access = 12703, Miss = 8593, Miss_rate = 0.676, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 189042
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 1095
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48432
	minimum = 6
	maximum = 40
Network latency average = 8.36402
	minimum = 6
	maximum = 40
Slowest packet = 467081
Flit latency average = 6.8034
	minimum = 6
	maximum = 36
Slowest flit = 1449930
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238122
	minimum = 0.0188433 (at node 0)
	maximum = 0.0282649 (at node 15)
Accepted packet rate average = 0.0238122
	minimum = 0.0188433 (at node 0)
	maximum = 0.0282649 (at node 15)
Injected flit rate average = 0.0656299
	minimum = 0.0434215 (at node 0)
	maximum = 0.0869966 (at node 34)
Accepted flit rate average= 0.0656299
	minimum = 0.0604214 (at node 0)
	maximum = 0.0906321 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.56472 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.8333 (6 samples)
Network latency average = 8.43141 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.3333 (6 samples)
Flit latency average = 6.90106 (6 samples)
	minimum = 6 (6 samples)
	maximum = 43.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0235834 (6 samples)
	minimum = 0.0186662 (6 samples)
	maximum = 0.0279817 (6 samples)
Accepted packet rate average = 0.0235834 (6 samples)
	minimum = 0.0186662 (6 samples)
	maximum = 0.0279817 (6 samples)
Injected flit rate average = 0.0650068 (6 samples)
	minimum = 0.0429674 (6 samples)
	maximum = 0.0864422 (6 samples)
Accepted flit rate average = 0.0650068 (6 samples)
	minimum = 0.0599132 (6 samples)
	maximum = 0.0897834 (6 samples)
Injected packet size average = 2.75647 (6 samples)
Accepted packet size average = 2.75647 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 30 sec (570 sec)
gpgpu_simulation_rate = 303672 (inst/sec)
gpgpu_simulation_rate = 3604 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 38831
gpu_sim_insn = 28848876
gpu_ipc =     742.9341
gpu_tot_sim_cycle = 2315316
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      87.2201
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6184
partiton_reqs_in_parallel = 854282
partiton_reqs_in_parallel_total    = 5220006
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.6235
partiton_reqs_in_parallel_util = 854282
partiton_reqs_in_parallel_util_total    = 5220006
gpu_sim_cycle_parition_util = 38831
gpu_tot_sim_cycle_parition_util    = 237273
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     113.5133 GB/Sec
L2_BW_total  =      13.3470 GB/Sec
gpu_total_sim_rate=303672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33796, 32475, 32530, 33717, 33797, 32482, 32535, 33720, 9680, 9280, 9315, 6010, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 2133
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 689
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:214438	W0_Idle:310382	W0_Scoreboard:7917259	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 2315315 
mrq_lat_table:146788 	23793 	16500 	34539 	42951 	33530 	19211 	8510 	564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	219550 	105817 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	311305 	14593 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	184905 	34159 	652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	530 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5224      5275      5042      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5630 
dram[1]:      5420      5409      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5373      5473      5479      5639 
dram[2]:      5426      5368      5223      5302      4839      4860      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5397      5407      5265      5328      4842      4943      6277      6764      6329      6815      7420      8028      5379      5422      5480      5438 
dram[4]:      5428      5432      5205      5326      4785      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5392      5357      5214      5341      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5484      5647 
dram[6]:      5427      5319      5231      5221      5065      4827      6258      6864      6266      6912      7487      7995      5435      5459      5571      5615 
dram[7]:      5372      5377      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5435      5482      5472      5640 
dram[8]:      5421      5409      5250      5180      5154      5060      6283      6776      6284      6361      7511      8038      5380      5463      5592      5645 
dram[9]:      5365      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5438      5437      5500      5635 
dram[10]:      5416      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5381      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.512931  8.024390 10.391752 10.285714  8.858491  8.694445  9.421875  8.781553 10.258823 10.022988  9.274725  9.075269  9.689839  9.587301  8.500000  8.280172 
dram[1]:  8.812500  8.157024  9.400000  8.734513  8.170940  8.535714  9.521052  9.421875  9.276596  8.897959  8.115385  8.194175 10.011049  9.587301  9.235577  8.847926 
dram[2]:  8.470589  8.400000  9.870000  9.311320  7.772358  7.410853  9.505263  8.682693 10.022988  9.582417  9.274725  8.884211  9.587301  9.014925  9.532995  8.900474 
dram[3]:  9.081081  8.689655  9.772277  9.224299  7.900826  8.033613  9.505263  9.606383  9.688889  9.582417  8.864583  8.262136  9.901639  9.689839  9.343284  8.985646 
dram[4]:  8.765218  8.330579  9.400000  9.400000  7.540323  7.137404  8.990196  8.650944  9.909091  9.688889  9.781610  9.455556  9.105528  8.507042  9.685567  8.780374 
dram[5]:  8.891891  8.812500 10.080000  9.882353  7.791667  7.791667  8.990196  9.079208  8.897959  8.633663  8.952632  8.505000 10.354285  9.689839  9.033654  8.699074 
dram[6]:  8.972727  9.224299  9.333333  8.920354  7.420635  7.420635  8.902913  8.650944 10.258823  9.797752  8.952632  9.244565  9.643243  8.454976  9.061320  9.018780 
dram[7]:  9.138889  8.294118 10.181818  9.420561  7.991453  7.540323  9.170000  8.902913  9.250000  9.781610  9.196809  9.295699 10.312139  9.643243  8.209402  7.745968 
dram[8]:  8.657895  8.734513  9.333333  9.081081  8.820755  8.500000  8.733334  8.336364 10.130953  9.351648  8.393204  8.233334  9.460318  8.895522  8.811927  8.976636 
dram[9]:  9.247706  8.470589  9.980198  9.600000  8.904762  8.577982  8.733334  8.336364 10.011765  9.561798  8.732324  9.295699 10.101695  9.264249  8.726851  7.987288 
dram[10]:  8.330579  8.064000  9.247706  8.615385  9.077670  8.348214  9.079208  8.733334  9.561798  8.957894  8.878947  8.520202  9.754011  9.859460  9.378109  8.490991 
average row locality = 326386/36445 = 8.955577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1324      1323      1344      1344      1275      1275      1233      1233      1184      1184      1149      1149      1224      1224      1297      1297 
dram[1]:      1323      1323      1323      1323      1292      1292      1233      1233      1184      1184      1149      1149      1224      1224      1297      1296 
dram[2]:      1344      1344      1323      1323      1292      1292      1230      1230      1184      1184      1149      1149      1224      1224      1275      1275 
dram[3]:      1344      1344      1323      1323      1292      1292      1230      1230      1184      1184      1156      1156      1224      1224      1275      1275 
dram[4]:      1344      1344      1323      1323      1271      1271      1244      1244      1184      1184      1156      1156      1224      1224      1276      1276 
dram[5]:      1323      1323      1344      1344      1271      1271      1244      1244      1184      1184      1155      1155      1224      1224      1276      1276 
dram[6]:      1323      1323      1344      1344      1271      1271      1244      1244      1184      1184      1155      1155      1210      1210      1297      1297 
dram[7]:      1323      1323      1344      1344      1271      1271      1244      1244      1163      1163      1169      1169      1210      1210      1297      1297 
dram[8]:      1323      1323      1344      1344      1271      1271      1244      1244      1163      1163      1169      1169      1214      1214      1297      1297 
dram[9]:      1344      1344      1344      1344      1271      1271      1244      1244      1163      1163      1169      1169      1214      1214      1279      1279 
dram[10]:      1344      1344      1344      1344      1271      1271      1244      1244      1163      1163      1148      1148      1232      1232      1279      1279 
total reads: 220546
bank skew: 1344/1148 = 1.17
chip skew: 20059/20042 = 1.00
number of total write accesses:
dram[0]:       651       651       672       672       603       603       576       576       560       560       539       539       588       588       624       624 
dram[1]:       651       651       651       651       620       620       576       576       560       560       539       539       588       588       624       624 
dram[2]:       672       672       651       651       620       620       576       576       560       560       539       539       588       588       603       603 
dram[3]:       672       672       651       651       620       620       576       576       560       560       546       546       588       588       603       603 
dram[4]:       672       672       651       651       599       599       590       590       560       560       546       546       588       588       603       603 
dram[5]:       651       651       672       672       599       599       590       590       560       560       546       546       588       588       603       603 
dram[6]:       651       651       672       672       599       599       590       590       560       560       546       546       574       574       624       624 
dram[7]:       651       651       672       672       599       599       590       590       539       539       560       560       574       574       624       624 
dram[8]:       651       651       672       672       599       599       590       590       539       539       560       560       574       574       624       624 
dram[9]:       672       672       672       672       599       599       590       590       539       539       560       560       574       574       606       606 
dram[10]:       672       672       672       672       599       599       590       590       539       539       539       539       592       592       606       606 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:        228       220       222       218       224       221       225       219       221       217       220       219       223       218       225       221
dram[1]:        224       222       221       216       223       222       226       221       220       217       221       218       223       218       224       221
dram[2]:        225       223       222       219       223       220       225       220       221       217       219       218       224       217       224       219
dram[3]:        225       222       221       216       223       220       225       220       220       218       219       218       224       219       224       221
dram[4]:        226       222       221       218       223       219       223       220       223       218       220       218       222       218       225       220
dram[5]:        227       222       221       218       224       221       225       220       221       218       220       217       221       218       224       221
dram[6]:        227       224       222       218       224       221       224       220       221       217       221       217       222       217       225       222
dram[7]:        226       222       220       218       222       221       226       220       220       215       219       218       222       219       224       222
dram[8]:        226       224       223       218       224       220       225       221       221       217       220       217       224       219       224       220
dram[9]:        225       222       223       218       224       220       224       220       222       216       219       217       221       219       224       220
dram[10]:        225       223       222       218       223       220       224       220       220       217       220       217       222       218       225       221
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       401       369       421       348       454       505       535       544
dram[1]:        528       538       443       415       508       505       526       423       442       393       442       553       639       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       448       367       433       434       664       399       536       521
dram[3]:        501       513       610       420       517       462       469       450       513       397       448       536       695       424       511       554
dram[4]:        563       538       430       461       463       437       518       448       540       396       421       555       442       433       562       546
dram[5]:        542       522       413       397       466       411       495       463       439       397       454       364       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       407       487       369       497       393       644       417       587       522
dram[7]:        558       532       428       397       445       492       498       427       448       383       446       395       448       457       526       582
dram[8]:        523       543       438       417       492       442       476       402       437       364       422       454       689       443       579       531
dram[9]:        564       529       447       436       481       438       522       397       464       414       424       366       471       425       567       557
dram[10]:        524       584       421       410       494       446       478       410       462       374       427       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecbc6520d0 :  mf: uid=4499952, sid25:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2315315), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387470 n_act=3241 n_pre=3225 n_req=29685 n_rd=80234 n_write=38504 bw_util=0.4632
n_activity=403049 dram_eff=0.5892
bk0: 5296a 466086i bk1: 5292a 464901i bk2: 5376a 461417i bk3: 5376a 464015i bk4: 5100a 468193i bk5: 5098a 469054i bk6: 4932a 469524i bk7: 4932a 470036i bk8: 4736a 469119i bk9: 4736a 472191i bk10: 4596a 473183i bk11: 4596a 472432i bk12: 4896a 468089i bk13: 4896a 469979i bk14: 5188a 465111i bk15: 5188a 467859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.10063
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387352 n_act=3335 n_pre=3319 n_req=29667 n_rd=80196 n_write=38472 bw_util=0.4629
n_activity=402408 dram_eff=0.5898
bk0: 5292a 465161i bk1: 5292a 464139i bk2: 5292a 462097i bk3: 5292a 465454i bk4: 5168a 467340i bk5: 5168a 467587i bk6: 4932a 468188i bk7: 4932a 469739i bk8: 4736a 469675i bk9: 4736a 471373i bk10: 4596a 472384i bk11: 4596a 472818i bk12: 4896a 467248i bk13: 4896a 469774i bk14: 5188a 465273i bk15: 5184a 467351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387414 n_act=3318 n_pre=3302 n_req=29660 n_rd=80168 n_write=38472 bw_util=0.4628
n_activity=400809 dram_eff=0.592
bk0: 5376a 463926i bk1: 5376a 463315i bk2: 5292a 461371i bk3: 5292a 463287i bk4: 5168a 466370i bk5: 5168a 466159i bk6: 4920a 469310i bk7: 4920a 469404i bk8: 4736a 469863i bk9: 4736a 470926i bk10: 4596a 472826i bk11: 4596a 473618i bk12: 4896a 468160i bk13: 4896a 469439i bk14: 5100a 466310i bk15: 5100a 469151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387402 n_act=3268 n_pre=3252 n_req=29688 n_rd=80224 n_write=38528 bw_util=0.4633
n_activity=402654 dram_eff=0.5898
bk0: 5376a 464918i bk1: 5376a 465093i bk2: 5292a 463385i bk3: 5292a 465713i bk4: 5168a 466748i bk5: 5168a 467436i bk6: 4920a 468197i bk7: 4920a 471520i bk8: 4736a 470255i bk9: 4736a 471012i bk10: 4624a 471880i bk11: 4624a 471751i bk12: 4896a 467333i bk13: 4896a 468397i bk14: 5100a 466796i bk15: 5100a 469279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.0477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387346 n_act=3348 n_pre=3332 n_req=29662 n_rd=80176 n_write=38472 bw_util=0.4629
n_activity=402479 dram_eff=0.5896
bk0: 5376a 462877i bk1: 5376a 465283i bk2: 5292a 462191i bk3: 5292a 465117i bk4: 5084a 467864i bk5: 5084a 468207i bk6: 4976a 469985i bk7: 4976a 469934i bk8: 4736a 468344i bk9: 4736a 470835i bk10: 4624a 472518i bk11: 4624a 473477i bk12: 4896a 467817i bk13: 4896a 467894i bk14: 5104a 465914i bk15: 5104a 468640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.07748
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387430 n_act=3310 n_pre=3294 n_req=29660 n_rd=80168 n_write=38472 bw_util=0.4628
n_activity=401997 dram_eff=0.5903
bk0: 5292a 465199i bk1: 5292a 464934i bk2: 5376a 461668i bk3: 5376a 464055i bk4: 5084a 467780i bk5: 5084a 468214i bk6: 4976a 468491i bk7: 4976a 469471i bk8: 4736a 469765i bk9: 4736a 469929i bk10: 4620a 472428i bk11: 4620a 472251i bk12: 4896a 468465i bk13: 4896a 469155i bk14: 5104a 466611i bk15: 5104a 468702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08837
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387256 n_act=3341 n_pre=3325 n_req=29688 n_rd=80224 n_write=38528 bw_util=0.4633
n_activity=402854 dram_eff=0.5896
bk0: 5292a 465042i bk1: 5292a 464942i bk2: 5376a 460700i bk3: 5376a 464615i bk4: 5084a 466761i bk5: 5084a 468723i bk6: 4976a 470177i bk7: 4976a 469412i bk8: 4736a 468828i bk9: 4736a 471902i bk10: 4620a 472178i bk11: 4620a 473352i bk12: 4840a 469018i bk13: 4840a 470078i bk14: 5188a 465730i bk15: 5188a 466973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.10666
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387398 n_act=3326 n_pre=3310 n_req=29660 n_rd=80168 n_write=38472 bw_util=0.4628
n_activity=402453 dram_eff=0.5896
bk0: 5292a 465206i bk1: 5292a 464755i bk2: 5376a 462117i bk3: 5376a 464137i bk4: 5084a 468068i bk5: 5084a 468759i bk6: 4976a 468414i bk7: 4976a 468854i bk8: 4652a 470446i bk9: 4652a 473392i bk10: 4676a 471745i bk11: 4676a 471480i bk12: 4840a 469050i bk13: 4840a 469857i bk14: 5188a 466266i bk15: 5188a 466975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.06428
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387334 n_act=3342 n_pre=3326 n_req=29668 n_rd=80200 n_write=38472 bw_util=0.463
n_activity=402526 dram_eff=0.5896
bk0: 5292a 465240i bk1: 5292a 464745i bk2: 5376a 459518i bk3: 5376a 463927i bk4: 5084a 467892i bk5: 5084a 469042i bk6: 4976a 468549i bk7: 4976a 469264i bk8: 4652a 469194i bk9: 4652a 472545i bk10: 4676a 471768i bk11: 4676a 472552i bk12: 4856a 468750i bk13: 4856a 469404i bk14: 5188a 466246i bk15: 5188a 467700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.11436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387410 n_act=3280 n_pre=3264 n_req=29680 n_rd=80224 n_write=38496 bw_util=0.4631
n_activity=403028 dram_eff=0.5891
bk0: 5376a 464076i bk1: 5376a 464382i bk2: 5376a 460834i bk3: 5376a 463702i bk4: 5084a 468619i bk5: 5084a 469361i bk6: 4976a 468164i bk7: 4976a 469189i bk8: 4652a 470266i bk9: 4652a 472775i bk10: 4676a 471470i bk11: 4676a 472947i bk12: 4856a 469051i bk13: 4856a 470411i bk14: 5116a 467004i bk15: 5116a 468980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512674 n_nop=387344 n_act=3337 n_pre=3321 n_req=29668 n_rd=80200 n_write=38472 bw_util=0.463
n_activity=401939 dram_eff=0.5905
bk0: 5376a 464049i bk1: 5376a 463434i bk2: 5376a 461126i bk3: 5376a 463352i bk4: 5084a 468346i bk5: 5084a 469882i bk6: 4976a 468972i bk7: 4976a 469738i bk8: 4652a 471126i bk9: 4652a 472348i bk10: 4592a 471960i bk11: 4592a 473300i bk12: 4928a 468801i bk13: 4928a 469466i bk14: 5116a 466823i bk15: 5116a 468199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.09433

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14857, Miss = 10030, Miss_rate = 0.675, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 14833, Miss = 10029, Miss_rate = 0.676, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 14826, Miss = 10025, Miss_rate = 0.676, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[3]: Access = 14791, Miss = 10024, Miss_rate = 0.678, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 14784, Miss = 10021, Miss_rate = 0.678, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[5]: Access = 14791, Miss = 10021, Miss_rate = 0.678, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[6]: Access = 14812, Miss = 10028, Miss_rate = 0.677, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[7]: Access = 14812, Miss = 10028, Miss_rate = 0.677, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[8]: Access = 14823, Miss = 10022, Miss_rate = 0.676, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[9]: Access = 14816, Miss = 10022, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[10]: Access = 14815, Miss = 10021, Miss_rate = 0.676, Pending_hits = 51, Reservation_fails = 1
L2_cache_bank[11]: Access = 14822, Miss = 10021, Miss_rate = 0.676, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[12]: Access = 14840, Miss = 10028, Miss_rate = 0.676, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[13]: Access = 14840, Miss = 10028, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[14]: Access = 14819, Miss = 10021, Miss_rate = 0.676, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[15]: Access = 14812, Miss = 10021, Miss_rate = 0.677, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[16]: Access = 14819, Miss = 10025, Miss_rate = 0.676, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[17]: Access = 14826, Miss = 10025, Miss_rate = 0.676, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[18]: Access = 14833, Miss = 10028, Miss_rate = 0.676, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[19]: Access = 14830, Miss = 10028, Miss_rate = 0.676, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[20]: Access = 14816, Miss = 10025, Miss_rate = 0.677, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[21]: Access = 14815, Miss = 10025, Miss_rate = 0.677, Pending_hits = 62, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 220546
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 1178
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55558
	minimum = 6
	maximum = 50
Network latency average = 8.42825
	minimum = 6
	maximum = 49
Slowest packet = 561937
Flit latency average = 6.8949
	minimum = 6
	maximum = 45
Slowest flit = 1549351
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239526
	minimum = 0.0189544 (at node 1)
	maximum = 0.0284316 (at node 23)
Accepted packet rate average = 0.0239526
	minimum = 0.0189544 (at node 1)
	maximum = 0.0284316 (at node 23)
Injected flit rate average = 0.066017
	minimum = 0.0436776 (at node 1)
	maximum = 0.0875097 (at node 34)
Accepted flit rate average= 0.066017
	minimum = 0.0607777 (at node 1)
	maximum = 0.0911666 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.56341 (7 samples)
	minimum = 6 (7 samples)
	maximum = 48.1429 (7 samples)
Network latency average = 8.43096 (7 samples)
	minimum = 6 (7 samples)
	maximum = 46.7143 (7 samples)
Flit latency average = 6.90018 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0236361 (7 samples)
	minimum = 0.0187074 (7 samples)
	maximum = 0.028046 (7 samples)
Accepted packet rate average = 0.0236361 (7 samples)
	minimum = 0.0187074 (7 samples)
	maximum = 0.028046 (7 samples)
Injected flit rate average = 0.0651511 (7 samples)
	minimum = 0.0430689 (7 samples)
	maximum = 0.0865947 (7 samples)
Accepted flit rate average = 0.0651511 (7 samples)
	minimum = 0.0600367 (7 samples)
	maximum = 0.089981 (7 samples)
Injected packet size average = 2.75642 (7 samples)
Accepted packet size average = 2.75642 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 5 sec (665 sec)
gpgpu_simulation_rate = 303672 (inst/sec)
gpgpu_simulation_rate = 3481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39029
gpu_sim_insn = 28848876
gpu_ipc =     739.1652
gpu_tot_sim_cycle = 2576495
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      89.5756
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6342
partiton_reqs_in_parallel = 858638
partiton_reqs_in_parallel_total    = 6074288
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.6908
partiton_reqs_in_parallel_util = 858638
partiton_reqs_in_parallel_util_total    = 6074288
gpu_sim_cycle_parition_util = 39029
gpu_tot_sim_cycle_parition_util    = 276104
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     112.9374 GB/Sec
L2_BW_total  =      13.7048 GB/Sec
gpu_total_sim_rate=304875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4629592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38623, 37119, 37177, 38532, 38624, 37126, 37183, 38528, 9680, 9280, 9315, 6010, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 2157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244424	W0_Idle:325753	W0_Scoreboard:9054979	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 2576494 
mrq_lat_table:166919 	26495 	18697 	40129 	50114 	38668 	21872 	9540 	576 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	248925 	122937 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	355830 	16564 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211586 	38831 	683 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	607 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5630 
dram[1]:      5420      5431      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5400      5473      5498      5639 
dram[2]:      5426      5368      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5397      5407      5265      5328      4842      4943      6277      6764      6329      6815      7420      8028      5417      5422      5497      5438 
dram[4]:      5428      5432      5234      5340      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5402      5380      5214      5341      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5501      5653 
dram[6]:      5427      5319      5231      5221      5065      4847      6258      6864      6266      6912      7487      7995      5435      5459      5571      5615 
dram[7]:      5403      5386      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5490      5662 
dram[8]:      5421      5409      5250      5180      5154      5088      6283      6776      6284      6361      7511      8038      5398      5491      5592      5645 
dram[9]:      5388      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5397      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.729452  7.372549  9.520661  9.442623  8.181818  7.883212  8.722689  8.173228  9.447619  9.018182  8.962963  8.566372  9.070175  8.991304  7.916364  7.532872 
dram[1]:  8.355556  7.779310  8.294118  7.833333  7.586207  7.801418  8.796610  8.650000  8.857142  8.336135  7.622047  7.446154  9.574074  9.070175  8.470818  8.059259 
dram[2]:  7.836735  7.731544  8.952381  8.481203  7.236842  6.962025  9.008696  8.222222  9.271028  8.778761  8.720720  8.134454  9.070175  8.475410  8.512000  8.122137 
dram[3]:  8.347826  8.000000  9.024000  8.355556  7.236842  7.284768  8.705882  8.779661  9.018182  8.778761  8.000000  7.507692  9.574074  9.070175  8.444445  8.060606 
dram[4]:  8.000000  7.578948  8.881889  8.610687  7.078948  6.767295  8.483871  8.218750  9.358491  9.018182  9.207547  9.037037  8.545455  8.078125  8.761317  7.973783 
dram[5]:  8.417911  8.355556  9.142858  8.861539  7.173333  7.078948  8.349206  8.552846  8.406779  8.065041  8.341881  7.746032  9.486238  8.837606  8.033962  7.914498 
dram[6]:  8.417911  8.417911  8.793893  8.470589  7.173333  7.032680  8.622951  8.155039  9.447619  8.936937  8.561403  8.792792  8.627119  7.712121  8.153558  7.945255 
dram[7]:  8.610687  7.779310  9.600000  8.861539  7.524476  6.987013  8.483871  8.155039  8.417392  8.720720  8.626087  8.336135  9.339450  8.775862  7.585366  7.232558 
dram[8]:  8.115108  7.888112  8.861539  8.470589  8.151515  7.911765  8.030535  7.623188  9.219048  8.491228  8.000000  7.750000  8.793103  8.429752  7.916364  7.974359 
dram[9]:  8.408759  7.836735  9.365853  9.070867  8.276923  7.854014  8.218750  7.909774  9.132075  8.566372  8.065041  8.266666  9.357799  8.500000  8.003745  7.445993 
dram[10]:  8.000000  7.629139  8.661654  8.000000  8.539682  7.685714  8.283464  7.969697  8.720720  8.066667  8.203390  7.869919  9.043478  9.285714  8.347656  7.604982 
average row locality = 373010/45035 = 8.282669
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1513      1512      1536      1536      1464      1464      1412      1412      1344      1344      1320      1320      1400      1400      1473      1473 
dram[1]:      1512      1512      1512      1512      1484      1484      1412      1412      1344      1344      1320      1320      1400      1400      1473      1472 
dram[2]:      1536      1536      1512      1512      1484      1484      1408      1408      1344      1344      1320      1320      1400      1400      1448      1448 
dram[3]:      1536      1536      1512      1512      1484      1484      1408      1408      1344      1344      1328      1328      1400      1400      1448      1448 
dram[4]:      1536      1536      1512      1512      1460      1460      1424      1424      1344      1344      1328      1328      1400      1400      1449      1449 
dram[5]:      1512      1512      1536      1536      1460      1460      1424      1424      1344      1344      1328      1328      1400      1400      1449      1449 
dram[6]:      1512      1512      1536      1536      1460      1460      1424      1424      1344      1344      1328      1328      1384      1384      1473      1473 
dram[7]:      1512      1512      1536      1536      1460      1460      1424      1424      1320      1320      1344      1344      1384      1384      1473      1473 
dram[8]:      1512      1512      1536      1536      1460      1460      1424      1424      1320      1320      1344      1344      1388      1388      1473      1473 
dram[9]:      1536      1536      1536      1536      1460      1460      1424      1424      1320      1320      1344      1344      1388      1388      1453      1453 
dram[10]:      1536      1536      1536      1536      1460      1460      1424      1424      1320      1320      1320      1320      1408      1408      1453      1453 
total reads: 252050
bank skew: 1536/1320 = 1.16
chip skew: 22923/22904 = 1.00
number of total write accesses:
dram[0]:       744       744       768       768       696       696       664       664       640       640       616       616       668       668       704       704 
dram[1]:       744       744       744       744       716       716       664       664       640       640       616       616       668       668       704       704 
dram[2]:       768       768       744       744       716       716       664       664       640       640       616       616       668       668       680       680 
dram[3]:       768       768       744       744       716       716       664       664       640       640       624       624       668       668       680       680 
dram[4]:       768       768       744       744       692       692       680       680       640       640       624       624       668       668       680       680 
dram[5]:       744       744       768       768       692       692       680       680       640       640       624       624       668       668       680       680 
dram[6]:       744       744       768       768       692       692       680       680       640       640       624       624       652       652       704       704 
dram[7]:       744       744       768       768       692       692       680       680       616       616       640       640       652       652       704       704 
dram[8]:       744       744       768       768       692       692       680       680       616       616       640       640       652       652       704       704 
dram[9]:       768       768       768       768       692       692       680       680       616       616       640       640       652       652       684       684 
dram[10]:       768       768       768       768       692       692       680       680       616       616       616       616       672       672       684       684 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:        227       220       222       218       223       220       224       218       221       217       221       219       223       219       226       222
dram[1]:        224       222       221       217       222       221       225       220       220       217       221       218       224       219       225       222
dram[2]:        225       223       222       219       223       220       224       219       221       217       219       218       225       219       226       220
dram[3]:        225       222       221       217       222       220       224       219       220       218       220       218       225       220       225       222
dram[4]:        226       222       222       218       222       219       222       219       223       218       220       218       223       219       226       221
dram[5]:        227       222       221       218       223       220       224       219       221       218       220       217       222       219       226       223
dram[6]:        227       224       222       218       223       220       223       219       221       217       221       217       222       218       226       223
dram[7]:        225       222       221       218       222       221       225       219       221       215       219       219       223       219       225       223
dram[8]:        226       224       223       218       223       219       224       220       221       217       220       217       224       219       225       221
dram[9]:        225       222       223       219       224       219       223       220       222       216       219       217       221       219       225       221
dram[10]:        225       224       222       218       222       219       223       219       221       217       221       217       223       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       434       369       429       348       489       505       535       544
dram[1]:        528       538       443       417       508       505       526       423       442       400       442       553       639       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       448       367       433       434       664       485       536       521
dram[3]:        501       513       610       420       517       462       469       450       513       397       448       536       695       424       511       554
dram[4]:        563       538       440       462       463       441       518       448       540       396       421       555       442       433       562       546
dram[5]:        542       522       413       397       466       411       495       463       439       397       490       364       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       407       487       369       497       393       644       417       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       446       395       448       457       526       582
dram[8]:        523       543       438       417       492       442       476       408       466       368       422       454       689       443       579       531
dram[9]:        564       529       447       436       481       438       522       397       464       414       424       366       471       425       567       557
dram[10]:        524       584       421       410       494       446       478       410       551       374       517       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441450 n_act=4009 n_pre=3993 n_req=33923 n_rd=91692 n_write=44000 bw_util=0.4638
n_activity=462292 dram_eff=0.587
bk0: 6052a 531191i bk1: 6048a 529872i bk2: 6144a 526150i bk3: 6144a 529145i bk4: 5856a 533385i bk5: 5856a 534449i bk6: 5648a 535172i bk7: 5648a 535901i bk8: 5376a 535409i bk9: 5376a 538491i bk10: 5280a 539641i bk11: 5280a 538850i bk12: 5600a 534230i bk13: 5600a 536461i bk14: 5892a 530992i bk15: 5892a 533447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.08931
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441310 n_act=4115 n_pre=4099 n_req=33905 n_rd=91652 n_write=43968 bw_util=0.4635
n_activity=461381 dram_eff=0.5879
bk0: 6048a 530671i bk1: 6048a 529298i bk2: 6048a 527251i bk3: 6048a 530340i bk4: 5936a 532384i bk5: 5936a 533020i bk6: 5648a 533462i bk7: 5648a 535653i bk8: 5376a 536043i bk9: 5376a 537720i bk10: 5280a 539038i bk11: 5280a 539260i bk12: 5600a 533241i bk13: 5600a 536274i bk14: 5892a 530906i bk15: 5888a 533671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.07448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441384 n_act=4096 n_pre=4080 n_req=33896 n_rd=91616 n_write=43968 bw_util=0.4634
n_activity=459147 dram_eff=0.5906
bk0: 6144a 528642i bk1: 6144a 528190i bk2: 6048a 526181i bk3: 6048a 528417i bk4: 5936a 531504i bk5: 5936a 531394i bk6: 5632a 535141i bk7: 5632a 535662i bk8: 5376a 536045i bk9: 5376a 537105i bk10: 5280a 538856i bk11: 5280a 539746i bk12: 5600a 534072i bk13: 5600a 535506i bk14: 5792a 532073i bk15: 5792a 535422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08931
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801ef680, atomic=0 1 entries : 0x7fecbcee6fd0 :  mf: uid=5142596, sid05:w11, part=3, addr=0x801ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2576494), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441301 n_act=4074 n_pre=4058 n_req=33928 n_rd=91679 n_write=44032 bw_util=0.4639
n_activity=461784 dram_eff=0.5878
bk0: 6144a 530035i bk1: 6144a 529841i bk2: 6048a 528504i bk3: 6048a 530536i bk4: 5936a 531551i bk5: 5936a 532736i bk6: 5632a 533152i bk7: 5631a 537250i bk8: 5376a 536414i bk9: 5376a 537304i bk10: 5312a 538419i bk11: 5312a 538266i bk12: 5600a 533485i bk13: 5600a 534575i bk14: 5792a 532529i bk15: 5792a 535459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.04707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441364 n_act=4102 n_pre=4086 n_req=33898 n_rd=91624 n_write=43968 bw_util=0.4634
n_activity=461505 dram_eff=0.5876
bk0: 6144a 527393i bk1: 6144a 530060i bk2: 6048a 527072i bk3: 6048a 530234i bk4: 5840a 533121i bk5: 5840a 533369i bk6: 5696a 535820i bk7: 5696a 535728i bk8: 5376a 534982i bk9: 5376a 537045i bk10: 5312a 538848i bk11: 5312a 539783i bk12: 5600a 534035i bk13: 5600a 533675i bk14: 5796a 531772i bk15: 5796a 534911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.06436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441356 n_act=4106 n_pre=4090 n_req=33898 n_rd=91624 n_write=43968 bw_util=0.4634
n_activity=461190 dram_eff=0.588
bk0: 6048a 530193i bk1: 6048a 530296i bk2: 6144a 526596i bk3: 6144a 529075i bk4: 5840a 532573i bk5: 5840a 533425i bk6: 5696a 534034i bk7: 5696a 535081i bk8: 5376a 536046i bk9: 5376a 536402i bk10: 5312a 538712i bk11: 5312a 538832i bk12: 5600a 534782i bk13: 5600a 535160i bk14: 5796a 532512i bk15: 5796a 534638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441238 n_act=4101 n_pre=4085 n_req=33930 n_rd=91688 n_write=44032 bw_util=0.4639
n_activity=462049 dram_eff=0.5875
bk0: 6048a 530043i bk1: 6048a 530064i bk2: 6144a 525611i bk3: 6144a 529909i bk4: 5840a 532327i bk5: 5840a 534680i bk6: 5696a 536055i bk7: 5696a 535503i bk8: 5376a 535220i bk9: 5376a 538585i bk10: 5312a 538720i bk11: 5312a 540192i bk12: 5536a 535092i bk13: 5536a 536161i bk14: 5892a 531407i bk15: 5892a 532667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.08638
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441348 n_act=4110 n_pre=4094 n_req=33898 n_rd=91624 n_write=43968 bw_util=0.4634
n_activity=461469 dram_eff=0.5877
bk0: 6048a 530800i bk1: 6048a 529736i bk2: 6144a 527151i bk3: 6144a 529463i bk4: 5840a 532797i bk5: 5840a 534024i bk6: 5696a 533961i bk7: 5696a 534530i bk8: 5280a 536511i bk9: 5280a 539791i bk10: 5376a 538314i bk11: 5376a 537384i bk12: 5536a 535504i bk13: 5536a 535957i bk14: 5892a 531807i bk15: 5892a 532814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.06027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecbcf00b00 :  mf: uid=5142595, sid05:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2576491), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441268 n_act=4134 n_pre=4118 n_req=33906 n_rd=91656 n_write=43968 bw_util=0.4636
n_activity=461974 dram_eff=0.5871
bk0: 6048a 530342i bk1: 6048a 529879i bk2: 6144a 524342i bk3: 6144a 528940i bk4: 5840a 532941i bk5: 5840a 534611i bk6: 5696a 533772i bk7: 5696a 534584i bk8: 5280a 535570i bk9: 5280a 538862i bk10: 5376a 537914i bk11: 5376a 539046i bk12: 5552a 535021i bk13: 5552a 535680i bk14: 5892a 531676i bk15: 5892a 533308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.11758
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441352 n_act=4060 n_pre=4044 n_req=33922 n_rd=91688 n_write=44000 bw_util=0.4638
n_activity=461963 dram_eff=0.5874
bk0: 6144a 529000i bk1: 6144a 529492i bk2: 6144a 525424i bk3: 6144a 528634i bk4: 5840a 533305i bk5: 5840a 534765i bk6: 5696a 533819i bk7: 5696a 534898i bk8: 5280a 536608i bk9: 5280a 538989i bk10: 5376a 538010i bk11: 5376a 538879i bk12: 5552a 535514i bk13: 5552a 536679i bk14: 5812a 532488i bk15: 5812a 534959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0528
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=585144 n_nop=441278 n_act=4129 n_pre=4113 n_req=33906 n_rd=91656 n_write=43968 bw_util=0.4636
n_activity=461387 dram_eff=0.5879
bk0: 6144a 529366i bk1: 6144a 528629i bk2: 6144a 526054i bk3: 6144a 528337i bk4: 5840a 533808i bk5: 5840a 535614i bk6: 5696a 534016i bk7: 5696a 535117i bk8: 5280a 537259i bk9: 5280a 538952i bk10: 5280a 538249i bk11: 5280a 539588i bk12: 5632a 534787i bk13: 5632a 535591i bk14: 5812a 532512i bk15: 5812a 534193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.08901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16972, Miss = 11462, Miss_rate = 0.675, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[1]: Access = 16948, Miss = 11461, Miss_rate = 0.676, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[2]: Access = 16940, Miss = 11457, Miss_rate = 0.676, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[3]: Access = 16904, Miss = 11456, Miss_rate = 0.678, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[4]: Access = 16896, Miss = 11452, Miss_rate = 0.678, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[5]: Access = 16904, Miss = 11452, Miss_rate = 0.677, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[6]: Access = 16928, Miss = 11460, Miss_rate = 0.677, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[7]: Access = 16928, Miss = 11460, Miss_rate = 0.677, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[8]: Access = 16936, Miss = 11453, Miss_rate = 0.676, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[9]: Access = 16928, Miss = 11453, Miss_rate = 0.677, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[10]: Access = 16928, Miss = 11453, Miss_rate = 0.677, Pending_hits = 55, Reservation_fails = 1
L2_cache_bank[11]: Access = 16936, Miss = 11453, Miss_rate = 0.676, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[12]: Access = 16956, Miss = 11461, Miss_rate = 0.676, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[13]: Access = 16956, Miss = 11461, Miss_rate = 0.676, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[14]: Access = 16932, Miss = 11453, Miss_rate = 0.676, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[15]: Access = 16924, Miss = 11453, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[16]: Access = 16932, Miss = 11457, Miss_rate = 0.677, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[17]: Access = 16940, Miss = 11457, Miss_rate = 0.676, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[18]: Access = 16948, Miss = 11461, Miss_rate = 0.676, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[19]: Access = 16944, Miss = 11461, Miss_rate = 0.676, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[20]: Access = 16928, Miss = 11457, Miss_rate = 0.677, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[21]: Access = 16928, Miss = 11457, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 252050
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 1324
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49315
	minimum = 6
	maximum = 40
Network latency average = 8.3759
	minimum = 6
	maximum = 37
Slowest packet = 717574
Flit latency average = 6.82482
	minimum = 6
	maximum = 33
Slowest flit = 1977941
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238311
	minimum = 0.0188583 (at node 0)
	maximum = 0.0282874 (at node 3)
Accepted packet rate average = 0.0238311
	minimum = 0.0188583 (at node 0)
	maximum = 0.0282874 (at node 3)
Injected flit rate average = 0.0656821
	minimum = 0.043456 (at node 0)
	maximum = 0.0870657 (at node 34)
Accepted flit rate average= 0.0656821
	minimum = 0.0604694 (at node 0)
	maximum = 0.0907041 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.55463 (8 samples)
	minimum = 6 (8 samples)
	maximum = 47.125 (8 samples)
Network latency average = 8.42408 (8 samples)
	minimum = 6 (8 samples)
	maximum = 45.5 (8 samples)
Flit latency average = 6.89076 (8 samples)
	minimum = 6 (8 samples)
	maximum = 42.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0236605 (8 samples)
	minimum = 0.0187263 (8 samples)
	maximum = 0.0280761 (8 samples)
Accepted packet rate average = 0.0236605 (8 samples)
	minimum = 0.0187263 (8 samples)
	maximum = 0.0280761 (8 samples)
Injected flit rate average = 0.0652175 (8 samples)
	minimum = 0.0431172 (8 samples)
	maximum = 0.0866536 (8 samples)
Accepted flit rate average = 0.0652175 (8 samples)
	minimum = 0.0600908 (8 samples)
	maximum = 0.0900714 (8 samples)
Injected packet size average = 2.75639 (8 samples)
Accepted packet size average = 2.75639 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 37 sec (757 sec)
gpgpu_simulation_rate = 304875 (inst/sec)
gpgpu_simulation_rate = 3403 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38891
gpu_sim_insn = 28848876
gpu_ipc =     741.7880
gpu_tot_sim_cycle = 2837536
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      91.5019
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 6976
partiton_reqs_in_parallel = 855602
partiton_reqs_in_parallel_total    = 6932926
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7448
partiton_reqs_in_parallel_util = 855602
partiton_reqs_in_parallel_util_total    = 6932926
gpu_sim_cycle_parition_util = 38891
gpu_tot_sim_cycle_parition_util    = 315133
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.3382 GB/Sec
L2_BW_total  =      13.9975 GB/Sec
gpu_total_sim_rate=307995

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5208820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43450, 41763, 41824, 43347, 43451, 41769, 41831, 43346, 9680, 9280, 9315, 6010, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 2187
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:274692	W0_Idle:341142	W0_Scoreboard:10179018	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 2837535 
mrq_lat_table:189161 	30511 	21193 	44497 	55318 	42988 	24692 	10632 	642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282237 	136122 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	400345 	18548 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	237763 	43956 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	682 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5379      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5450      5499      5630 
dram[1]:      5420      5431      5242      5179      4825      4834      6285      6773      6339      6841      7429      8035      5400      5473      5498      5639 
dram[2]:      5426      5368      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5444      5498      5543 
dram[3]:      5397      5407      5265      5328      4842      4943      6277      6764      6329      6815      7420      8028      5417      5422      5497      5438 
dram[4]:      5428      5432      5234      5340      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5402      5380      5214      5341      4874      4959      6312      6818      6335      6838      7424      8039      5446      5505      5501      5653 
dram[6]:      5427      5319      5231      5221      5065      4847      6258      6864      6266      6912      7487      7995      5435      5459      5571      5615 
dram[7]:      5403      5386      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5490      5662 
dram[8]:      5421      5409      5250      5180      5154      5088      6283      6776      6284      6361      7511      8038      5398      5491      5592      5645 
dram[9]:      5388      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5397      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.297385  7.931250 10.204724 10.125000  8.697842  8.395833  9.349398  8.784905 10.135747  9.696970  9.484716  9.087866  9.704166  9.623967  8.588850  8.135314 
dram[1]:  9.000000  8.348684  8.936620  8.460000  8.098684  8.317568  9.425101  9.274900  9.531915  8.995984  8.134831  7.956044 10.214912  9.704166  9.095941  8.676056 
dram[2]:  8.415585  8.307693  9.613636  9.129497  7.791139  7.506098  9.643153  8.836502  9.955556  9.451477  9.242553  8.653386  9.704166  9.097656  9.198473  8.795620 
dram[3]:  9.000000  8.640000  9.687023  9.000000  7.742138  7.791139  9.333333  9.408907  9.696970  9.451477  8.521400  8.021978 10.214912  9.704166  9.060150  8.669065 
dram[4]:  8.582782  8.150944  9.541353  9.262774  7.572327  7.253012  9.111969  8.838951 10.044843  9.696970  9.820628  9.647577  9.169291  8.690298  9.454902  8.641577 
dram[5]:  9.000000  8.936620  9.818182  9.529411  7.668790  7.572327  8.973384  9.182879  9.068826  8.715953  8.862349  8.260377 10.126087  9.467480  8.641577  8.519435 
dram[6]:  9.000000  9.000000  9.459854  9.126760  7.717949  7.572327  9.254902  8.773234 10.135747  9.613734  9.158996  9.394850  9.245968  8.307971  8.835126  8.618881 
dram[7]:  9.195652  8.348684 10.285714  9.529411  8.026667  7.478261  9.111969  8.773234  9.070539  9.381974  9.156379  8.864542  9.969565  9.397541  8.244147  7.875400 
dram[8]:  8.691781  8.460000  9.529411  9.126760  8.724638  8.478873  8.644689  8.222997  9.891402  9.146443  8.590734  8.333333  9.418033  9.047244  8.588850  8.649123 
dram[9]:  9.000000  8.415585 10.046512  9.744361  8.788321  8.361111  8.838951  8.519855  9.802691  9.223629  8.590734  8.794466  9.991304  9.119047  8.670251  8.036545 
dram[10]:  8.640000  8.202532  9.323741  8.640000  9.121212  8.246575  8.905661  8.581819  9.381974  8.640316  8.718876  8.382239  9.685950  9.932203  9.026119  8.255973 
average row locality = 419634/47195 = 8.891493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1702      1701      1728      1728      1641      1641      1586      1586      1520      1520      1479      1479      1574      1574      1665      1665 
dram[1]:      1701      1701      1701      1701      1663      1663      1586      1586      1520      1520      1479      1479      1574      1574      1665      1664 
dram[2]:      1728      1728      1701      1701      1663      1663      1582      1582      1520      1520      1479      1479      1574      1574      1637      1637 
dram[3]:      1728      1728      1701      1701      1663      1663      1582      1582      1520      1520      1488      1488      1574      1574      1637      1637 
dram[4]:      1728      1728      1701      1701      1636      1636      1600      1600      1520      1520      1488      1488      1574      1574      1638      1638 
dram[5]:      1701      1701      1728      1728      1636      1636      1600      1600      1520      1520      1487      1487      1574      1574      1638      1638 
dram[6]:      1701      1701      1728      1728      1636      1636      1600      1600      1520      1520      1487      1487      1556      1556      1665      1665 
dram[7]:      1701      1701      1728      1728      1636      1636      1600      1600      1493      1493      1505      1505      1556      1556      1665      1665 
dram[8]:      1701      1701      1728      1728      1636      1636      1600      1600      1493      1493      1505      1505      1561      1561      1665      1665 
dram[9]:      1728      1728      1728      1728      1636      1636      1600      1600      1493      1493      1505      1505      1561      1561      1642      1642 
dram[10]:      1728      1728      1728      1728      1636      1636      1600      1600      1493      1493      1478      1478      1584      1584      1642      1642 
total reads: 283554
bank skew: 1728/1478 = 1.17
chip skew: 25789/25768 = 1.00
number of total write accesses:
dram[0]:       837       837       864       864       777       777       742       742       720       720       693       693       755       755       800       800 
dram[1]:       837       837       837       837       799       799       742       742       720       720       693       693       755       755       800       800 
dram[2]:       864       864       837       837       799       799       742       742       720       720       693       693       755       755       773       773 
dram[3]:       864       864       837       837       799       799       742       742       720       720       702       702       755       755       773       773 
dram[4]:       864       864       837       837       772       772       760       760       720       720       702       702       755       755       773       773 
dram[5]:       837       837       864       864       772       772       760       760       720       720       702       702       755       755       773       773 
dram[6]:       837       837       864       864       772       772       760       760       720       720       702       702       737       737       800       800 
dram[7]:       837       837       864       864       772       772       760       760       693       693       720       720       737       737       800       800 
dram[8]:       837       837       864       864       772       772       760       760       693       693       720       720       737       737       800       800 
dram[9]:       864       864       864       864       772       772       760       760       693       693       720       720       737       737       777       777 
dram[10]:       864       864       864       864       772       772       760       760       693       693       693       693       760       760       777       777 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:        227       220       222       218       224       220       224       219       221       217       220       218       223       218       225       221
dram[1]:        224       222       221       216       223       222       226       221       220       217       221       217       223       218       225       221
dram[2]:        225       223       222       219       223       220       224       219       221       217       219       218       224       218       225       219
dram[3]:        225       222       221       217       223       220       225       220       220       217       220       218       224       219       224       221
dram[4]:        225       222       221       218       222       219       223       219       223       218       220       218       222       219       225       220
dram[5]:        227       222       221       217       223       221       225       220       221       218       220       217       221       218       225       222
dram[6]:        226       224       222       218       224       220       223       220       221       217       220       217       222       217       225       222
dram[7]:        225       222       220       217       222       221       225       220       221       215       219       218       222       219       224       222
dram[8]:        226       224       223       218       223       220       224       221       221       217       220       217       224       218       224       220
dram[9]:        225       222       223       218       224       220       224       220       221       216       218       217       220       218       224       220
dram[10]:        226       224       222       218       223       220       223       219       221       217       221       217       222       218       224       221
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       434       369       429       348       489       505       535       544
dram[1]:        528       538       443       417       508       505       526       423       442       400       442       553       639       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       448       367       433       434       664       485       536       521
dram[3]:        504       513       610       420       517       462       469       450       513       397       448       536       695       424       511       554
dram[4]:        563       538       440       462       463       441       518       448       540       396       421       555       442       433       562       546
dram[5]:        542       522       413       397       466       411       495       463       439       397       490       364       447       433       521       554
dram[6]:        542       555       479       424       474       503       481       407       487       369       497       393       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       446       395       448       457       526       582
dram[8]:        523       543       438       417       492       442       476       408       466       368       422       454       689       443       579       531
dram[9]:        564       529       447       436       481       438       522       397       464       414       424       366       471       425       567       557
dram[10]:        524       584       421       410       494       446       478       410       551       374       517       522       432       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496296 n_act=4209 n_pre=4193 n_req=38165 n_rd=103156 n_write=49504 bw_util=0.4645
n_activity=518376 dram_eff=0.589
bk0: 6808a 597123i bk1: 6804a 595771i bk2: 6912a 591488i bk3: 6912a 594811i bk4: 6564a 599787i bk5: 6564a 601399i bk6: 6344a 601975i bk7: 6344a 602685i bk8: 6080a 601744i bk9: 6080a 605016i bk10: 5916a 606116i bk11: 5916a 605844i bk12: 6296a 600149i bk13: 6296a 602748i bk14: 6660a 596618i bk15: 6660a 599199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496172 n_act=4315 n_pre=4299 n_req=38143 n_rd=103108 n_write=49464 bw_util=0.4642
n_activity=517035 dram_eff=0.5902
bk0: 6804a 596400i bk1: 6804a 595344i bk2: 6804a 592828i bk3: 6804a 596351i bk4: 6652a 598857i bk5: 6652a 599212i bk6: 6344a 599837i bk7: 6344a 602371i bk8: 6080a 602161i bk9: 6080a 604237i bk10: 5916a 605506i bk11: 5916a 605962i bk12: 6296a 599259i bk13: 6296a 602575i bk14: 6660a 596193i bk15: 6656a 599491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.06139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496258 n_act=4290 n_pre=4274 n_req=38134 n_rd=103072 n_write=49464 bw_util=0.4641
n_activity=515039 dram_eff=0.5923
bk0: 6912a 594571i bk1: 6912a 593625i bk2: 6804a 591140i bk3: 6804a 594451i bk4: 6652a 598043i bk5: 6652a 597943i bk6: 6328a 602032i bk7: 6328a 602126i bk8: 6080a 602273i bk9: 6080a 603750i bk10: 5916a 605743i bk11: 5916a 606493i bk12: 6296a 599933i bk13: 6296a 601683i bk14: 6548a 597669i bk15: 6548a 601104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496150 n_act=4272 n_pre=4256 n_req=38170 n_rd=103144 n_write=49536 bw_util=0.4645
n_activity=517449 dram_eff=0.5901
bk0: 6912a 595585i bk1: 6912a 595721i bk2: 6804a 594032i bk3: 6804a 596645i bk4: 6652a 597951i bk5: 6652a 598846i bk6: 6328a 599416i bk7: 6328a 603829i bk8: 6080a 602583i bk9: 6080a 603687i bk10: 5952a 604951i bk11: 5952a 604920i bk12: 6296a 599361i bk13: 6296a 600679i bk14: 6548a 598235i bk15: 6548a 601432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.04402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496238 n_act=4296 n_pre=4280 n_req=38136 n_rd=103080 n_write=49464 bw_util=0.4641
n_activity=517747 dram_eff=0.5893
bk0: 6912a 593152i bk1: 6912a 595397i bk2: 6804a 592357i bk3: 6804a 596389i bk4: 6544a 599786i bk5: 6544a 600001i bk6: 6400a 602410i bk7: 6400a 602369i bk8: 6080a 601275i bk9: 6080a 603595i bk10: 5952a 605620i bk11: 5952a 606702i bk12: 6296a 600240i bk13: 6296a 599929i bk14: 6552a 597315i bk15: 6552a 600730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496222 n_act=4308 n_pre=4292 n_req=38134 n_rd=103072 n_write=49464 bw_util=0.4641
n_activity=517222 dram_eff=0.5898
bk0: 6804a 596052i bk1: 6804a 596048i bk2: 6912a 591716i bk3: 6912a 594936i bk4: 6544a 599255i bk5: 6544a 600015i bk6: 6400a 600648i bk7: 6400a 601373i bk8: 6080a 602250i bk9: 6080a 602829i bk10: 5948a 605525i bk11: 5948a 605785i bk12: 6296a 600399i bk13: 6296a 600861i bk14: 6552a 598059i bk15: 6552a 600724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08537
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496112 n_act=4291 n_pre=4275 n_req=38170 n_rd=103144 n_write=49536 bw_util=0.4645
n_activity=518023 dram_eff=0.5895
bk0: 6804a 595581i bk1: 6804a 595606i bk2: 6912a 590667i bk3: 6912a 595727i bk4: 6544a 598726i bk5: 6544a 601239i bk6: 6400a 602744i bk7: 6400a 601926i bk8: 6080a 601426i bk9: 6080a 605017i bk10: 5948a 605478i bk11: 5948a 606909i bk12: 6224a 601440i bk13: 6224a 602189i bk14: 6660a 597043i bk15: 6660a 598002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496222 n_act=4308 n_pre=4292 n_req=38134 n_rd=103072 n_write=49464 bw_util=0.4641
n_activity=517573 dram_eff=0.5894
bk0: 6804a 596730i bk1: 6804a 595485i bk2: 6912a 592520i bk3: 6912a 595002i bk4: 6544a 599303i bk5: 6544a 600103i bk6: 6400a 600470i bk7: 6400a 601098i bk8: 5972a 602865i bk9: 5972a 606457i bk10: 6020a 604930i bk11: 6020a 603728i bk12: 6224a 601289i bk13: 6224a 602180i bk14: 6660a 597562i bk15: 6660a 598928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.05282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecbd5422b0 :  mf: uid=5785240, sid11:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2837535), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496151 n_act=4324 n_pre=4308 n_req=38144 n_rd=103111 n_write=49464 bw_util=0.4642
n_activity=517918 dram_eff=0.5892
bk0: 6804a 595812i bk1: 6804a 595925i bk2: 6912a 589505i bk3: 6912a 594303i bk4: 6544a 598936i bk5: 6543a 601247i bk6: 6400a 600228i bk7: 6400a 600720i bk8: 5972a 602385i bk9: 5972a 605699i bk10: 6020a 604851i bk11: 6020a 605959i bk12: 6244a 601271i bk13: 6244a 602279i bk14: 6660a 597515i bk15: 6660a 598797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.09935
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496214 n_act=4260 n_pre=4244 n_req=38160 n_rd=103144 n_write=49496 bw_util=0.4644
n_activity=518224 dram_eff=0.5891
bk0: 6912a 594718i bk1: 6912a 594952i bk2: 6912a 590408i bk3: 6912a 594539i bk4: 6544a 599694i bk5: 6544a 601470i bk6: 6400a 600387i bk7: 6400a 601335i bk8: 5972a 602972i bk9: 5972a 605695i bk10: 6020a 604626i bk11: 6020a 605458i bk12: 6244a 601818i bk13: 6244a 603377i bk14: 6568a 598359i bk15: 6568a 600844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03191
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=657358 n_nop=496152 n_act=4323 n_pre=4307 n_req=38144 n_rd=103112 n_write=49464 bw_util=0.4642
n_activity=517256 dram_eff=0.5899
bk0: 6912a 595009i bk1: 6912a 594110i bk2: 6912a 590916i bk3: 6912a 594129i bk4: 6544a 600164i bk5: 6544a 602312i bk6: 6400a 600572i bk7: 6400a 601974i bk8: 5972a 603622i bk9: 5972a 605264i bk10: 5912a 604900i bk11: 5912a 606510i bk12: 6336a 601267i bk13: 6336a 601842i bk14: 6568a 598028i bk15: 6568a 599714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.07772

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19086, Miss = 12895, Miss_rate = 0.676, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[1]: Access = 19063, Miss = 12894, Miss_rate = 0.676, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[2]: Access = 19054, Miss = 12889, Miss_rate = 0.676, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[3]: Access = 19017, Miss = 12888, Miss_rate = 0.678, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[4]: Access = 19008, Miss = 12884, Miss_rate = 0.678, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[5]: Access = 19017, Miss = 12884, Miss_rate = 0.677, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 19044, Miss = 12893, Miss_rate = 0.677, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[7]: Access = 19044, Miss = 12893, Miss_rate = 0.677, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 19050, Miss = 12885, Miss_rate = 0.676, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[9]: Access = 19041, Miss = 12885, Miss_rate = 0.677, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[10]: Access = 19040, Miss = 12884, Miss_rate = 0.677, Pending_hits = 59, Reservation_fails = 1
L2_cache_bank[11]: Access = 19049, Miss = 12884, Miss_rate = 0.676, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[12]: Access = 19072, Miss = 12893, Miss_rate = 0.676, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[13]: Access = 19072, Miss = 12893, Miss_rate = 0.676, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[14]: Access = 19045, Miss = 12884, Miss_rate = 0.677, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[15]: Access = 19036, Miss = 12884, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[16]: Access = 19045, Miss = 12889, Miss_rate = 0.677, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 19054, Miss = 12889, Miss_rate = 0.676, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[18]: Access = 19063, Miss = 12893, Miss_rate = 0.676, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[19]: Access = 19059, Miss = 12893, Miss_rate = 0.676, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[20]: Access = 19041, Miss = 12889, Miss_rate = 0.677, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[21]: Access = 19040, Miss = 12889, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 283554
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 1412
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57436
	minimum = 6
	maximum = 48
Network latency average = 8.44459
	minimum = 6
	maximum = 43
Slowest packet = 747950
Flit latency average = 6.91222
	minimum = 6
	maximum = 42
Slowest flit = 2283636
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239157
	minimum = 0.0189252 (at node 0)
	maximum = 0.0283878 (at node 11)
Accepted packet rate average = 0.0239157
	minimum = 0.0189252 (at node 0)
	maximum = 0.0283878 (at node 11)
Injected flit rate average = 0.0659151
	minimum = 0.0436102 (at node 0)
	maximum = 0.0873746 (at node 34)
Accepted flit rate average= 0.0659151
	minimum = 0.060684 (at node 0)
	maximum = 0.091026 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.55682 (9 samples)
	minimum = 6 (9 samples)
	maximum = 47.2222 (9 samples)
Network latency average = 8.42635 (9 samples)
	minimum = 6 (9 samples)
	maximum = 45.2222 (9 samples)
Flit latency average = 6.89314 (9 samples)
	minimum = 6 (9 samples)
	maximum = 42.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0236888 (9 samples)
	minimum = 0.0187484 (9 samples)
	maximum = 0.0281108 (9 samples)
Accepted packet rate average = 0.0236888 (9 samples)
	minimum = 0.0187484 (9 samples)
	maximum = 0.0281108 (9 samples)
Injected flit rate average = 0.065295 (9 samples)
	minimum = 0.043172 (9 samples)
	maximum = 0.0867337 (9 samples)
Accepted flit rate average = 0.065295 (9 samples)
	minimum = 0.0601567 (9 samples)
	maximum = 0.0901774 (9 samples)
Injected packet size average = 2.75636 (9 samples)
Accepted packet size average = 2.75636 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 3 sec (843 sec)
gpgpu_simulation_rate = 307995 (inst/sec)
gpgpu_simulation_rate = 3365 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 38891
gpu_sim_insn = 28848876
gpu_ipc =     741.7880
gpu_tot_sim_cycle = 3098577
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      93.1036
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7205
partiton_reqs_in_parallel = 855602
partiton_reqs_in_parallel_total    = 7788528
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7897
partiton_reqs_in_parallel_util = 855602
partiton_reqs_in_parallel_util_total    = 7788528
gpu_sim_cycle_parition_util = 38891
gpu_tot_sim_cycle_parition_util    = 354024
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     113.3382 GB/Sec
L2_BW_total  =      14.2408 GB/Sec
gpu_total_sim_rate=310536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5788048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48277, 46404, 46471, 48165, 48278, 46406, 46478, 48165, 9680, 9280, 9315, 6010, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 2215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 771
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304935	W0_Idle:356303	W0_Scoreboard:11317675	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 3098576 
mrq_lat_table:209170 	33116 	23287 	50164 	62468 	48377 	27424 	11594 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311273 	153577 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	444900 	20487 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264677 	48347 	844 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	758 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5183      4903      4902      6285      6773      6339      6841      7429      8035      5400      5473      5498      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5265      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5497      5452 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5214      5341      4904      4959      6312      6818      6335      6838      7424      8039      5446      5505      5501      5653 
dram[6]:      5427      5359      5231      5282      5065      4847      6258      6864      6266      6912      7487      7995      5435      5477      5571      5615 
dram[7]:      5403      5386      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5490      5662 
dram[8]:      5421      5414      5250      5274      5154      5088      6283      6776      6284      6361      7511      8038      5398      5491      5592      5645 
dram[9]:      5394      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5170      5170      5058      6275      6764      6335      6890      7518      7656      5397      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.624324  7.305699  9.536424  9.473684  8.181818  7.988166  8.678929  8.186120  9.219331  9.018182  8.736462  8.373702  9.070175  9.070175  7.956141  7.558333 
dram[1]:  8.392858  7.833333  8.392858  7.877095  7.513661  7.638889  8.917526  8.856655  8.825623  8.239202  7.682539  7.355623  9.400000  9.070175  8.450311  8.071217 
dram[2]:  7.659575  7.619048  9.096774  8.545455  7.236842  6.979695  9.151943  8.170347  9.219331  8.888889  8.551237  8.039867  9.199288  8.645485  8.391168  8.036254 
dram[3]:  8.323699  8.044693  9.096774  8.443113  7.275132  7.313830  8.839590  8.900344  8.888889  8.888889  8.052805  7.507692  9.400000  9.006968  8.391168  8.184615 
dram[4]:  7.912088  7.619048  9.038462  8.757764  7.154255  6.862245  8.622951  8.402555  9.288389  9.084249  9.003690  9.003690  8.475410  8.052959  8.696078  7.967066 
dram[5]:  8.197675  8.245614  9.113924  8.727273  7.192513  7.078948  8.296530  8.456592  8.406779  8.078176  8.215488  7.648903  9.609666  9.070175  8.162577  8.063637 
dram[6]:  8.443113  8.597561  8.780488  8.571428  7.270270  7.116402  8.679868  8.142415  9.501916  9.018182  8.561403  8.683274  8.569023  7.782875  8.002941  7.841498 
dram[7]:  8.443113  7.747253  9.350649  8.727273  7.685714  7.154255  8.566775  8.349206  8.316152  8.673835  8.294314  8.239202  9.391144  8.806229  7.516574  7.198413 
dram[8]:  8.057143  8.011364  8.888889  8.622754  8.053892  8.005953  8.092308  7.667638  9.201521  8.551237  8.025890  7.774295  8.947369  8.528428  7.818965  7.774286 
dram[9]:  8.421053  7.783784  9.113924  8.888889  8.151515  7.958580  8.142415  7.945619  9.063670  8.551237  7.923323  8.239202  9.409595  8.471761  7.949405  7.460894 
dram[10]:  8.044693  7.700535  8.622754  8.089888  8.354037  7.729885  8.402555  8.092308  8.929890  8.093645  8.203390  7.831715  8.996540  8.934708  8.218462  7.502809 
average row locality = 466258/56319 = 8.278875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1891      1890      1920      1920      1830      1830      1765      1765      1680      1680      1650      1650      1750      1750      1841      1841 
dram[1]:      1890      1890      1890      1890      1855      1855      1765      1765      1680      1680      1650      1650      1750      1750      1841      1840 
dram[2]:      1920      1920      1890      1890      1855      1855      1760      1760      1680      1680      1650      1650      1750      1750      1810      1810 
dram[3]:      1920      1920      1890      1890      1855      1855      1760      1760      1680      1680      1660      1660      1750      1750      1810      1810 
dram[4]:      1920      1920      1890      1890      1825      1825      1780      1780      1680      1680      1660      1660      1750      1750      1811      1811 
dram[5]:      1890      1890      1920      1920      1825      1825      1780      1780      1680      1680      1660      1660      1750      1750      1811      1811 
dram[6]:      1890      1890      1920      1920      1825      1825      1780      1780      1680      1680      1660      1660      1730      1730      1841      1841 
dram[7]:      1890      1890      1920      1920      1825      1825      1780      1780      1650      1650      1680      1680      1730      1730      1841      1841 
dram[8]:      1890      1890      1920      1920      1825      1825      1780      1780      1650      1650      1680      1680      1735      1735      1841      1841 
dram[9]:      1920      1920      1920      1920      1825      1825      1780      1780      1650      1650      1680      1680      1735      1735      1816      1816 
dram[10]:      1920      1920      1920      1920      1825      1825      1780      1780      1650      1650      1650      1650      1760      1760      1816      1816 
total reads: 315058
bank skew: 1920/1650 = 1.16
chip skew: 28653/28630 = 1.00
number of total write accesses:
dram[0]:       930       930       960       960       870       870       830       830       800       800       770       770       835       835       880       880 
dram[1]:       930       930       930       930       895       895       830       830       800       800       770       770       835       835       880       880 
dram[2]:       960       960       930       930       895       895       830       830       800       800       770       770       835       835       850       850 
dram[3]:       960       960       930       930       895       895       830       830       800       800       780       780       835       835       850       850 
dram[4]:       960       960       930       930       865       865       850       850       800       800       780       780       835       835       850       850 
dram[5]:       930       930       960       960       865       865       850       850       800       800       780       780       835       835       850       850 
dram[6]:       930       930       960       960       865       865       850       850       800       800       780       780       815       815       880       880 
dram[7]:       930       930       960       960       865       865       850       850       770       770       800       800       815       815       880       880 
dram[8]:       930       930       960       960       865       865       850       850       770       770       800       800       815       815       880       880 
dram[9]:       960       960       960       960       865       865       850       850       770       770       800       800       815       815       855       855 
dram[10]:       960       960       960       960       865       865       850       850       770       770       770       770       840       840       855       855 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:        227       220       222       218       223       220       224       218       221       217       220       219       224       219       226       222
dram[1]:        224       222       221       217       222       221       225       220       220       217       221       218       224       219       225       222
dram[2]:        225       223       222       219       222       219       224       219       221       217       219       218       225       219       225       220
dram[3]:        224       222       221       217       222       219       224       219       220       217       220       218       224       220       225       222
dram[4]:        226       222       221       218       222       218       222       219       223       218       220       218       223       219       226       220
dram[5]:        227       222       221       218       223       220       224       220       221       217       220       217       222       219       226       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       223       218       226       223
dram[7]:        226       222       221       218       222       220       225       219       221       215       219       218       223       219       225       223
dram[8]:        226       224       223       218       223       219       224       220       221       217       220       217       224       219       225       222
dram[9]:        225       222       223       218       224       219       223       220       222       216       219       217       221       219       225       221
dram[10]:        225       224       222       218       223       219       223       219       221       217       221       217       223       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       480       369       429       356       489       505       535       544
dram[1]:        528       538       443       417       508       505       526       423       442       400       442       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       457       381       489       434       664       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       448       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       413       397       466       411       526       463       439       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       483       407       490       369       497       543       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       446       395       479       457       526       582
dram[8]:        523       543       438       417       492       442       489       408       466       368       422       454       689       448       579       531
dram[9]:        564       529       447       436       481       438       522       397       504       414       424       366       471       425       567       557
dram[10]:        524       584       499       410       494       446       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549918 n_act=5029 n_pre=5013 n_req=42403 n_rd=114612 n_write=55000 bw_util=0.465
n_activity=578227 dram_eff=0.5867
bk0: 7564a 661535i bk1: 7560a 660441i bk2: 7680a 656187i bk3: 7680a 659635i bk4: 7320a 664700i bk5: 7320a 667093i bk6: 7060a 667338i bk7: 7060a 668328i bk8: 6720a 667626i bk9: 6720a 671105i bk10: 6600a 672327i bk11: 6600a 671951i bk12: 7000a 665891i bk13: 7000a 668960i bk14: 7364a 662439i bk15: 7364a 664946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07551
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549774 n_act=5145 n_pre=5129 n_req=42381 n_rd=114564 n_write=54960 bw_util=0.4647
n_activity=576865 dram_eff=0.5877
bk0: 7560a 661654i bk1: 7560a 660499i bk2: 7560a 657783i bk3: 7560a 661525i bk4: 7420a 663617i bk5: 7420a 664280i bk6: 7060a 665216i bk7: 7060a 667885i bk8: 6720a 667776i bk9: 6720a 670217i bk10: 6600a 671661i bk11: 6600a 671620i bk12: 7000a 665092i bk13: 7000a 668452i bk14: 7364a 661824i bk15: 7360a 665407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.05644
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549852 n_act=5128 n_pre=5112 n_req=42370 n_rd=114520 n_write=54960 bw_util=0.4646
n_activity=574760 dram_eff=0.5897
bk0: 7680a 658993i bk1: 7680a 657973i bk2: 7560a 655491i bk3: 7560a 658778i bk4: 7420a 662879i bk5: 7420a 663144i bk6: 7040a 667313i bk7: 7040a 667793i bk8: 6720a 667967i bk9: 6720a 669680i bk10: 6600a 671910i bk11: 6600a 672579i bk12: 7000a 665658i bk13: 7000a 667905i bk14: 7240a 663429i bk15: 7240a 667096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549796 n_act=5076 n_pre=5060 n_req=42410 n_rd=114600 n_write=55040 bw_util=0.465
n_activity=576956 dram_eff=0.5881
bk0: 7680a 660484i bk1: 7680a 660934i bk2: 7560a 658538i bk3: 7560a 661584i bk4: 7420a 662909i bk5: 7420a 664067i bk6: 7040a 664724i bk7: 7040a 669517i bk8: 6720a 668356i bk9: 6720a 670015i bk10: 6640a 670851i bk11: 6640a 670813i bk12: 7000a 665266i bk13: 7000a 666754i bk14: 7240a 663684i bk15: 7240a 667630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.03827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549880 n_act=5110 n_pre=5094 n_req=42372 n_rd=114528 n_write=54960 bw_util=0.4646
n_activity=577622 dram_eff=0.5868
bk0: 7680a 657626i bk1: 7680a 660037i bk2: 7560a 657203i bk3: 7560a 661335i bk4: 7300a 664831i bk5: 7300a 665594i bk6: 7120a 667968i bk7: 7120a 668112i bk8: 6720a 667178i bk9: 6720a 669754i bk10: 6640a 671630i bk11: 6640a 672890i bk12: 7000a 665982i bk13: 7000a 665654i bk14: 7244a 662894i bk15: 7244a 666757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549816 n_act=5142 n_pre=5126 n_req=42372 n_rd=114528 n_write=54960 bw_util=0.4646
n_activity=577258 dram_eff=0.5872
bk0: 7560a 660957i bk1: 7560a 661187i bk2: 7680a 656420i bk3: 7680a 659675i bk4: 7300a 663897i bk5: 7300a 665148i bk6: 7120a 665912i bk7: 7120a 666842i bk8: 6720a 667890i bk9: 6720a 669185i bk10: 6640a 671647i bk11: 6640a 671860i bk12: 7000a 666121i bk13: 7000a 666872i bk14: 7244a 663839i bk15: 7244a 666949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549714 n_act=5113 n_pre=5097 n_req=42412 n_rd=114608 n_write=55040 bw_util=0.4651
n_activity=577911 dram_eff=0.5871
bk0: 7560a 660978i bk1: 7560a 660848i bk2: 7680a 654848i bk3: 7680a 660584i bk4: 7300a 663222i bk5: 7300a 666818i bk6: 7120a 668037i bk7: 7120a 667097i bk8: 6720a 667709i bk9: 6720a 671476i bk10: 6640a 672026i bk11: 6640a 673361i bk12: 6920a 667007i bk13: 6920a 667980i bk14: 7364a 662409i bk15: 7364a 663445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07123
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549792 n_act=5154 n_pre=5138 n_req=42372 n_rd=114528 n_write=54960 bw_util=0.4646
n_activity=576877 dram_eff=0.5876
bk0: 7560a 661288i bk1: 7560a 660597i bk2: 7680a 656723i bk3: 7680a 659728i bk4: 7300a 664013i bk5: 7300a 665275i bk6: 7120a 665335i bk7: 7120a 666801i bk8: 6600a 668826i bk9: 6600a 672855i bk10: 6720a 670638i bk11: 6720a 669738i bk12: 6920a 667116i bk13: 6920a 668230i bk14: 7364a 663005i bk15: 7364a 664330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.06156
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecd054ce60 :  mf: uid=6427884, sid21:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3098576), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549753 n_act=5154 n_pre=5138 n_req=42382 n_rd=114567 n_write=54960 bw_util=0.4647
n_activity=577540 dram_eff=0.5871
bk0: 7560a 660367i bk1: 7560a 660781i bk2: 7680a 654184i bk3: 7680a 659439i bk4: 7300a 664053i bk5: 7300a 666804i bk6: 7120a 665563i bk7: 7119a 666051i bk8: 6600a 668446i bk9: 6600a 672207i bk10: 6720a 670942i bk11: 6720a 671898i bk12: 6940a 667295i bk13: 6940a 668285i bk14: 7364a 662974i bk15: 7364a 664029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.10051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549772 n_act=5104 n_pre=5088 n_req=42402 n_rd=114608 n_write=55000 bw_util=0.465
n_activity=578004 dram_eff=0.5869
bk0: 7680a 659470i bk1: 7680a 659695i bk2: 7680a 654763i bk3: 7680a 659259i bk4: 7300a 664577i bk5: 7300a 666640i bk6: 7120a 665392i bk7: 7120a 666623i bk8: 6600a 668898i bk9: 6600a 671804i bk10: 6720a 670209i bk11: 6720a 671577i bk12: 6940a 668070i bk13: 6940a 669510i bk14: 7264a 663876i bk15: 7264a 666457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x801ef280, atomic=0 1 entries : 0x7fecbd9bc680 :  mf: uid=6427883, sid21:w09, part=10, addr=0x801ef280, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3098576), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=729572 n_nop=549730 n_act=5165 n_pre=5149 n_req=42382 n_rd=114568 n_write=54960 bw_util=0.4647
n_activity=576688 dram_eff=0.5879
bk0: 7680a 659848i bk1: 7680a 659035i bk2: 7680a 654795i bk3: 7680a 659126i bk4: 7300a 664967i bk5: 7300a 667285i bk6: 7120a 665945i bk7: 7120a 667243i bk8: 6600a 669529i bk9: 6600a 671405i bk10: 6600a 671030i bk11: 6600a 672913i bk12: 7040a 666773i bk13: 7040a 667546i bk14: 7264a 663538i bk15: 7264a 664978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.08176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21201, Miss = 14327, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[1]: Access = 21178, Miss = 14326, Miss_rate = 0.676, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[2]: Access = 21168, Miss = 14321, Miss_rate = 0.677, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[3]: Access = 21130, Miss = 14320, Miss_rate = 0.678, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[4]: Access = 21120, Miss = 14315, Miss_rate = 0.678, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[5]: Access = 21130, Miss = 14315, Miss_rate = 0.677, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[6]: Access = 21160, Miss = 14325, Miss_rate = 0.677, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[7]: Access = 21160, Miss = 14325, Miss_rate = 0.677, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[8]: Access = 21163, Miss = 14316, Miss_rate = 0.676, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[9]: Access = 21153, Miss = 14316, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[10]: Access = 21153, Miss = 14316, Miss_rate = 0.677, Pending_hits = 64, Reservation_fails = 1
L2_cache_bank[11]: Access = 21163, Miss = 14316, Miss_rate = 0.676, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[12]: Access = 21188, Miss = 14326, Miss_rate = 0.676, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[13]: Access = 21188, Miss = 14326, Miss_rate = 0.676, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[14]: Access = 21158, Miss = 14316, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 21148, Miss = 14316, Miss_rate = 0.677, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[16]: Access = 21158, Miss = 14321, Miss_rate = 0.677, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[17]: Access = 21168, Miss = 14321, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[18]: Access = 21178, Miss = 14326, Miss_rate = 0.676, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[19]: Access = 21173, Miss = 14326, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[20]: Access = 21153, Miss = 14321, Miss_rate = 0.677, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[21]: Access = 21153, Miss = 14321, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 315058
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 1542
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47427
	minimum = 6
	maximum = 44
Network latency average = 8.35769
	minimum = 6
	maximum = 36
Slowest packet = 838684
Flit latency average = 6.79452
	minimum = 6
	maximum = 36
Slowest flit = 2426749
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239157
	minimum = 0.0189252 (at node 0)
	maximum = 0.0283878 (at node 19)
Accepted packet rate average = 0.0239157
	minimum = 0.0189252 (at node 0)
	maximum = 0.0283878 (at node 19)
Injected flit rate average = 0.0659151
	minimum = 0.0436102 (at node 0)
	maximum = 0.0873746 (at node 34)
Accepted flit rate average= 0.0659151
	minimum = 0.060684 (at node 0)
	maximum = 0.091026 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.54857 (10 samples)
	minimum = 6 (10 samples)
	maximum = 46.9 (10 samples)
Network latency average = 8.41949 (10 samples)
	minimum = 6 (10 samples)
	maximum = 44.3 (10 samples)
Flit latency average = 6.88328 (10 samples)
	minimum = 6 (10 samples)
	maximum = 41.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0237115 (10 samples)
	minimum = 0.0187661 (10 samples)
	maximum = 0.0281385 (10 samples)
Accepted packet rate average = 0.0237115 (10 samples)
	minimum = 0.0187661 (10 samples)
	maximum = 0.0281385 (10 samples)
Injected flit rate average = 0.065357 (10 samples)
	minimum = 0.0432158 (10 samples)
	maximum = 0.0867978 (10 samples)
Accepted flit rate average = 0.065357 (10 samples)
	minimum = 0.0602094 (10 samples)
	maximum = 0.0902623 (10 samples)
Injected packet size average = 2.75634 (10 samples)
Accepted packet size average = 2.75634 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 29 sec (929 sec)
gpgpu_simulation_rate = 310536 (inst/sec)
gpgpu_simulation_rate = 3335 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38882
gpu_sim_insn = 28848876
gpu_ipc =     741.9597
gpu_tot_sim_cycle = 3359609
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      94.4567
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7727
partiton_reqs_in_parallel = 855404
partiton_reqs_in_parallel_total    = 8644130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8276
partiton_reqs_in_parallel_util = 855404
partiton_reqs_in_parallel_util_total    = 8644130
gpu_sim_cycle_parition_util = 38882
gpu_tot_sim_cycle_parition_util    = 392915
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.3644 GB/Sec
L2_BW_total  =      14.4463 GB/Sec
gpu_total_sim_rate=312647

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6367276
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53105, 51045, 51118, 52982, 53114, 51046, 51126, 52995, 14519, 13920, 13975, 10839, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 2249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:335077	W0_Idle:371659	W0_Scoreboard:12441887	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 3359608 
mrq_lat_table:231103 	37146 	25863 	54484 	67649 	52843 	30268 	12834 	692 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	344541 	166808 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	489300 	22576 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	291017 	53315 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	833 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5402      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5183      4903      4902      6285      6773      6339      6841      7429      8035      5400      5473      5498      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5265      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5497      5452 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5214      5341      4904      4959      6312      6818      6335      6838      7424      8039      5446      5505      5501      5653 
dram[6]:      5427      5359      5231      5282      5065      4847      6258      6864      6266      6912      7487      7995      5435      5477      5571      5615 
dram[7]:      5403      5386      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5490      5662 
dram[8]:      5421      5414      5250      5274      5183      5088      6283      6776      6284      6361      7511      8038      5398      5491      5592      5645 
dram[9]:      5394      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5170      5228      5106      6275      6764      6335      6890      7518      7656      5397      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.080729  7.755000 10.089172 10.025316  8.649123  8.403409  9.183871  8.679878  9.771428  9.566434  9.158621  8.794702  9.582492  9.582492  8.500000  8.045455 
dram[1]:  8.913794  8.338710  8.913794  8.383783  7.926316  8.053476  9.427153  9.365131  9.369863  8.769231  8.147240  7.811765  9.916376  9.582492  8.955358  8.569800 
dram[2]:  8.123077  8.081633  9.633540  9.070175  7.644670  7.382353  9.666667  8.664634  9.771428  9.434483  8.972973  8.458599  9.713310  9.151125  8.942249  8.527536 
dram[3]:  8.849162  8.516129  9.633540  8.965318  7.683673  7.723077  9.348684  9.410596  9.434483  9.434483  8.528663  7.970238  9.916376  9.518394  8.888218  8.678466 
dram[4]:  8.380953  8.081633  9.574074  9.287425  7.515306  7.256157  9.132912  8.907408  9.841726  9.633802  9.496454  9.496454  8.977918  8.546547  9.254717  8.505780 
dram[5]:  8.616667  8.713483  9.658537  9.263158  7.592783  7.477158  8.798780  8.962733  8.941176  8.603773  8.691559  8.112122 10.128114  9.582492  8.655882  8.555233 
dram[6]:  8.913794  9.070175  9.317647  9.103448  7.671875  7.553846  9.191083  8.640718 10.058824  9.566434  9.043919  9.167809  9.067961  8.265487  8.548295  8.381616 
dram[7]:  8.913794  8.206349  9.900000  9.263158  8.093407  7.553846  9.075472  8.852760  8.841060  9.206897  8.721154  8.665606  9.901060  9.308970  8.045455  7.676021 
dram[8]:  8.521978  8.475410  9.428572  9.156070  8.514451  8.465517  8.589286  8.152542  9.744526  9.081633  8.503125  8.245455  9.454545  9.028939  8.358334  8.312155 
dram[9]:  8.898876  8.250000  9.658537  9.428572  8.614035  8.369318  8.640718  8.438597  9.604317  9.081633  8.346625  8.665606  9.922261  8.971246  8.485632  7.938172 
dram[10]:  8.562162  8.207253  9.156070  8.608696  8.767858  8.183333  8.907408  8.589286  9.468085  8.612904  8.676471  8.245341  9.514950  9.452146  8.762611  8.024457 
average row locality = 512882/58473 = 8.771262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2080      2079      2112      2112      2007      2007      1939      1939      1856      1856      1809      1809      1924      1924      2033      2033 
dram[1]:      2079      2079      2079      2079      2034      2034      1939      1939      1856      1856      1809      1809      1924      1924      2033      2032 
dram[2]:      2112      2112      2079      2079      2034      2034      1934      1934      1856      1856      1809      1809      1924      1924      1999      1999 
dram[3]:      2112      2112      2079      2079      2034      2034      1934      1934      1856      1856      1820      1820      1924      1924      1999      1999 
dram[4]:      2112      2112      2079      2079      2001      2001      1956      1956      1856      1856      1820      1820      1924      1924      2000      2000 
dram[5]:      2079      2079      2112      2112      2001      2001      1956      1956      1856      1856      1819      1819      1924      1924      2000      2000 
dram[6]:      2079      2079      2112      2112      2001      2001      1956      1956      1856      1856      1819      1819      1902      1902      2033      2033 
dram[7]:      2079      2079      2112      2112      2001      2001      1956      1956      1823      1823      1841      1841      1902      1902      2033      2033 
dram[8]:      2079      2079      2112      2112      2001      2001      1956      1956      1823      1823      1841      1841      1908      1908      2033      2033 
dram[9]:      2112      2112      2112      2112      2001      2001      1956      1956      1823      1823      1841      1841      1908      1908      2005      2005 
dram[10]:      2112      2112      2112      2112      2001      2001      1956      1956      1823      1823      1808      1808      1936      1936      2005      2005 
total reads: 346562
bank skew: 2112/1808 = 1.17
chip skew: 31519/31494 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1056      1056       951       951       908       908       880       880       847       847       922       922       976       976 
dram[1]:      1023      1023      1023      1023       978       978       908       908       880       880       847       847       922       922       976       976 
dram[2]:      1056      1056      1023      1023       978       978       908       908       880       880       847       847       922       922       943       943 
dram[3]:      1056      1056      1023      1023       978       978       908       908       880       880       858       858       922       922       943       943 
dram[4]:      1056      1056      1023      1023       945       945       930       930       880       880       858       858       922       922       943       943 
dram[5]:      1023      1023      1056      1056       945       945       930       930       880       880       858       858       922       922       943       943 
dram[6]:      1023      1023      1056      1056       945       945       930       930       880       880       858       858       900       900       976       976 
dram[7]:      1023      1023      1056      1056       945       945       930       930       847       847       880       880       900       900       976       976 
dram[8]:      1023      1023      1056      1056       945       945       930       930       847       847       880       880       900       900       976       976 
dram[9]:      1056      1056      1056      1056       945       945       930       930       847       847       880       880       900       900       948       948 
dram[10]:      1056      1056      1056      1056       945       945       930       930       847       847       847       847       928       928       948       948 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:        227       220       222       218       224       220       224       219       221       217       220       219       223       218       225       221
dram[1]:        224       221       221       217       223       221       226       221       220       217       221       218       223       218       224       221
dram[2]:        225       223       221       219       223       220       225       219       221       217       219       218       224       218       225       219
dram[3]:        224       221       222       217       222       220       225       220       220       217       219       218       224       219       224       221
dram[4]:        226       222       221       218       222       219       222       219       223       218       219       217       222       219       225       220
dram[5]:        227       222       221       217       223       221       224       220       221       217       220       217       221       219       225       222
dram[6]:        226       224       222       217       224       220       224       219       221       217       220       217       222       217       225       222
dram[7]:        226       222       221       218       222       221       225       220       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       223       219       224       221       221       217       220       217       224       219       224       221
dram[9]:        225       222       223       218       224       220       224       220       222       216       218       217       221       218       225       220
dram[10]:        225       223       222       218       223       220       223       219       221       217       221       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       476       430       502       464       518       410       480       369       429       356       489       505       535       544
dram[1]:        528       538       443       417       508       505       526       423       442       400       442       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       457       381       489       434       664       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       448       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       417       397       466       411       526       463       439       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       483       407       490       392       497       543       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       446       395       479       457       526       582
dram[8]:        523       543       438       417       492       442       489       408       466       368       422       454       689       448       579       531
dram[9]:        564       529       447       436       481       438       522       397       504       414       424       366       471       425       567       557
dram[10]:        524       584       499       410       494       446       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecbe448330 :  mf: uid=7070528, sid01:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3359608), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604753 n_act=5227 n_pre=5211 n_req=46645 n_rd=126074 n_write=60504 bw_util=0.4654
n_activity=634144 dram_eff=0.5884
bk0: 8320a 727457i bk1: 8316a 726294i bk2: 8448a 721286i bk3: 8448a 725266i bk4: 8028a 731406i bk5: 8026a 733556i bk6: 7756a 733934i bk7: 7756a 734693i bk8: 7424a 733791i bk9: 7424a 737655i bk10: 7236a 739393i bk11: 7236a 738631i bk12: 7696a 732040i bk13: 7696a 735213i bk14: 8132a 727743i bk15: 8132a 730962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604631 n_act=5339 n_pre=5323 n_req=46619 n_rd=126020 n_write=60456 bw_util=0.4652
n_activity=632848 dram_eff=0.5893
bk0: 8316a 727598i bk1: 8316a 726492i bk2: 8316a 723132i bk3: 8316a 726895i bk4: 8136a 730274i bk5: 8136a 730849i bk6: 7756a 731576i bk7: 7756a 734534i bk8: 7424a 734253i bk9: 7424a 736638i bk10: 7236a 738506i bk11: 7236a 738821i bk12: 7696a 731024i bk13: 7696a 734692i bk14: 8132a 727140i bk15: 8128a 730993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.05627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604697 n_act=5328 n_pre=5312 n_req=46608 n_rd=125976 n_write=60456 bw_util=0.4651
n_activity=630731 dram_eff=0.5912
bk0: 8448a 724716i bk1: 8448a 723685i bk2: 8316a 720858i bk3: 8316a 724543i bk4: 8136a 729197i bk5: 8136a 729323i bk6: 7736a 733559i bk7: 7736a 734132i bk8: 7424a 734099i bk9: 7424a 736151i bk10: 7236a 738695i bk11: 7236a 739342i bk12: 7696a 731295i bk13: 7696a 733939i bk14: 7996a 729194i bk15: 7996a 733383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604633 n_act=5272 n_pre=5256 n_req=46652 n_rd=126064 n_write=60544 bw_util=0.4655
n_activity=633117 dram_eff=0.5895
bk0: 8448a 726310i bk1: 8448a 726786i bk2: 8316a 723670i bk3: 8316a 727080i bk4: 8136a 729647i bk5: 8136a 730395i bk6: 7736a 731306i bk7: 7736a 735998i bk8: 7424a 734700i bk9: 7424a 736778i bk10: 7280a 737554i bk11: 7280a 737360i bk12: 7696a 730984i bk13: 7696a 732905i bk14: 7996a 729182i bk15: 7996a 733619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.0333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604733 n_act=5306 n_pre=5290 n_req=46610 n_rd=125984 n_write=60456 bw_util=0.4651
n_activity=633711 dram_eff=0.5884
bk0: 8448a 723211i bk1: 8448a 725376i bk2: 8316a 722329i bk3: 8316a 727227i bk4: 8004a 731286i bk5: 8004a 732348i bk6: 7824a 734790i bk7: 7824a 734644i bk8: 7424a 733220i bk9: 7424a 736163i bk10: 7280a 738525i bk11: 7280a 739717i bk12: 7696a 731802i bk13: 7696a 731586i bk14: 8000a 728547i bk15: 8000a 732699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecbe4ecaf0 :  mf: uid=7070527, sid01:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3359603), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604669 n_act=5342 n_pre=5326 n_req=46608 n_rd=125976 n_write=60456 bw_util=0.4651
n_activity=633478 dram_eff=0.5886
bk0: 8316a 726636i bk1: 8316a 727349i bk2: 8448a 721981i bk3: 8448a 725355i bk4: 8004a 730457i bk5: 8004a 731312i bk6: 7824a 732478i bk7: 7824a 733638i bk8: 7424a 734000i bk9: 7424a 735742i bk10: 7276a 738861i bk11: 7276a 738714i bk12: 7696a 732070i bk13: 7696a 733294i bk14: 8000a 729257i bk15: 8000a 732957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604567 n_act=5305 n_pre=5289 n_req=46652 n_rd=126064 n_write=60544 bw_util=0.4655
n_activity=633748 dram_eff=0.5889
bk0: 8316a 726573i bk1: 8316a 726204i bk2: 8448a 719819i bk3: 8448a 726651i bk4: 8004a 729738i bk5: 8004a 733501i bk6: 7824a 734607i bk7: 7824a 733605i bk8: 7424a 733901i bk9: 7424a 737911i bk10: 7276a 739127i bk11: 7276a 739942i bk12: 7608a 733291i bk13: 7608a 734170i bk14: 8132a 728121i bk15: 8132a 729365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06552
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604645 n_act=5354 n_pre=5338 n_req=46608 n_rd=125976 n_write=60456 bw_util=0.4651
n_activity=632518 dram_eff=0.5895
bk0: 8316a 726850i bk1: 8316a 726355i bk2: 8448a 721966i bk3: 8448a 725081i bk4: 8004a 730244i bk5: 8004a 731518i bk6: 7824a 731707i bk7: 7824a 732873i bk8: 7292a 734975i bk9: 7292a 739619i bk10: 7364a 737757i bk11: 7364a 736470i bk12: 7608a 732819i bk13: 7608a 734148i bk14: 8132a 728217i bk15: 8132a 730556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.05955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604617 n_act=5344 n_pre=5328 n_req=46620 n_rd=126024 n_write=60456 bw_util=0.4652
n_activity=633883 dram_eff=0.5884
bk0: 8316a 726054i bk1: 8316a 726518i bk2: 8448a 719308i bk3: 8448a 725169i bk4: 8004a 730550i bk5: 8004a 733252i bk6: 7824a 732257i bk7: 7824a 732887i bk8: 7292a 735359i bk9: 7292a 738979i bk10: 7364a 737640i bk11: 7364a 738848i bk12: 7632a 733671i bk13: 7632a 734493i bk14: 8132a 728654i bk15: 8132a 729994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0964
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604621 n_act=5302 n_pre=5286 n_req=46640 n_rd=126064 n_write=60496 bw_util=0.4654
n_activity=633916 dram_eff=0.5886
bk0: 8448a 724754i bk1: 8448a 724976i bk2: 8448a 719886i bk3: 8448a 724811i bk4: 8004a 731012i bk5: 8004a 733535i bk6: 7824a 731884i bk7: 7824a 732974i bk8: 7292a 735176i bk9: 7292a 738373i bk10: 7364a 737120i bk11: 7364a 738439i bk12: 7632a 734165i bk13: 7632a 735884i bk14: 8020a 729317i bk15: 8020a 732740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03331
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=801769 n_nop=604595 n_act=5355 n_pre=5339 n_req=46620 n_rd=126024 n_write=60456 bw_util=0.4652
n_activity=632582 dram_eff=0.5896
bk0: 8448a 725327i bk1: 8448a 724675i bk2: 8448a 719935i bk3: 8448a 724747i bk4: 8004a 731334i bk5: 8004a 733947i bk6: 7824a 732489i bk7: 7824a 733965i bk8: 7292a 735791i bk9: 7292a 738071i bk10: 7232a 737823i bk11: 7232a 739556i bk12: 7744a 732860i bk13: 7744a 733633i bk14: 8020a 729030i bk15: 8020a 730967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.08156

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23315, Miss = 15760, Miss_rate = 0.676, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[1]: Access = 23293, Miss = 15759, Miss_rate = 0.677, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[2]: Access = 23282, Miss = 15753, Miss_rate = 0.677, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[3]: Access = 23243, Miss = 15752, Miss_rate = 0.678, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[4]: Access = 23232, Miss = 15747, Miss_rate = 0.678, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[5]: Access = 23243, Miss = 15747, Miss_rate = 0.677, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[6]: Access = 23276, Miss = 15758, Miss_rate = 0.677, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[7]: Access = 23276, Miss = 15758, Miss_rate = 0.677, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[8]: Access = 23277, Miss = 15748, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[9]: Access = 23266, Miss = 15748, Miss_rate = 0.677, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[10]: Access = 23265, Miss = 15747, Miss_rate = 0.677, Pending_hits = 67, Reservation_fails = 1
L2_cache_bank[11]: Access = 23276, Miss = 15747, Miss_rate = 0.677, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 23304, Miss = 15758, Miss_rate = 0.676, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[13]: Access = 23304, Miss = 15758, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[14]: Access = 23271, Miss = 15747, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 23260, Miss = 15747, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[16]: Access = 23271, Miss = 15753, Miss_rate = 0.677, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[17]: Access = 23282, Miss = 15753, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[18]: Access = 23293, Miss = 15758, Miss_rate = 0.677, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[19]: Access = 23288, Miss = 15758, Miss_rate = 0.677, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[20]: Access = 23266, Miss = 15753, Miss_rate = 0.677, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[21]: Access = 23265, Miss = 15753, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 346562
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 1631
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56484
	minimum = 6
	maximum = 46
Network latency average = 8.44337
	minimum = 6
	maximum = 41
Slowest packet = 933725
Flit latency average = 6.90901
	minimum = 6
	maximum = 37
Slowest flit = 2787517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239212
	minimum = 0.0189296 (at node 5)
	maximum = 0.0283943 (at node 0)
Accepted packet rate average = 0.0239212
	minimum = 0.0189296 (at node 5)
	maximum = 0.0283943 (at node 0)
Injected flit rate average = 0.0659304
	minimum = 0.0436203 (at node 5)
	maximum = 0.0873949 (at node 34)
Accepted flit rate average= 0.0659304
	minimum = 0.060698 (at node 5)
	maximum = 0.091047 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.55005 (11 samples)
	minimum = 6 (11 samples)
	maximum = 46.8182 (11 samples)
Network latency average = 8.42166 (11 samples)
	minimum = 6 (11 samples)
	maximum = 44 (11 samples)
Flit latency average = 6.88562 (11 samples)
	minimum = 6 (11 samples)
	maximum = 41.0909 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0237306 (11 samples)
	minimum = 0.0187809 (11 samples)
	maximum = 0.0281617 (11 samples)
Accepted packet rate average = 0.0237306 (11 samples)
	minimum = 0.0187809 (11 samples)
	maximum = 0.0281617 (11 samples)
Injected flit rate average = 0.0654091 (11 samples)
	minimum = 0.0432526 (11 samples)
	maximum = 0.0868521 (11 samples)
Accepted flit rate average = 0.0654091 (11 samples)
	minimum = 0.0602539 (11 samples)
	maximum = 0.0903336 (11 samples)
Injected packet size average = 2.75632 (11 samples)
Accepted packet size average = 2.75632 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 55 sec (1015 sec)
gpgpu_simulation_rate = 312647 (inst/sec)
gpgpu_simulation_rate = 3309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39081
gpu_sim_insn = 28848876
gpu_ipc =     738.1816
gpu_tot_sim_cycle = 3620840
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      95.6094
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 7958
partiton_reqs_in_parallel = 859782
partiton_reqs_in_parallel_total    = 9499534
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8610
partiton_reqs_in_parallel_util = 859782
partiton_reqs_in_parallel_util_total    = 9499534
gpu_sim_cycle_parition_util = 39081
gpu_tot_sim_cycle_parition_util    = 431797
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     112.7872 GB/Sec
L2_BW_total  =      14.6214 GB/Sec
gpu_total_sim_rate=314429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6946504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57932, 55696, 55765, 57791, 57941, 55681, 55773, 57811, 14519, 13920, 13975, 10839, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 2282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 838
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:364775	W0_Idle:387643	W0_Scoreboard:13581854	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 3620839 
mrq_lat_table:251059 	39779 	28009 	60155 	74902 	58280 	32975 	13645 	702 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	373657 	184191 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	534035 	24341 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	317942 	57712 	982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	910 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5446      5505      5516      5653 
dram[6]:      5427      5359      5231      5282      5093      5028      6258      6864      6266      6912      7487      7995      5435      5477      5571      5615 
dram[7]:      5414      5390      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5183      5088      6283      6776      6284      6361      7511      8038      5436      5491      5592      5645 
dram[9]:      5403      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5176      5228      5106      6275      6764      6335      6890      7518      7656      5433      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.693182  7.388646  9.546962  9.442623  8.223351  8.140703  8.602210  8.067357  9.128835  8.910180  8.746988  8.393064  9.287425  9.232142  7.944039  7.575406 
dram[1]:  8.294118  7.797235  8.417911  7.906542  7.432433  7.568807  8.846591  8.698324  8.963856  8.359550  7.848649  7.408163  9.232142  9.017442  8.569553  8.119403 
dram[2]:  7.680000  7.646018  9.145946  8.502513  7.268723  7.142857  8.880000  7.928571  9.018182  8.454545  8.746988  8.157304  9.343373  8.616667  8.356021  8.101522 
dram[3]:  8.150944  7.890411  9.096774  8.502513  7.236842  7.268723  8.730337  8.880000  9.018182  8.857142  8.178771  7.431472  9.400000  9.177515  8.269430  8.184615 
dram[4]:  8.000000  7.680000  9.000000  8.812500  7.205357  7.078948  8.483871  8.261780  9.018182  8.804733  8.926829  8.981595  8.429348  7.994845  8.653116  7.923077 
dram[5]:  8.173913  8.134615  9.047120  8.640000  7.237668  7.048035  8.349206  8.576087  8.359550  8.086957  8.178771  7.746032  9.816456  9.287425  8.124681  8.002506 
dram[6]:  8.376238  8.502513  8.816326  8.640000  7.303167  7.205357  8.529730  8.176166  9.358491  8.963856  8.561403  8.462428  8.483334  7.790816  7.982885  7.773809 
dram[7]:  8.545455  7.833333  9.191489  8.771574  7.613207  7.173333  8.670330  8.393617  8.250000  8.642858  8.131147  8.175824  9.543750  8.775862  7.471396  7.239468 
dram[8]:  8.057143  8.057143  8.861539  8.683417  8.151515  7.990099  8.092308  7.811881  9.307693  8.591716  8.043243  7.750000  8.947369  8.500000  7.792363  7.682353 
dram[9]:  8.429268  7.890411  9.000000  8.907216  8.029851  7.950739  8.134021  7.890000  8.907975  8.541177  7.957219  8.175824  9.503105  8.595506  7.913580  7.436195 
dram[10]:  8.037210  7.819005  8.512315  8.037210  8.192893  7.722488  8.483871  8.218750  9.018634  8.157304  8.441860  7.891304  9.069767  8.863636  8.093434  7.401847 
average row locality = 559506/67623 = 8.273901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2269      2268      2304      2304      2196      2196      2118      2118      2016      2016      1980      1980      2100      2100      2209      2209 
dram[1]:      2268      2268      2268      2268      2226      2226      2118      2118      2016      2016      1980      1980      2100      2100      2209      2208 
dram[2]:      2304      2304      2268      2268      2226      2226      2112      2112      2016      2016      1980      1980      2100      2100      2172      2172 
dram[3]:      2304      2304      2268      2268      2226      2226      2112      2112      2016      2016      1992      1992      2100      2100      2172      2172 
dram[4]:      2304      2304      2268      2268      2190      2190      2136      2136      2016      2016      1992      1992      2100      2100      2173      2173 
dram[5]:      2268      2268      2304      2304      2190      2190      2136      2136      2016      2016      1992      1992      2100      2100      2173      2173 
dram[6]:      2268      2268      2304      2304      2190      2190      2136      2136      2016      2016      1992      1992      2076      2076      2209      2209 
dram[7]:      2268      2268      2304      2304      2190      2190      2136      2136      1980      1980      2016      2016      2076      2076      2209      2209 
dram[8]:      2268      2268      2304      2304      2190      2190      2136      2136      1980      1980      2016      2016      2082      2082      2209      2209 
dram[9]:      2304      2304      2304      2304      2190      2190      2136      2136      1980      1980      2016      2016      2082      2082      2179      2179 
dram[10]:      2304      2304      2304      2304      2190      2190      2136      2136      1980      1980      1980      1980      2112      2112      2179      2179 
total reads: 378066
bank skew: 2304/1980 = 1.16
chip skew: 34383/34356 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1152      1152      1044      1044       996       996       960       960       924       924      1002      1002      1056      1056 
dram[1]:      1116      1116      1116      1116      1074      1074       996       996       960       960       924       924      1002      1002      1056      1056 
dram[2]:      1152      1152      1116      1116      1074      1074       996       996       960       960       924       924      1002      1002      1020      1020 
dram[3]:      1152      1152      1116      1116      1074      1074       996       996       960       960       936       936      1002      1002      1020      1020 
dram[4]:      1152      1152      1116      1116      1038      1038      1020      1020       960       960       936       936      1002      1002      1020      1020 
dram[5]:      1116      1116      1152      1152      1038      1038      1020      1020       960       960       936       936      1002      1002      1020      1020 
dram[6]:      1116      1116      1152      1152      1038      1038      1020      1020       960       960       936       936       978       978      1056      1056 
dram[7]:      1116      1116      1152      1152      1038      1038      1020      1020       924       924       960       960       978       978      1056      1056 
dram[8]:      1116      1116      1152      1152      1038      1038      1020      1020       924       924       960       960       978       978      1056      1056 
dram[9]:      1152      1152      1152      1152      1038      1038      1020      1020       924       924       960       960       978       978      1026      1026 
dram[10]:      1152      1152      1152      1152      1038      1038      1020      1020       924       924       924       924      1008      1008      1026      1026 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       220       224       219       221       217       220       219       223       219       226       222
dram[1]:        224       221       221       217       222       221       225       220       220       217       221       218       224       219       225       222
dram[2]:        225       223       222       219       222       220       224       219       221       217       219       219       225       219       225       220
dram[3]:        224       222       222       217       222       219       224       219       220       217       220       218       225       220       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       218       219       218       222       219       226       220
dram[5]:        227       222       221       218       222       220       224       220       221       217       220       217       222       219       226       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       225       223
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       223
dram[8]:        225       224       223       218       223       219       223       220       221       217       220       217       224       219       225       221
dram[9]:        225       222       223       218       223       219       223       220       222       216       219       217       221       219       225       221
dram[10]:        225       223       223       218       223       219       222       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       502       464       518       410       480       369       493       356       489       620       535       544
dram[1]:        528       538       443       418       508       505       526       423       442       400       442       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       457       381       489       489       664       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       448       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       417       397       466       411       526       463       439       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       496       407       490       392       497       543       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       438       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       447       436       481       438       522       397       504       414       475       366       471       425       567       557
dram[10]:        524       584       499       410       494       446       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658785 n_act=6017 n_pre=6001 n_req=50883 n_rd=137532 n_write=66000 bw_util=0.4656
n_activity=693242 dram_eff=0.5872
bk0: 9076a 792822i bk1: 9072a 791420i bk2: 9216a 786002i bk3: 9216a 790247i bk4: 8784a 796812i bk5: 8784a 799429i bk6: 8472a 799587i bk7: 8472a 800365i bk8: 8064a 799950i bk9: 8064a 804295i bk10: 7920a 805944i bk11: 7920a 805009i bk12: 8400a 797978i bk13: 8400a 801692i bk14: 8836a 793476i bk15: 8836a 797392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658573 n_act=6175 n_pre=6159 n_req=50857 n_rd=137476 n_write=65952 bw_util=0.4653
n_activity=692374 dram_eff=0.5876
bk0: 9072a 792997i bk1: 9072a 791794i bk2: 9072a 788053i bk3: 9072a 792227i bk4: 8904a 795549i bk5: 8904a 796037i bk6: 8472a 797269i bk7: 8472a 800532i bk8: 8064a 800442i bk9: 8064a 803030i bk10: 7920a 805142i bk11: 7920a 805138i bk12: 8400a 796923i bk13: 8400a 801092i bk14: 8836a 793238i bk15: 8832a 797001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.04594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658643 n_act=6166 n_pre=6150 n_req=50844 n_rd=137424 n_write=65952 bw_util=0.4652
n_activity=690059 dram_eff=0.5894
bk0: 9216a 789831i bk1: 9216a 788647i bk2: 9072a 785551i bk3: 9072a 789156i bk4: 8904a 794474i bk5: 8904a 794741i bk6: 8448a 799168i bk7: 8448a 799968i bk8: 8064a 800310i bk9: 8064a 802306i bk10: 7920a 805040i bk11: 7920a 805965i bk12: 8400a 797244i bk13: 8400a 800033i bk14: 8688a 794907i bk15: 8688a 799739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801ef680, atomic=0 1 entries : 0x7fecbead6d00 :  mf: uid=7713172, sid09:w11, part=3, addr=0x801ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3620834), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658563 n_act=6110 n_pre=6094 n_req=50892 n_rd=137520 n_write=66048 bw_util=0.4657
n_activity=692539 dram_eff=0.5879
bk0: 9216a 791343i bk1: 9216a 791780i bk2: 9072a 788300i bk3: 9072a 792296i bk4: 8904a 794718i bk5: 8904a 795597i bk6: 8448a 797203i bk7: 8448a 802526i bk8: 8064a 800749i bk9: 8064a 803088i bk10: 7968a 804051i bk11: 7968a 803105i bk12: 8400a 796657i bk13: 8400a 799334i bk14: 8688a 795038i bk15: 8688a 799806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.03072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658667 n_act=6150 n_pre=6134 n_req=50846 n_rd=137432 n_write=65952 bw_util=0.4652
n_activity=693423 dram_eff=0.5866
bk0: 9216a 788423i bk1: 9216a 790610i bk2: 9072a 787157i bk3: 9072a 792152i bk4: 8760a 796355i bk5: 8760a 798511i bk6: 8544a 800207i bk7: 8544a 800386i bk8: 8064a 799502i bk9: 8064a 802526i bk10: 7968a 804716i bk11: 7968a 805947i bk12: 8400a 797802i bk13: 8400a 797556i bk14: 8692a 794523i bk15: 8692a 799116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658639 n_act=6164 n_pre=6148 n_req=50846 n_rd=137432 n_write=65952 bw_util=0.4652
n_activity=693065 dram_eff=0.5869
bk0: 9072a 791670i bk1: 9072a 792824i bk2: 9216a 786911i bk3: 9216a 790367i bk4: 8760a 795578i bk5: 8760a 796670i bk6: 8544a 797702i bk7: 8544a 799256i bk8: 8064a 800447i bk9: 8064a 802096i bk10: 7968a 805359i bk11: 7968a 805078i bk12: 8400a 798429i bk13: 8400a 799677i bk14: 8692a 795018i bk15: 8692a 799250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.08005
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658457 n_act=6159 n_pre=6143 n_req=50894 n_rd=137528 n_write=66048 bw_util=0.4657
n_activity=693503 dram_eff=0.5871
bk0: 9072a 791761i bk1: 9072a 791643i bk2: 9216a 784492i bk3: 9216a 791598i bk4: 8760a 795036i bk5: 8760a 799234i bk6: 8544a 799751i bk7: 8544a 799287i bk8: 8064a 800003i bk9: 8064a 804745i bk10: 7968a 805351i bk11: 7968a 806296i bk12: 8304a 799479i bk13: 8304a 800328i bk14: 8836a 793821i bk15: 8836a 795594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06382
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658595 n_act=6186 n_pre=6170 n_req=50846 n_rd=137432 n_write=65952 bw_util=0.4652
n_activity=691868 dram_eff=0.5879
bk0: 9072a 792200i bk1: 9072a 791748i bk2: 9216a 786823i bk3: 9216a 790450i bk4: 8760a 795917i bk5: 8760a 796850i bk6: 8544a 797434i bk7: 8544a 798613i bk8: 7920a 801348i bk9: 7920a 806186i bk10: 8064a 804117i bk11: 8064a 802747i bk12: 8304a 799104i bk13: 8304a 800430i bk14: 8836a 793894i bk15: 8836a 796595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecbeb9e5a0 :  mf: uid=7713171, sid09:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3620839), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658577 n_act=6172 n_pre=6156 n_req=50858 n_rd=137478 n_write=65952 bw_util=0.4653
n_activity=694012 dram_eff=0.5862
bk0: 9072a 791538i bk1: 9072a 792393i bk2: 9216a 783923i bk3: 9216a 790224i bk4: 8760a 796132i bk5: 8760a 799005i bk6: 8544a 797620i bk7: 8542a 798721i bk8: 7920a 801455i bk9: 7920a 805562i bk10: 8064a 804254i bk11: 8064a 804859i bk12: 8328a 799935i bk13: 8328a 800800i bk14: 8836a 794674i bk15: 8836a 796023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.09133
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658555 n_act=6134 n_pre=6118 n_req=50882 n_rd=137528 n_write=66000 bw_util=0.4656
n_activity=693540 dram_eff=0.5869
bk0: 9216a 789824i bk1: 9216a 790144i bk2: 9216a 784478i bk3: 9216a 789673i bk4: 8760a 796413i bk5: 8760a 799151i bk6: 8544a 797172i bk7: 8544a 798689i bk8: 7920a 801207i bk9: 7920a 805062i bk10: 8064a 803524i bk11: 8064a 804425i bk12: 8328a 800789i bk13: 8328a 802297i bk14: 8716a 795437i bk15: 8716a 798618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x801ef280, atomic=0 1 entries : 0x7fecbeb0e410 :  mf: uid=7713170, sid09:w09, part=10, addr=0x801ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (3620838), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=874335 n_nop=658537 n_act=6191 n_pre=6175 n_req=50858 n_rd=137480 n_write=65952 bw_util=0.4653
n_activity=691619 dram_eff=0.5883
bk0: 9216a 789864i bk1: 9216a 789756i bk2: 9216a 784070i bk3: 9216a 789847i bk4: 8760a 796771i bk5: 8760a 799244i bk6: 8544a 798015i bk7: 8544a 799824i bk8: 7920a 802185i bk9: 7920a 804272i bk10: 7920a 804313i bk11: 7920a 805599i bk12: 8448a 798955i bk13: 8448a 799838i bk14: 8716a 794813i bk15: 8716a 796636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.07428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25430, Miss = 17192, Miss_rate = 0.676, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[1]: Access = 25408, Miss = 17191, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[2]: Access = 25396, Miss = 17185, Miss_rate = 0.677, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[3]: Access = 25356, Miss = 17184, Miss_rate = 0.678, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[4]: Access = 25344, Miss = 17178, Miss_rate = 0.678, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 25356, Miss = 17178, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 25392, Miss = 17190, Miss_rate = 0.677, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[7]: Access = 25392, Miss = 17190, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[8]: Access = 25390, Miss = 17179, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[9]: Access = 25378, Miss = 17179, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[10]: Access = 25378, Miss = 17179, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 1
L2_cache_bank[11]: Access = 25390, Miss = 17179, Miss_rate = 0.677, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[12]: Access = 25420, Miss = 17191, Miss_rate = 0.676, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[13]: Access = 25420, Miss = 17191, Miss_rate = 0.676, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[14]: Access = 25384, Miss = 17179, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[15]: Access = 25372, Miss = 17179, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 25384, Miss = 17185, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[17]: Access = 25396, Miss = 17185, Miss_rate = 0.677, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[18]: Access = 25408, Miss = 17191, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 25402, Miss = 17191, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[20]: Access = 25378, Miss = 17185, Miss_rate = 0.677, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[21]: Access = 25378, Miss = 17185, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 378066
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 1775
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.4697
	minimum = 6
	maximum = 38
Network latency average = 8.3553
	minimum = 6
	maximum = 38
Slowest packet = 1056371
Flit latency average = 6.78124
	minimum = 6
	maximum = 34
Slowest flit = 2911877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237994
	minimum = 0.0188332 (at node 0)
	maximum = 0.0282497 (at node 7)
Accepted packet rate average = 0.0237994
	minimum = 0.0188332 (at node 0)
	maximum = 0.0282497 (at node 7)
Injected flit rate average = 0.0655947
	minimum = 0.0433982 (at node 0)
	maximum = 0.0869498 (at node 34)
Accepted flit rate average= 0.0655947
	minimum = 0.0603889 (at node 0)
	maximum = 0.0905834 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.54335 (12 samples)
	minimum = 6 (12 samples)
	maximum = 46.0833 (12 samples)
Network latency average = 8.41613 (12 samples)
	minimum = 6 (12 samples)
	maximum = 43.5 (12 samples)
Flit latency average = 6.87692 (12 samples)
	minimum = 6 (12 samples)
	maximum = 40.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0237363 (12 samples)
	minimum = 0.0187853 (12 samples)
	maximum = 0.0281691 (12 samples)
Accepted packet rate average = 0.0237363 (12 samples)
	minimum = 0.0187853 (12 samples)
	maximum = 0.0281691 (12 samples)
Injected flit rate average = 0.0654246 (12 samples)
	minimum = 0.0432647 (12 samples)
	maximum = 0.0868602 (12 samples)
Accepted flit rate average = 0.0654246 (12 samples)
	minimum = 0.0602651 (12 samples)
	maximum = 0.0903545 (12 samples)
Injected packet size average = 2.75631 (12 samples)
Accepted packet size average = 2.75631 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 21 sec (1101 sec)
gpgpu_simulation_rate = 314429 (inst/sec)
gpgpu_simulation_rate = 3288 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38989
gpu_sim_insn = 28848876
gpu_ipc =     739.9235
gpu_tot_sim_cycle = 3881979
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      96.6093
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8348
partiton_reqs_in_parallel = 857758
partiton_reqs_in_parallel_total    = 10359316
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.8895
partiton_reqs_in_parallel_util = 857758
partiton_reqs_in_parallel_util_total    = 10359316
gpu_sim_cycle_parition_util = 38989
gpu_tot_sim_cycle_parition_util    = 470878
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.0533 GB/Sec
L2_BW_total  =      14.7733 GB/Sec
gpu_total_sim_rate=315952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7525732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62759, 60337, 60412, 62610, 62768, 60324, 60420, 62631, 14519, 13920, 13975, 10839, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 2305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 861
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:395283	W0_Idle:402522	W0_Scoreboard:14705685	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 3881978 
mrq_lat_table:273007 	43791 	30461 	64513 	79978 	62676 	35908 	15027 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	406813 	197529 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	578441 	26428 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	344262 	62727 	1031 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	985 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5446      5505      5516      5653 
dram[6]:      5427      5359      5231      5282      5093      5028      6258      6864      6266      6912      7487      7995      5435      5477      5571      5615 
dram[7]:      5414      5390      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5592      5645 
dram[9]:      5403      5389      5223      5203      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5635 
dram[10]:      5416      5408      5238      5176      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.077092  7.766949 10.010695  9.904762  8.615764  8.531708  9.024129  8.478589  9.533923  9.314121  9.101449  8.746518  9.719653  9.663794  8.360000  7.984270 
dram[1]:  8.728572  8.219731  8.855072  8.331819  7.777293  7.915555  9.272727  9.121951  9.422741  8.806540  8.198434  7.714988  9.663794  9.446630  9.040712  8.538462 
dram[2]:  8.068966  8.034335  9.596859  8.941463  7.611111  7.483193  9.307479  8.337469  9.422741  8.854795  9.101449  8.509485  9.776163  9.040322  8.772727  8.514706 
dram[3]:  8.547945  8.283186  9.546875  8.941463  7.578723  7.611111  9.155313  9.307479  9.478005  9.314121  8.533692  7.778870  9.833333  9.608571  8.728643  8.599010 
dram[4]:  8.394619  8.068966  9.448454  9.257576  7.508621  7.381356  8.908616  8.681933  9.478005  9.260745  9.339233  9.394659  8.850000  8.407500  9.120735  8.333333 
dram[5]:  8.565420  8.525581  9.502538  9.087379  7.573913  7.381356  8.771208  9.002639  8.806540  8.527704  8.530997  8.094629 10.253049  9.719653  8.580247  8.414043 
dram[6]:  8.770335  8.898058  9.267326  9.087379  7.640351  7.541126  8.955380  8.594459  9.823709  9.422741  8.966005  8.865546  8.900537  8.195544  8.439430  8.224537 
dram[7]:  8.898058  8.219731  9.649485  9.221675  7.954338  7.508621  9.098666  8.816538  8.688705  9.089337  8.488127  8.533156  9.972892  9.197222  7.913140  7.673866 
dram[8]:  8.447004  8.447004  9.313433  9.131707  8.497561  8.334929  8.508728  8.221686  9.764706  9.037250  8.443569  8.103274  9.372881  8.919354  8.243620  8.130435 
dram[9]:  8.788733  8.283186  9.454545  9.360000  8.415459  8.334929  8.551378  8.301703  9.303835  8.934844  8.312661  8.533156  9.934132  9.016304  8.322196  7.835955 
dram[10]:  8.470589  8.246696  8.956938  8.470589  8.539216  8.064815  8.908616  8.637975  9.471472  8.594006  8.792717  8.238845  9.505618  9.296703  8.546569  7.835955 
average row locality = 606130/69817 = 8.681697
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2458      2457      2496      2496      2373      2373      2292      2292      2192      2192      2139      2139      2274      2274      2401      2401 
dram[1]:      2457      2457      2457      2457      2405      2405      2292      2292      2192      2192      2139      2139      2274      2274      2401      2400 
dram[2]:      2496      2496      2457      2457      2405      2405      2286      2286      2192      2192      2139      2139      2274      2274      2361      2361 
dram[3]:      2496      2496      2457      2457      2405      2405      2286      2286      2192      2192      2152      2152      2274      2274      2361      2361 
dram[4]:      2496      2496      2457      2457      2366      2366      2312      2312      2192      2192      2152      2152      2274      2274      2362      2362 
dram[5]:      2457      2457      2496      2496      2366      2366      2312      2312      2192      2192      2151      2151      2274      2274      2362      2362 
dram[6]:      2457      2457      2496      2496      2366      2366      2312      2312      2192      2192      2151      2151      2248      2248      2401      2401 
dram[7]:      2457      2457      2496      2496      2366      2366      2312      2312      2153      2153      2177      2177      2248      2248      2401      2401 
dram[8]:      2457      2457      2496      2496      2366      2366      2312      2312      2153      2153      2177      2177      2255      2255      2401      2401 
dram[9]:      2496      2496      2496      2496      2366      2366      2312      2312      2153      2153      2177      2177      2255      2255      2368      2368 
dram[10]:      2496      2496      2496      2496      2366      2366      2312      2312      2153      2153      2138      2138      2288      2288      2368      2368 
total reads: 409570
bank skew: 2496/2138 = 1.17
chip skew: 37249/37220 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1248      1248      1125      1125      1074      1074      1040      1040      1001      1001      1089      1089      1152      1152 
dram[1]:      1209      1209      1209      1209      1157      1157      1074      1074      1040      1040      1001      1001      1089      1089      1152      1152 
dram[2]:      1248      1248      1209      1209      1157      1157      1074      1074      1040      1040      1001      1001      1089      1089      1113      1113 
dram[3]:      1248      1248      1209      1209      1157      1157      1074      1074      1040      1040      1014      1014      1089      1089      1113      1113 
dram[4]:      1248      1248      1209      1209      1118      1118      1100      1100      1040      1040      1014      1014      1089      1089      1113      1113 
dram[5]:      1209      1209      1248      1248      1118      1118      1100      1100      1040      1040      1014      1014      1089      1089      1113      1113 
dram[6]:      1209      1209      1248      1248      1118      1118      1100      1100      1040      1040      1014      1014      1063      1063      1152      1152 
dram[7]:      1209      1209      1248      1248      1118      1118      1100      1100      1001      1001      1040      1040      1063      1063      1152      1152 
dram[8]:      1209      1209      1248      1248      1118      1118      1100      1100      1001      1001      1040      1040      1063      1063      1152      1152 
dram[9]:      1248      1248      1248      1248      1118      1118      1100      1100      1001      1001      1040      1040      1063      1063      1119      1119 
dram[10]:      1248      1248      1248      1248      1118      1118      1100      1100      1001      1001      1001      1001      1096      1096      1119      1119 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       220       224       219       221       217       220       219       223       218       225       221
dram[1]:        224       221       221       217       222       221       225       221       220       217       221       218       223       218       225       221
dram[2]:        225       223       222       219       222       220       224       219       221       217       219       218       225       218       225       219
dram[3]:        224       221       222       217       222       220       225       220       221       217       220       218       224       219       224       221
dram[4]:        226       222       221       218       223       219       222       219       222       218       219       217       222       219       225       220
dram[5]:        227       222       221       217       223       221       224       220       221       217       220       217       221       219       225       222
dram[6]:        226       224       222       218       224       220       224       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       222       221       225       220       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       223       219       224       221       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       224       220       224       220       222       216       219       217       220       218       225       221
dram[10]:        225       223       223       218       223       220       223       220       221       218       221       217       222       219       224       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       502       464       518       410       480       369       493       356       489       620       535       544
dram[1]:        528       538       443       418       508       505       526       423       442       400       460       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       457       381       489       489       664       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       448       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       417       397       466       411       526       463       444       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       496       407       490       392       497       543       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       438       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       447       436       481       438       522       397       504       414       475       366       471       425       567       557
dram[10]:        524       584       499       410       494       446       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713809 n_act=6219 n_pre=6203 n_req=55125 n_rd=148996 n_write=71504 bw_util=0.4658
n_activity=749431 dram_eff=0.5884
bk0: 9832a 858842i bk1: 9828a 857207i bk2: 9984a 851343i bk3: 9984a 856058i bk4: 9492a 863296i bk5: 9492a 866184i bk6: 9168a 866165i bk7: 9168a 867233i bk8: 8768a 866221i bk9: 8768a 870732i bk10: 8556a 872730i bk11: 8556a 871911i bk12: 9096a 864367i bk13: 9096a 868125i bk14: 9604a 859114i bk15: 9604a 863301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x803eec80, atomic=0 1 entries : 0x7fecbf1b3bf0 :  mf: uid=8355814, sid15:w10, part=1, addr=0x803eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3881978), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713621 n_act=6373 n_pre=6357 n_req=55095 n_rd=148932 n_write=71448 bw_util=0.4656
n_activity=748078 dram_eff=0.5892
bk0: 9828a 859070i bk1: 9828a 857804i bk2: 9828a 853600i bk3: 9828a 857799i bk4: 9620a 861961i bk5: 9620a 862538i bk6: 9168a 864035i bk7: 9168a 867028i bk8: 8768a 866692i bk9: 8768a 869860i bk10: 8556a 871939i bk11: 8556a 872429i bk12: 9096a 863089i bk13: 9096a 867420i bk14: 9604a 858987i bk15: 9600a 862705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.05254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713675 n_act=6372 n_pre=6356 n_req=55082 n_rd=148880 n_write=71448 bw_util=0.4655
n_activity=745700 dram_eff=0.5909
bk0: 9984a 855744i bk1: 9984a 854381i bk2: 9828a 850588i bk3: 9828a 854795i bk4: 9620a 860819i bk5: 9620a 861725i bk6: 9144a 865868i bk7: 9144a 866511i bk8: 8768a 866335i bk9: 8768a 868731i bk10: 8556a 872216i bk11: 8556a 873329i bk12: 9096a 863383i bk13: 9096a 866419i bk14: 9444a 860564i bk15: 9444a 865872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803eee80, atomic=0 1 entries : 0x7feccfe5cd30 :  mf: uid=8355815, sid15:w11, part=3, addr=0x803eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3881974), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713591 n_act=6310 n_pre=6294 n_req=55134 n_rd=148984 n_write=71552 bw_util=0.4659
n_activity=748532 dram_eff=0.5892
bk0: 9984a 857381i bk1: 9984a 857710i bk2: 9828a 853908i bk3: 9828a 858228i bk4: 9620a 861301i bk5: 9620a 862232i bk6: 9144a 863657i bk7: 9144a 869141i bk8: 8768a 866962i bk9: 8768a 869637i bk10: 8608a 870777i bk11: 8608a 870283i bk12: 9096a 862679i bk13: 9096a 865805i bk14: 9444a 860982i bk15: 9444a 865789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.03682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713711 n_act=6350 n_pre=6334 n_req=55084 n_rd=148888 n_write=71448 bw_util=0.4655
n_activity=749235 dram_eff=0.5882
bk0: 9984a 854155i bk1: 9984a 856132i bk2: 9828a 852246i bk3: 9828a 858023i bk4: 9464a 862700i bk5: 9464a 865301i bk6: 9248a 867069i bk7: 9248a 866947i bk8: 8768a 865951i bk9: 8768a 869090i bk10: 8608a 871881i bk11: 8608a 873205i bk12: 9096a 864108i bk13: 9096a 863858i bk14: 9448a 859951i bk15: 9448a 864788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713691 n_act=6364 n_pre=6348 n_req=55082 n_rd=148880 n_write=71448 bw_util=0.4655
n_activity=749427 dram_eff=0.588
bk0: 9828a 857558i bk1: 9828a 858831i bk2: 9984a 852720i bk3: 9984a 856327i bk4: 9464a 861916i bk5: 9464a 862914i bk6: 9248a 864528i bk7: 9248a 866108i bk8: 8768a 866929i bk9: 8768a 868922i bk10: 8604a 872527i bk11: 8604a 871837i bk12: 9096a 864574i bk13: 9096a 865813i bk14: 9448a 861006i bk15: 9448a 864974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0857
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713505 n_act=6353 n_pre=6337 n_req=55134 n_rd=148984 n_write=71552 bw_util=0.4659
n_activity=749134 dram_eff=0.5888
bk0: 9828a 857447i bk1: 9828a 857391i bk2: 9984a 849708i bk3: 9984a 857635i bk4: 9464a 861551i bk5: 9464a 865754i bk6: 9248a 866670i bk7: 9248a 866021i bk8: 8768a 866294i bk9: 8768a 871204i bk10: 8604a 871999i bk11: 8604a 873038i bk12: 8992a 865851i bk13: 8992a 866960i bk14: 9604a 859087i bk15: 9604a 861441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07381
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713647 n_act=6386 n_pre=6370 n_req=55082 n_rd=148880 n_write=71448 bw_util=0.4655
n_activity=747524 dram_eff=0.5895
bk0: 9828a 857630i bk1: 9828a 857499i bk2: 9984a 852179i bk3: 9984a 856467i bk4: 9464a 862225i bk5: 9464a 863527i bk6: 9248a 864192i bk7: 9248a 865093i bk8: 8612a 867681i bk9: 8612a 872771i bk10: 8708a 870606i bk11: 8708a 869506i bk12: 8992a 865000i bk13: 8992a 866780i bk14: 9604a 859777i bk15: 9604a 862701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.05149
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecbf20bf40 :  mf: uid=8355816, sid15:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3881978), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713628 n_act=6368 n_pre=6352 n_req=55096 n_rd=148935 n_write=71448 bw_util=0.4656
n_activity=749425 dram_eff=0.5881
bk0: 9828a 857260i bk1: 9828a 858213i bk2: 9984a 849025i bk3: 9984a 855954i bk4: 9464a 862606i bk5: 9463a 865708i bk6: 9248a 864216i bk7: 9248a 865237i bk8: 8612a 867580i bk9: 8612a 872160i bk10: 8708a 870969i bk11: 8708a 871900i bk12: 9020a 866170i bk13: 9020a 867747i bk14: 9604a 860360i bk15: 9604a 861866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.08014
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713591 n_act=6338 n_pre=6322 n_req=55120 n_rd=148984 n_write=71496 bw_util=0.4658
n_activity=749306 dram_eff=0.5885
bk0: 9984a 855807i bk1: 9984a 856012i bk2: 9984a 849843i bk3: 9984a 855621i bk4: 9464a 863190i bk5: 9464a 866253i bk6: 9248a 863825i bk7: 9248a 865374i bk8: 8612a 867635i bk9: 8612a 871539i bk10: 8708a 870269i bk11: 8708a 871512i bk12: 9020a 866981i bk13: 9020a 868605i bk14: 9472a 861350i bk15: 9472a 864608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946731 n_nop=713593 n_act=6385 n_pre=6369 n_req=55096 n_rd=148936 n_write=71448 bw_util=0.4656
n_activity=747550 dram_eff=0.5896
bk0: 9984a 855453i bk1: 9984a 855965i bk2: 9984a 849308i bk3: 9984a 855628i bk4: 9464a 863257i bk5: 9464a 866193i bk6: 9248a 864442i bk7: 9248a 866143i bk8: 8612a 868823i bk9: 8612a 871162i bk10: 8552a 871068i bk11: 8552a 872647i bk12: 9152a 865230i bk13: 9152a 866132i bk14: 9472a 860995i bk15: 9472a 862062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27544, Miss = 18625, Miss_rate = 0.676, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 27523, Miss = 18624, Miss_rate = 0.677, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[2]: Access = 27510, Miss = 18617, Miss_rate = 0.677, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[3]: Access = 27469, Miss = 18616, Miss_rate = 0.678, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 27456, Miss = 18610, Miss_rate = 0.678, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[5]: Access = 27469, Miss = 18610, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[6]: Access = 27508, Miss = 18623, Miss_rate = 0.677, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[7]: Access = 27508, Miss = 18623, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[8]: Access = 27504, Miss = 18611, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[9]: Access = 27491, Miss = 18611, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[10]: Access = 27490, Miss = 18610, Miss_rate = 0.677, Pending_hits = 77, Reservation_fails = 1
L2_cache_bank[11]: Access = 27503, Miss = 18610, Miss_rate = 0.677, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[12]: Access = 27536, Miss = 18623, Miss_rate = 0.676, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[13]: Access = 27536, Miss = 18623, Miss_rate = 0.676, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[14]: Access = 27497, Miss = 18610, Miss_rate = 0.677, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[15]: Access = 27484, Miss = 18610, Miss_rate = 0.677, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[16]: Access = 27497, Miss = 18617, Miss_rate = 0.677, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[17]: Access = 27510, Miss = 18617, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[18]: Access = 27523, Miss = 18623, Miss_rate = 0.677, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[19]: Access = 27517, Miss = 18623, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[20]: Access = 27491, Miss = 18617, Miss_rate = 0.677, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[21]: Access = 27490, Miss = 18617, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 409570
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 1849
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55959
	minimum = 6
	maximum = 51
Network latency average = 8.43533
	minimum = 6
	maximum = 41
Slowest packet = 1180360
Flit latency average = 6.9057
	minimum = 6
	maximum = 37
Slowest flit = 3290394
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238555
	minimum = 0.0188776 (at node 0)
	maximum = 0.0283164 (at node 15)
Accepted packet rate average = 0.0238555
	minimum = 0.0188776 (at node 0)
	maximum = 0.0283164 (at node 15)
Injected flit rate average = 0.0657495
	minimum = 0.0435006 (at node 0)
	maximum = 0.087155 (at node 34)
Accepted flit rate average= 0.0657495
	minimum = 0.0605314 (at node 0)
	maximum = 0.0907972 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5446 (13 samples)
	minimum = 6 (13 samples)
	maximum = 46.4615 (13 samples)
Network latency average = 8.41761 (13 samples)
	minimum = 6 (13 samples)
	maximum = 43.3077 (13 samples)
Flit latency average = 6.87913 (13 samples)
	minimum = 6 (13 samples)
	maximum = 40.2308 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0237455 (13 samples)
	minimum = 0.0187924 (13 samples)
	maximum = 0.0281804 (13 samples)
Accepted packet rate average = 0.0237455 (13 samples)
	minimum = 0.0187924 (13 samples)
	maximum = 0.0281804 (13 samples)
Injected flit rate average = 0.0654496 (13 samples)
	minimum = 0.0432829 (13 samples)
	maximum = 0.0868829 (13 samples)
Accepted flit rate average = 0.0654496 (13 samples)
	minimum = 0.0602856 (13 samples)
	maximum = 0.0903885 (13 samples)
Injected packet size average = 2.75629 (13 samples)
Accepted packet size average = 2.75629 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 47 sec (1187 sec)
gpgpu_simulation_rate = 315952 (inst/sec)
gpgpu_simulation_rate = 3270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39024
gpu_sim_insn = 28848876
gpu_ipc =     739.2598
gpu_tot_sim_cycle = 4143153
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      97.4823
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8494
partiton_reqs_in_parallel = 858528
partiton_reqs_in_parallel_total    = 11217074
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9146
partiton_reqs_in_parallel_util = 858528
partiton_reqs_in_parallel_util_total    = 11217074
gpu_sim_cycle_parition_util = 39024
gpu_tot_sim_cycle_parition_util    = 509867
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     112.9519 GB/Sec
L2_BW_total  =      14.9059 GB/Sec
gpu_total_sim_rate=317020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8104960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67586, 64970, 65059, 67426, 67595, 64962, 65067, 67442, 19353, 18555, 18630, 12037, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 2330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 886
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:425344	W0_Idle:417434	W0_Scoreboard:15841316	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 4143152 
mrq_lat_table:294164 	46581 	32651 	70216 	87099 	67371 	38057 	15836 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	436619 	214223 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	623182 	28185 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	371163 	67163 	1078 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1062 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5516      5656 
dram[6]:      5427      5359      5231      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5477      5571      5618 
dram[7]:      5414      5390      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5592      5651 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5641 
dram[10]:      5416      5432      5238      5176      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5645 
average row accesses per activate:
dram[0]:  7.682879  7.311111  9.600000  9.333333  8.181818  8.076923  8.548235  8.055432  9.018182  8.925450  8.577215  8.283619  9.162025  9.115869  7.837449  7.618000 
dram[1]:  8.123457  7.621622  8.582608  7.959677  7.461240  7.549020  8.712231  8.670645  8.879795  8.326139  7.752861  7.349241  9.255754  9.115869  8.464444  8.016842 
dram[2]:  7.694656  7.636364  9.055046  8.294118  7.236842  7.129630  8.779661  7.865510  8.971577  8.530712  8.577215  7.934426  9.303342  8.596200  8.293986  8.113290 
dram[3]:  7.905882  7.753846  9.096774  8.435898  7.236842  7.182836  8.653938  8.779661  8.925450  8.879795  8.231325  7.507692  9.400000  9.255754  8.331097  8.113290 
dram[4]:  8.064000  7.694656  8.812500  8.657895  7.187023  7.105660  8.503464  8.274158  8.925450  8.834605  8.736573  8.826874  8.243735  7.953846  8.662790  7.858650 
dram[5]:  8.057143  8.090164  9.040359  8.727273  7.132576  6.948339  8.200445  8.503464  8.208037  8.093240  8.152744  7.746032  9.807588  9.351421  8.133188  8.028017 
dram[6]:  8.329114  8.435898  8.652361  8.470589  7.242308  7.298450  8.387243  8.056892  9.308311  8.925450  8.393121  8.352078  8.503580  7.830769  7.935417  7.757638 
dram[7]:  8.259415  7.802372  9.290322  8.920354  7.442688  6.974074  8.663529  8.387243  8.243309  8.577215  8.247031  8.131147  9.501333  8.711492  7.468627  7.296935 
dram[8]:  8.057143  7.896000  8.881058  8.727273  8.222708  7.978814  8.092308  7.817410  9.231607  8.664962  7.908884  7.664459  8.858561  8.439716  7.741870  7.679435 
dram[9]:  8.228572  7.844358  9.205480  9.040359  7.911765  7.845833  8.021787  7.817410  8.664962  8.324325  8.018476  8.131147  9.419525  8.602409  7.822176  7.478000 
dram[10]:  7.844358  7.636364  8.365146  7.905882  8.151515  7.717213  8.503464  8.200445  8.939314  8.163856  8.365432  7.934426  9.168766  8.987655  7.904862  7.274319 
average row locality = 652754/79363 = 8.224916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2647      2646      2688      2688      2562      2562      2471      2471      2352      2352      2310      2310      2450      2450      2577      2577 
dram[1]:      2646      2646      2646      2646      2597      2597      2471      2471      2352      2352      2310      2310      2450      2450      2577      2576 
dram[2]:      2688      2688      2646      2646      2597      2597      2464      2464      2352      2352      2310      2310      2450      2450      2534      2534 
dram[3]:      2688      2688      2646      2646      2597      2597      2464      2464      2352      2352      2324      2324      2450      2450      2534      2534 
dram[4]:      2688      2688      2646      2646      2555      2555      2492      2492      2352      2352      2324      2324      2450      2450      2535      2535 
dram[5]:      2646      2646      2688      2688      2555      2555      2492      2492      2352      2352      2324      2324      2450      2450      2535      2535 
dram[6]:      2646      2646      2688      2688      2555      2555      2492      2492      2352      2352      2324      2324      2422      2422      2577      2577 
dram[7]:      2646      2646      2688      2688      2555      2555      2492      2492      2310      2310      2352      2352      2422      2422      2577      2577 
dram[8]:      2646      2646      2688      2688      2555      2555      2492      2492      2310      2310      2352      2352      2429      2429      2577      2577 
dram[9]:      2688      2688      2688      2688      2555      2555      2492      2492      2310      2310      2352      2352      2429      2429      2542      2542 
dram[10]:      2688      2688      2688      2688      2555      2555      2492      2492      2310      2310      2310      2310      2464      2464      2542      2542 
total reads: 441074
bank skew: 2688/2310 = 1.16
chip skew: 40113/40082 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1344      1344      1218      1218      1162      1162      1120      1120      1078      1078      1169      1169      1232      1232 
dram[1]:      1302      1302      1302      1302      1253      1253      1162      1162      1120      1120      1078      1078      1169      1169      1232      1232 
dram[2]:      1344      1344      1302      1302      1253      1253      1162      1162      1120      1120      1078      1078      1169      1169      1190      1190 
dram[3]:      1344      1344      1302      1302      1253      1253      1162      1162      1120      1120      1092      1092      1169      1169      1190      1190 
dram[4]:      1344      1344      1302      1302      1211      1211      1190      1190      1120      1120      1092      1092      1169      1169      1190      1190 
dram[5]:      1302      1302      1344      1344      1211      1211      1190      1190      1120      1120      1092      1092      1169      1169      1190      1190 
dram[6]:      1302      1302      1344      1344      1211      1211      1190      1190      1120      1120      1092      1092      1141      1141      1232      1232 
dram[7]:      1302      1302      1344      1344      1211      1211      1190      1190      1078      1078      1120      1120      1141      1141      1232      1232 
dram[8]:      1302      1302      1344      1344      1211      1211      1190      1190      1078      1078      1120      1120      1141      1141      1232      1232 
dram[9]:      1344      1344      1344      1344      1211      1211      1190      1190      1078      1078      1120      1120      1141      1141      1197      1197 
dram[10]:      1344      1344      1344      1344      1211      1211      1190      1190      1078      1078      1078      1078      1176      1176      1197      1197 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       219       224       219       221       217       220       219       223       218       226       221
dram[1]:        224       221       221       217       222       221       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       223       221       219       222       219       224       219       221       217       219       218       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       219       222       218       219       217       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       218       220       217       222       219       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       223
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       224       219       225       221
dram[9]:        225       222       223       218       223       219       223       219       222       216       219       217       221       219       225       221
dram[10]:        225       223       222       218       223       219       222       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       356       489       620       535       544
dram[1]:        528       538       443       418       508       505       526       423       442       400       475       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       466       381       489       489       675       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       417       397       466       411       526       463       444       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       496       407       490       392       497       543       644       434       587       522
dram[7]:        558       532       428       397       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       462       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       461       436       481       438       522       397       504       414       475       366       471       425       567       557
dram[10]:        524       584       499       410       494       509       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767617 n_act=7069 n_pre=7053 n_req=59363 n_rd=160452 n_write=77000 bw_util=0.466
n_activity=809057 dram_eff=0.587
bk0: 10588a 923914i bk1: 10584a 922486i bk2: 10752a 916509i bk3: 10752a 921191i bk4: 10248a 928534i bk5: 10248a 931822i bk6: 9884a 932024i bk7: 9884a 933161i bk8: 9408a 932402i bk9: 9408a 937386i bk10: 9240a 938853i bk11: 9240a 938015i bk12: 9800a 930288i bk13: 9800a 934551i bk14: 10308a 924651i bk15: 10308a 929241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767393 n_act=7241 n_pre=7225 n_req=59333 n_rd=160388 n_write=76944 bw_util=0.4657
n_activity=808007 dram_eff=0.5875
bk0: 10584a 924140i bk1: 10584a 922875i bk2: 10584a 918866i bk3: 10584a 922608i bk4: 10388a 927091i bk5: 10388a 927751i bk6: 9884a 929471i bk7: 9884a 933098i bk8: 9408a 933134i bk9: 9408a 936301i bk10: 9240a 938194i bk11: 9240a 938734i bk12: 9800a 929310i bk13: 9800a 933881i bk14: 10308a 924824i bk15: 10304a 928622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767447 n_act=7244 n_pre=7228 n_req=59318 n_rd=160328 n_write=76944 bw_util=0.4656
n_activity=805447 dram_eff=0.5892
bk0: 10752a 920534i bk1: 10752a 919370i bk2: 10584a 915566i bk3: 10584a 919813i bk4: 10388a 926115i bk5: 10388a 926880i bk6: 9856a 931524i bk7: 9856a 932240i bk8: 9408a 932405i bk9: 9408a 935404i bk10: 9240a 938660i bk11: 9240a 939649i bk12: 9800a 929723i bk13: 9800a 932938i bk14: 10136a 926555i bk15: 10136a 932238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767383 n_act=7164 n_pre=7148 n_req=59374 n_rd=160440 n_write=77056 bw_util=0.466
n_activity=808389 dram_eff=0.5876
bk0: 10752a 922408i bk1: 10752a 922819i bk2: 10584a 918959i bk3: 10584a 923463i bk4: 10388a 926304i bk5: 10388a 927556i bk6: 9856a 929303i bk7: 9856a 935153i bk8: 9408a 932963i bk9: 9408a 935751i bk10: 9296a 936849i bk11: 9296a 936529i bk12: 9800a 928686i bk13: 9800a 932399i bk14: 10136a 927289i bk15: 10136a 932312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.02019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767491 n_act=7218 n_pre=7202 n_req=59320 n_rd=160336 n_write=76944 bw_util=0.4656
n_activity=809473 dram_eff=0.5863
bk0: 10752a 919266i bk1: 10752a 921331i bk2: 10584a 917506i bk3: 10584a 923534i bk4: 10220a 927889i bk5: 10220a 931071i bk6: 9968a 932999i bk7: 9968a 932822i bk8: 9408a 931655i bk9: 9408a 935659i bk10: 9296a 938060i bk11: 9296a 939418i bk12: 9800a 929968i bk13: 9800a 929885i bk14: 10140a 926011i bk15: 10140a 930973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767471 n_act=7228 n_pre=7212 n_req=59320 n_rd=160336 n_write=76944 bw_util=0.4656
n_activity=809444 dram_eff=0.5863
bk0: 10584a 923036i bk1: 10584a 924172i bk2: 10752a 917611i bk3: 10752a 921330i bk4: 10220a 927127i bk5: 10220a 928224i bk6: 9968a 930080i bk7: 9968a 931615i bk8: 9408a 933046i bk9: 9408a 935123i bk10: 9296a 938943i bk11: 9296a 938329i bk12: 9800a 930905i bk13: 9800a 931918i bk14: 10140a 927077i bk15: 10140a 931491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767225 n_act=7239 n_pre=7223 n_req=59376 n_rd=160448 n_write=77056 bw_util=0.4661
n_activity=809560 dram_eff=0.5867
bk0: 10584a 922522i bk1: 10584a 922798i bk2: 10752a 914692i bk3: 10752a 923013i bk4: 10220a 926866i bk5: 10220a 931447i bk6: 9968a 932102i bk7: 9968a 931517i bk8: 9408a 932490i bk9: 9408a 937996i bk10: 9296a 938225i bk11: 9296a 939756i bk12: 9688a 932003i bk13: 9688a 933441i bk14: 10308a 924943i bk15: 10308a 927185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767427 n_act=7250 n_pre=7234 n_req=59320 n_rd=160336 n_write=76944 bw_util=0.4656
n_activity=807614 dram_eff=0.5876
bk0: 10584a 922649i bk1: 10584a 922555i bk2: 10752a 917130i bk3: 10752a 921545i bk4: 10220a 927625i bk5: 10220a 928665i bk6: 9968a 929872i bk7: 9968a 931111i bk8: 9240a 933666i bk9: 9240a 939306i bk10: 9408a 937019i bk11: 9408a 935640i bk12: 9688a 931266i bk13: 9688a 933187i bk14: 10308a 925489i bk15: 10308a 928661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecbfb2da60 :  mf: uid=8998460, sid25:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4143152), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767420 n_act=7226 n_pre=7210 n_req=59334 n_rd=160391 n_write=76944 bw_util=0.4657
n_activity=809626 dram_eff=0.5863
bk0: 10584a 922450i bk1: 10584a 923478i bk2: 10752a 914138i bk3: 10752a 921424i bk4: 10220a 928354i bk5: 10220a 931167i bk6: 9968a 929593i bk7: 9967a 931001i bk8: 9240a 934114i bk9: 9240a 938827i bk10: 9408a 937191i bk11: 9408a 938207i bk12: 9716a 932250i bk13: 9716a 934226i bk14: 10308a 926118i bk15: 10308a 927842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06039
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767351 n_act=7204 n_pre=7188 n_req=59362 n_rd=160448 n_write=77000 bw_util=0.466
n_activity=809396 dram_eff=0.5867
bk0: 10752a 920763i bk1: 10752a 921209i bk2: 10752a 914716i bk3: 10752a 920904i bk4: 10220a 928340i bk5: 10220a 931875i bk6: 9968a 929132i bk7: 9968a 931140i bk8: 9240a 933453i bk9: 9240a 937788i bk10: 9408a 936396i bk11: 9408a 937730i bk12: 9716a 933016i bk13: 9716a 934875i bk14: 10168a 927220i bk15: 10168a 930669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1019191 n_nop=767309 n_act=7281 n_pre=7265 n_req=59334 n_rd=160392 n_write=76944 bw_util=0.4657
n_activity=807657 dram_eff=0.5877
bk0: 10752a 920359i bk1: 10752a 920913i bk2: 10752a 913932i bk3: 10752a 920361i bk4: 10220a 928697i bk5: 10220a 931644i bk6: 9968a 930106i bk7: 9968a 931825i bk8: 9240a 935358i bk9: 9240a 937779i bk10: 9240a 937668i bk11: 9240a 939148i bk12: 9856a 931436i bk13: 9856a 932467i bk14: 10168a 926967i bk15: 10168a 928188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.06025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29659, Miss = 20057, Miss_rate = 0.676, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[1]: Access = 29638, Miss = 20056, Miss_rate = 0.677, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[2]: Access = 29624, Miss = 20049, Miss_rate = 0.677, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[3]: Access = 29582, Miss = 20048, Miss_rate = 0.678, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[4]: Access = 29568, Miss = 20041, Miss_rate = 0.678, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 29582, Miss = 20041, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 29624, Miss = 20055, Miss_rate = 0.677, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[7]: Access = 29624, Miss = 20055, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[8]: Access = 29617, Miss = 20042, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[9]: Access = 29603, Miss = 20042, Miss_rate = 0.677, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[10]: Access = 29603, Miss = 20042, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 1
L2_cache_bank[11]: Access = 29617, Miss = 20042, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[12]: Access = 29652, Miss = 20056, Miss_rate = 0.676, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[13]: Access = 29652, Miss = 20056, Miss_rate = 0.676, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[14]: Access = 29610, Miss = 20042, Miss_rate = 0.677, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[15]: Access = 29596, Miss = 20042, Miss_rate = 0.677, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[16]: Access = 29610, Miss = 20049, Miss_rate = 0.677, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[17]: Access = 29624, Miss = 20049, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[18]: Access = 29638, Miss = 20056, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[19]: Access = 29631, Miss = 20056, Miss_rate = 0.677, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[20]: Access = 29603, Miss = 20049, Miss_rate = 0.677, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 29603, Miss = 20049, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 441074
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 1964
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47246
	minimum = 6
	maximum = 40
Network latency average = 8.35835
	minimum = 6
	maximum = 40
Slowest packet = 1267371
Flit latency average = 6.78857
	minimum = 6
	maximum = 36
Slowest flit = 3493359
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238341
	minimum = 0.0188607 (at node 1)
	maximum = 0.028291 (at node 23)
Accepted packet rate average = 0.0238341
	minimum = 0.0188607 (at node 1)
	maximum = 0.028291 (at node 23)
Injected flit rate average = 0.0656905
	minimum = 0.0434615 (at node 1)
	maximum = 0.0870769 (at node 34)
Accepted flit rate average= 0.0656905
	minimum = 0.0604772 (at node 1)
	maximum = 0.0907157 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53945 (14 samples)
	minimum = 6 (14 samples)
	maximum = 46 (14 samples)
Network latency average = 8.41337 (14 samples)
	minimum = 6 (14 samples)
	maximum = 43.0714 (14 samples)
Flit latency average = 6.87266 (14 samples)
	minimum = 6 (14 samples)
	maximum = 39.9286 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0237518 (14 samples)
	minimum = 0.0187972 (14 samples)
	maximum = 0.0281883 (14 samples)
Accepted packet rate average = 0.0237518 (14 samples)
	minimum = 0.0187972 (14 samples)
	maximum = 0.0281883 (14 samples)
Injected flit rate average = 0.0654668 (14 samples)
	minimum = 0.0432956 (14 samples)
	maximum = 0.0868968 (14 samples)
Accepted flit rate average = 0.0654668 (14 samples)
	minimum = 0.0602993 (14 samples)
	maximum = 0.0904119 (14 samples)
Injected packet size average = 2.75628 (14 samples)
Accepted packet size average = 2.75628 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 14 sec (1274 sec)
gpgpu_simulation_rate = 317020 (inst/sec)
gpgpu_simulation_rate = 3252 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38805
gpu_sim_insn = 28848876
gpu_ipc =     743.4319
gpu_tot_sim_cycle = 4404108
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      98.2567
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9309
partiton_reqs_in_parallel = 853710
partiton_reqs_in_parallel_total    = 12075602
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9357
partiton_reqs_in_parallel_util = 853710
partiton_reqs_in_parallel_util_total    = 12075602
gpu_sim_cycle_parition_util = 38805
gpu_tot_sim_cycle_parition_util    = 548891
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.5894 GB/Sec
L2_BW_total  =      15.0235 GB/Sec
gpu_total_sim_rate=318186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8684188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72413, 69607, 69706, 72242, 72422, 69606, 69714, 72259, 19353, 18555, 18630, 12037, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 2383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 939
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:455578	W0_Idle:432985	W0_Scoreboard:16965435	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 4404107 
mrq_lat_table:315850 	50585 	35228 	74673 	92276 	71933 	40961 	17023 	849 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	469873 	227461 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	667578 	30286 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	397355 	72272 	1161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1137 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5432      5484      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      4948      6233      6815      6278      6907      7493      8001      5449      5455      5498      5543 
dram[3]:      5405      5407      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5423      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5516      5656 
dram[6]:      5427      5359      5231      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5477      5571      5618 
dram[7]:      5414      5390      5221      5225      4882      5028      6318      6830      6345      6424      7424      8042      5444      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5592      5651 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5641 
dram[10]:      5416      5432      5238      5176      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5645 
average row accesses per activate:
dram[0]:  8.043726  7.663043 10.000000  9.729730  8.518988  8.377593  8.910550  8.409091  9.414142  9.320000  8.926108  8.628572  9.533170  9.486552  8.226908  8.001953 
dram[1]:  8.493976  7.981132  8.961864  8.326772  7.758491  7.847328  9.077103  9.034883  9.273632  8.710280  8.089286  7.677966  9.627791  9.486552  8.829741  8.376278 
dram[2]:  8.029739  7.970479  9.441964  8.668033  7.558824  7.422383  9.146227  8.216102  9.366835  8.918660  8.926108  8.273973  9.675811  8.960739  8.689805  8.505308 
dram[3]:  8.275862  8.120300  9.484305  8.812500  7.531136  7.476364  9.018604  9.146227  9.320000  9.273632  8.577465  7.841202  9.773300  9.627791  8.689805  8.469344 
dram[4]:  8.404669  8.029739  9.195652  9.038462  7.475836  7.393383  8.869370  8.635965  9.320000  9.227723  9.089552  9.180904  8.603105  8.308352  9.065611  8.244856 
dram[5]:  8.392858  8.426295  9.432315  9.113924  7.420664  7.233813  8.560869  8.869370  8.589862  8.472727  8.495349  8.081859 10.183727  9.724311  8.489407  8.382845 
dram[6]:  8.668033  8.775933  9.037657  8.852459  7.560150  7.617424  8.751111  8.414530  9.708333  9.320000  8.739235  8.697619  8.863109  8.179872  8.327236  8.145129 
dram[7]:  8.597561  8.134615  9.686099  9.310345  7.734615  7.259928  9.032110  8.751111  8.620853  8.960591  8.594908  8.477169  9.870801  9.073634  7.848659  7.672285 
dram[8]:  8.392858  8.229572  9.270387  9.113924  8.557446  8.309917  8.450644  8.170124  9.624338  9.049751  8.251111  8.002155  9.224096  8.800000  8.128968  8.064960 
dram[9]:  8.571428  8.181818  9.600000  9.432315  8.241803  8.141701  8.378723  8.170124  9.049751  8.703349  8.362613  8.477169  9.790281  8.964871  8.206122  7.853516 
dram[10]:  8.212928  8.000000  8.744939  8.275862  8.485232  8.044000  8.869370  8.560869  9.328205  8.539907  8.709135  8.271689  9.545232  9.362110  8.290722  7.644487 
average row locality = 699378/81475 = 8.583959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2836      2835      2880      2880      2739      2739      2645      2645      2528      2528      2469      2469      2624      2624      2769      2769 
dram[1]:      2835      2835      2835      2835      2776      2776      2645      2645      2528      2528      2469      2469      2624      2624      2769      2768 
dram[2]:      2880      2880      2835      2835      2776      2776      2638      2638      2528      2528      2469      2469      2624      2624      2723      2723 
dram[3]:      2880      2880      2835      2835      2776      2776      2638      2638      2528      2528      2484      2484      2624      2624      2723      2723 
dram[4]:      2880      2880      2835      2835      2731      2731      2668      2668      2528      2528      2484      2484      2624      2624      2724      2724 
dram[5]:      2835      2835      2880      2880      2731      2731      2668      2668      2528      2528      2483      2483      2624      2624      2724      2724 
dram[6]:      2835      2835      2880      2880      2731      2731      2668      2668      2528      2528      2483      2483      2594      2594      2769      2769 
dram[7]:      2835      2835      2880      2880      2731      2731      2668      2668      2483      2483      2513      2513      2594      2594      2769      2769 
dram[8]:      2835      2835      2880      2880      2731      2731      2668      2668      2483      2483      2513      2513      2602      2602      2769      2769 
dram[9]:      2880      2880      2880      2880      2731      2731      2668      2668      2483      2483      2513      2513      2602      2602      2731      2731 
dram[10]:      2880      2880      2880      2880      2731      2731      2668      2668      2483      2483      2468      2468      2640      2640      2731      2731 
total reads: 472578
bank skew: 2880/2468 = 1.17
chip skew: 42979/42946 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1440      1440      1299      1299      1240      1240      1200      1200      1155      1155      1256      1256      1328      1328 
dram[1]:      1395      1395      1395      1395      1336      1336      1240      1240      1200      1200      1155      1155      1256      1256      1328      1328 
dram[2]:      1440      1440      1395      1395      1336      1336      1240      1240      1200      1200      1155      1155      1256      1256      1283      1283 
dram[3]:      1440      1440      1395      1395      1336      1336      1240      1240      1200      1200      1170      1170      1256      1256      1283      1283 
dram[4]:      1440      1440      1395      1395      1291      1291      1270      1270      1200      1200      1170      1170      1256      1256      1283      1283 
dram[5]:      1395      1395      1440      1440      1291      1291      1270      1270      1200      1200      1170      1170      1256      1256      1283      1283 
dram[6]:      1395      1395      1440      1440      1291      1291      1270      1270      1200      1200      1170      1170      1226      1226      1328      1328 
dram[7]:      1395      1395      1440      1440      1291      1291      1270      1270      1155      1155      1200      1200      1226      1226      1328      1328 
dram[8]:      1395      1395      1440      1440      1291      1291      1270      1270      1155      1155      1200      1200      1226      1226      1328      1328 
dram[9]:      1440      1440      1440      1440      1291      1291      1270      1270      1155      1155      1200      1200      1226      1226      1290      1290 
dram[10]:      1440      1440      1440      1440      1291      1291      1270      1270      1155      1155      1155      1155      1264      1264      1290      1290 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       220       224       219       221       217       220       219       223       218       225       221
dram[1]:        224       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       223       221       219       222       220       224       219       221       217       219       218       225       218       225       219
dram[3]:        224       221       222       217       222       219       224       220       220       217       220       218       224       219       224       221
dram[4]:        225       222       221       218       222       219       222       219       222       218       219       217       222       219       225       220
dram[5]:        227       222       220       217       223       220       224       220       221       217       220       217       221       218       225       222
dram[6]:        226       223       222       218       224       220       223       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       221       225       219       221       215       219       218       222       219       224       222
dram[8]:        225       224       223       218       223       219       224       220       220       217       219       217       223       218       224       221
dram[9]:        225       222       223       218       223       219       224       220       222       216       219       217       221       218       225       220
dram[10]:        225       223       222       218       223       220       223       219       221       217       220       217       222       219       224       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       389       489       620       535       544
dram[1]:        528       538       443       418       508       505       526       423       442       400       475       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       466       381       489       489       675       485       536       521
dram[3]:        504       513       610       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       463       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       522       417       397       466       411       526       463       444       397       490       382       447       433       521       554
dram[6]:        542       555       479       424       526       503       496       407       490       392       497       543       644       434       587       523
dram[7]:        558       550       431       397       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       462       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       461       436       481       438       522       397       504       414       475       366       471       425       567       557
dram[10]:        524       584       499       410       494       509       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecbffefad0 :  mf: uid=9641103, sid05:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4404104), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822327 n_act=7257 n_pre=7241 n_req=63605 n_rd=171916 n_write=82504 bw_util=0.4663
n_activity=865274 dram_eff=0.5881
bk0: 11344a 990091i bk1: 11340a 987895i bk2: 11520a 981825i bk3: 11520a 986578i bk4: 10956a 995297i bk5: 10956a 998439i bk6: 10580a 998403i bk7: 10580a 999847i bk8: 10112a 998801i bk9: 10112a 1003776i bk10: 9876a 1005408i bk11: 9876a 1004769i bk12: 10496a 996112i bk13: 10496a 1001087i bk14: 11076a 990382i bk15: 11076a 995118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822107 n_act=7435 n_pre=7419 n_req=63571 n_rd=171844 n_write=82440 bw_util=0.466
n_activity=864012 dram_eff=0.5886
bk0: 11340a 989983i bk1: 11340a 988816i bk2: 11340a 984165i bk3: 11340a 988223i bk4: 11104a 993234i bk5: 11104a 993862i bk6: 10580a 995643i bk7: 10580a 999810i bk8: 10112a 999517i bk9: 10112a 1002698i bk10: 9876a 1005088i bk11: 9876a 1005348i bk12: 10496a 995282i bk13: 10496a 1000230i bk14: 11076a 990037i bk15: 11072a 994355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822165 n_act=7436 n_pre=7420 n_req=63556 n_rd=171784 n_write=82440 bw_util=0.4659
n_activity=861361 dram_eff=0.5903
bk0: 11520a 986563i bk1: 11520a 984803i bk2: 11340a 980466i bk3: 11340a 985673i bk4: 11104a 992281i bk5: 11104a 993047i bk6: 10552a 997900i bk7: 10552a 999071i bk8: 10112a 998614i bk9: 10112a 1001742i bk10: 9876a 1005438i bk11: 9876a 1006640i bk12: 10496a 995515i bk13: 10496a 999038i bk14: 10892a 992152i bk15: 10892a 998259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06169
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822081 n_act=7358 n_pre=7342 n_req=63616 n_rd=171904 n_write=82560 bw_util=0.4664
n_activity=864633 dram_eff=0.5886
bk0: 11520a 988045i bk1: 11520a 988937i bk2: 11340a 984290i bk3: 11340a 989311i bk4: 11104a 992615i bk5: 11104a 993629i bk6: 10552a 995373i bk7: 10552a 1001532i bk8: 10112a 999172i bk9: 10112a 1002294i bk10: 9936a 1003716i bk11: 9936a 1002915i bk12: 10496a 994320i bk13: 10496a 998921i bk14: 10892a 992891i bk15: 10892a 998085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.02228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822205 n_act=7412 n_pre=7396 n_req=63558 n_rd=171792 n_write=82440 bw_util=0.4659
n_activity=865698 dram_eff=0.5873
bk0: 11520a 985210i bk1: 11520a 987174i bk2: 11340a 982730i bk3: 11340a 989285i bk4: 10924a 994311i bk5: 10924a 997604i bk6: 10672a 999509i bk7: 10672a 999095i bk8: 10112a 997772i bk9: 10112a 1002018i bk10: 9936a 1004693i bk11: 9936a 1006278i bk12: 10496a 995868i bk13: 10496a 996154i bk14: 10896a 991473i bk15: 10896a 997238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02003
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecbfbe06b0 :  mf: uid=9641104, sid05:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4404107), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822187 n_act=7426 n_pre=7410 n_req=63556 n_rd=171782 n_write=82440 bw_util=0.4659
n_activity=865575 dram_eff=0.5874
bk0: 11340a 988766i bk1: 11340a 989928i bk2: 11520a 982780i bk3: 11520a 986805i bk4: 10924a 993469i bk5: 10922a 995091i bk6: 10672a 996384i bk7: 10672a 997654i bk8: 10112a 999209i bk9: 10112a 1001924i bk10: 9932a 1005890i bk11: 9932a 1005039i bk12: 10496a 996484i bk13: 10496a 998201i bk14: 10896a 992540i bk15: 10896a 997388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=821939 n_act=7429 n_pre=7413 n_req=63616 n_rd=171904 n_write=82560 bw_util=0.4664
n_activity=865504 dram_eff=0.588
bk0: 11340a 988154i bk1: 11340a 988465i bk2: 11520a 979772i bk3: 11520a 988711i bk4: 10924a 993269i bk5: 10924a 998158i bk6: 10672a 998690i bk7: 10672a 998223i bk8: 10112a 998243i bk9: 10112a 1004412i bk10: 9932a 1004928i bk11: 9932a 1006528i bk12: 10376a 998086i bk13: 10376a 999595i bk14: 11076a 990315i bk15: 11076a 992954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822149 n_act=7444 n_pre=7428 n_req=63556 n_rd=171784 n_write=82440 bw_util=0.4659
n_activity=863429 dram_eff=0.5889
bk0: 11340a 988452i bk1: 11340a 987908i bk2: 11520a 982087i bk3: 11520a 986916i bk4: 10924a 993710i bk5: 10924a 995044i bk6: 10672a 996054i bk7: 10672a 997577i bk8: 9932a 1000003i bk9: 9932a 1005809i bk10: 10052a 1003597i bk11: 10052a 1002360i bk12: 10376a 997000i bk13: 10376a 999812i bk14: 11076a 991321i bk15: 11076a 994859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822141 n_act=7416 n_pre=7400 n_req=63572 n_rd=171848 n_write=82440 bw_util=0.4661
n_activity=865786 dram_eff=0.5874
bk0: 11340a 987976i bk1: 11340a 989397i bk2: 11520a 979198i bk3: 11520a 987303i bk4: 10924a 994609i bk5: 10924a 997577i bk6: 10672a 995806i bk7: 10672a 997396i bk8: 9932a 1000619i bk9: 9932a 1005555i bk10: 10052a 1004081i bk11: 10052a 1004906i bk12: 10408a 998509i bk13: 10408a 1000569i bk14: 11076a 991749i bk15: 11076a 993433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822069 n_act=7396 n_pre=7380 n_req=63600 n_rd=171904 n_write=82496 bw_util=0.4663
n_activity=865576 dram_eff=0.5878
bk0: 11520a 986274i bk1: 11520a 986518i bk2: 11520a 979796i bk3: 11520a 986333i bk4: 10924a 994747i bk5: 10924a 998566i bk6: 10672a 995414i bk7: 10672a 997538i bk8: 9932a 999842i bk9: 9932a 1004222i bk10: 10052a 1003030i bk11: 10052a 1004633i bk12: 10408a 999118i bk13: 10408a 1001252i bk14: 10924a 992923i bk15: 10924a 996859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1091245 n_nop=822039 n_act=7467 n_pre=7451 n_req=63572 n_rd=171848 n_write=82440 bw_util=0.4661
n_activity=863404 dram_eff=0.589
bk0: 11520a 985786i bk1: 11520a 986858i bk2: 11520a 979194i bk3: 11520a 985611i bk4: 10924a 995117i bk5: 10924a 998038i bk6: 10672a 996399i bk7: 10672a 998386i bk8: 9932a 1001603i bk9: 9932a 1004117i bk10: 9872a 1004368i bk11: 9872a 1005869i bk12: 10560a 997358i bk13: 10560a 998701i bk14: 10924a 992684i bk15: 10924a 994320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31773, Miss = 21490, Miss_rate = 0.676, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[1]: Access = 31753, Miss = 21489, Miss_rate = 0.677, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[2]: Access = 31738, Miss = 21481, Miss_rate = 0.677, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[3]: Access = 31695, Miss = 21480, Miss_rate = 0.678, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[4]: Access = 31680, Miss = 21473, Miss_rate = 0.678, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[5]: Access = 31695, Miss = 21473, Miss_rate = 0.677, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[6]: Access = 31740, Miss = 21488, Miss_rate = 0.677, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[7]: Access = 31740, Miss = 21488, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[8]: Access = 31731, Miss = 21474, Miss_rate = 0.677, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[9]: Access = 31716, Miss = 21474, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[10]: Access = 31715, Miss = 21473, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 1
L2_cache_bank[11]: Access = 31730, Miss = 21473, Miss_rate = 0.677, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[12]: Access = 31768, Miss = 21488, Miss_rate = 0.676, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[13]: Access = 31768, Miss = 21488, Miss_rate = 0.676, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[14]: Access = 31723, Miss = 21473, Miss_rate = 0.677, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[15]: Access = 31708, Miss = 21473, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[16]: Access = 31723, Miss = 21481, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[17]: Access = 31738, Miss = 21481, Miss_rate = 0.677, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[18]: Access = 31753, Miss = 21488, Miss_rate = 0.677, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[19]: Access = 31746, Miss = 21488, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[20]: Access = 31716, Miss = 21481, Miss_rate = 0.677, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[21]: Access = 31715, Miss = 21481, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 472578
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 2023
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57979
	minimum = 6
	maximum = 56
Network latency average = 8.44891
	minimum = 6
	maximum = 45
Slowest packet = 1354424
Flit latency average = 6.91928
	minimum = 6
	maximum = 41
Slowest flit = 3733348
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239687
	minimum = 0.0189671 (at node 0)
	maximum = 0.0284507 (at node 3)
Accepted packet rate average = 0.0239687
	minimum = 0.0189671 (at node 0)
	maximum = 0.0284507 (at node 3)
Injected flit rate average = 0.0660612
	minimum = 0.0437068 (at node 0)
	maximum = 0.0875683 (at node 34)
Accepted flit rate average= 0.0660612
	minimum = 0.0608185 (at node 0)
	maximum = 0.0912277 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.54214 (15 samples)
	minimum = 6 (15 samples)
	maximum = 46.6667 (15 samples)
Network latency average = 8.41574 (15 samples)
	minimum = 6 (15 samples)
	maximum = 43.2 (15 samples)
Flit latency average = 6.87577 (15 samples)
	minimum = 6 (15 samples)
	maximum = 40 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0237663 (15 samples)
	minimum = 0.0188086 (15 samples)
	maximum = 0.0282058 (15 samples)
Accepted packet rate average = 0.0237663 (15 samples)
	minimum = 0.0188086 (15 samples)
	maximum = 0.0282058 (15 samples)
Injected flit rate average = 0.0655064 (15 samples)
	minimum = 0.043323 (15 samples)
	maximum = 0.0869415 (15 samples)
Accepted flit rate average = 0.0655064 (15 samples)
	minimum = 0.0603339 (15 samples)
	maximum = 0.0904663 (15 samples)
Injected packet size average = 2.75628 (15 samples)
Accepted packet size average = 2.75628 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 40 sec (1360 sec)
gpgpu_simulation_rate = 318186 (inst/sec)
gpgpu_simulation_rate = 3238 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39086
gpu_sim_insn = 28848876
gpu_ipc =     738.0872
gpu_tot_sim_cycle = 4665344
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      98.9385
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9479
partiton_reqs_in_parallel = 859892
partiton_reqs_in_parallel_total    = 12929312
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9557
partiton_reqs_in_parallel_util = 859892
partiton_reqs_in_parallel_util_total    = 12929312
gpu_sim_cycle_parition_util = 39086
gpu_tot_sim_cycle_parition_util    = 587696
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.7727 GB/Sec
L2_BW_total  =      15.1271 GB/Sec
gpu_total_sim_rate=318772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9263416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77240, 74251, 74353, 77055, 77249, 74249, 74361, 77074, 19353, 18555, 18630, 12037, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 2407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 963
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:485670	W0_Idle:448251	W0_Scoreboard:18102350	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 4665343 
mrq_lat_table:336212 	53295 	37376 	80205 	99492 	77208 	43410 	17929 	875 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	499478 	244349 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	712216 	32145 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	424097 	76874 	1201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1214 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5443      5488      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      5016      6233      6815      6278      6907      7493      8001      5449      5475      5498      5543 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5443      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5516      5656 
dram[6]:      5427      5359      5231      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5485      5571      5618 
dram[7]:      5414      5390      5229      5256      4882      5028      6318      6830      6345      6424      7424      8042      5451      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5641 
dram[10]:      5416      5432      5238      5262      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5652 
average row accesses per activate:
dram[0]:  7.754295  7.396721  9.404081  9.216000  8.244275  8.181818  8.614108  8.141176  9.018182  8.977376  8.566372  8.273504  9.315315  9.232142  7.928962  7.787120 
dram[1]:  8.115108  7.673470  8.710424  8.086021  7.560137  7.638889  8.578512  8.650000  9.018182  8.515021  7.806452  7.417624  9.232142  9.150442  8.228733  7.970696 
dram[2]:  7.731544  7.680000  9.060241  8.324723  7.357860  7.284768  8.817021  7.878327  8.936937  8.515021  8.528634  7.934426  9.442923  8.837606  8.248062  8.060606 
dram[3]:  8.000000  7.836735  8.988048  8.355556  7.142857  7.119741  8.561983  8.633333  9.059361  8.977376  8.341881  7.625000  9.315315  9.232142  8.345098  8.091255 
dram[4]:  8.027875  7.654485  8.744186  8.676923  7.173333  7.125828  8.622951  8.349206  9.018182  8.896861  8.753364  8.792792  8.440816  8.173913  8.463221  7.698011 
dram[5]:  8.057143  8.000000  8.964980  8.727273  7.102310  6.941936  8.218750  8.552846  8.301255  8.164609  8.066115  7.776893  9.800948  9.232142  8.170825  7.986867 
dram[6]:  8.203636  8.324723  8.694340  8.597015  7.221477  7.270270  8.316206  8.030535  9.358491  8.977376  8.450216  8.524017  8.663830  8.047431  7.957952  7.801075 
dram[7]:  8.324723  7.806228  9.327935  8.930233  7.446367  6.987013  8.658436  8.449800  8.309012  8.604445  8.266666  8.198347  9.469768  8.813853  7.596859  7.441026 
dram[8]:  8.144404  8.000000  8.964980  8.793893  8.120754  7.940959  7.969697  7.850746  9.307693  8.720720  8.000000  7.811024  8.869565  8.464730  7.759358  7.677248 
dram[9]:  8.317690  7.890411  9.106719  8.895753  7.970370  7.940959  8.000000  7.909774  8.642858  8.273504  7.936000  8.131147  9.357799  8.680851  7.927644  7.589698 
dram[10]:  7.944828  7.757576  8.470589  8.027875  8.059925  7.658363  8.483871  8.250980  9.046729  8.309012  8.344828  8.000000  9.162995  9.043478  7.912963  7.254669 
average row locality = 746002/90403 = 8.251961
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3025      3024      3072      3072      2928      2928      2824      2824      2688      2688      2640      2640      2800      2800      2945      2945 
dram[1]:      3024      3024      3024      3024      2968      2968      2824      2824      2688      2688      2640      2640      2800      2800      2945      2944 
dram[2]:      3072      3072      3024      3024      2968      2968      2816      2816      2688      2688      2640      2640      2800      2800      2896      2896 
dram[3]:      3072      3072      3024      3024      2968      2968      2816      2816      2688      2688      2656      2656      2800      2800      2896      2896 
dram[4]:      3072      3072      3024      3024      2920      2920      2848      2848      2688      2688      2656      2656      2800      2800      2897      2897 
dram[5]:      3024      3024      3072      3072      2920      2920      2848      2848      2688      2688      2656      2656      2800      2800      2897      2897 
dram[6]:      3024      3024      3072      3072      2920      2920      2848      2848      2688      2688      2656      2656      2768      2768      2945      2945 
dram[7]:      3024      3024      3072      3072      2920      2920      2848      2848      2640      2640      2688      2688      2768      2768      2945      2945 
dram[8]:      3024      3024      3072      3072      2920      2920      2848      2848      2640      2640      2688      2688      2776      2776      2945      2945 
dram[9]:      3072      3072      3072      3072      2920      2920      2848      2848      2640      2640      2688      2688      2776      2776      2905      2905 
dram[10]:      3072      3072      3072      3072      2920      2920      2848      2848      2640      2640      2640      2640      2816      2816      2905      2905 
total reads: 504082
bank skew: 3072/2640 = 1.16
chip skew: 45843/45808 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1536      1536      1392      1392      1328      1328      1280      1280      1232      1232      1336      1336      1408      1408 
dram[1]:      1488      1488      1488      1488      1432      1432      1328      1328      1280      1280      1232      1232      1336      1336      1408      1408 
dram[2]:      1536      1536      1488      1488      1432      1432      1328      1328      1280      1280      1232      1232      1336      1336      1360      1360 
dram[3]:      1536      1536      1488      1488      1432      1432      1328      1328      1280      1280      1248      1248      1336      1336      1360      1360 
dram[4]:      1536      1536      1488      1488      1384      1384      1360      1360      1280      1280      1248      1248      1336      1336      1360      1360 
dram[5]:      1488      1488      1536      1536      1384      1384      1360      1360      1280      1280      1248      1248      1336      1336      1360      1360 
dram[6]:      1488      1488      1536      1536      1384      1384      1360      1360      1280      1280      1248      1248      1304      1304      1408      1408 
dram[7]:      1488      1488      1536      1536      1384      1384      1360      1360      1232      1232      1280      1280      1304      1304      1408      1408 
dram[8]:      1488      1488      1536      1536      1384      1384      1360      1360      1232      1232      1280      1280      1304      1304      1408      1408 
dram[9]:      1536      1536      1536      1536      1384      1384      1360      1360      1232      1232      1280      1280      1304      1304      1368      1368 
dram[10]:      1536      1536      1536      1536      1384      1384      1360      1360      1232      1232      1232      1232      1344      1344      1368      1368 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       219       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       223       221       219       222       219       224       219       221       217       219       218       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       222       218       219       217       222       219       226       221
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       216       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       223
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       224       219       225       221
dram[9]:        225       222       223       218       223       219       223       219       222       216       219       217       221       219       225       221
dram[10]:        225       223       222       218       222       219       222       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       389       489       620       535       544
dram[1]:        528       538       516       437       508       505       526       423       442       400       490       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       466       381       489       489       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       473       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       544       417       397       466       411       526       463       467       397       490       382       447       433       521       554
dram[6]:        542       555       479       445       526       503       496       407       490       392       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       462       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       397       504       414       475       366       471       425       567       557
dram[10]:        524       584       499       410       494       509       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876407 n_act=8029 n_pre=8013 n_req=67843 n_rd=183372 n_write=88000 bw_util=0.4663
n_activity=924514 dram_eff=0.5871
bk0: 12100a 1055667i bk1: 12096a 1053182i bk2: 12288a 1047133i bk3: 12288a 1051547i bk4: 11712a 1060740i bk5: 11712a 1064519i bk6: 11296a 1064617i bk7: 11296a 1066031i bk8: 10752a 1065169i bk9: 10752a 1070395i bk10: 10560a 1071724i bk11: 10560a 1071190i bk12: 11200a 1062388i bk13: 11200a 1067642i bk14: 11780a 1056140i bk15: 11780a 1061330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x801ef480, atomic=0 1 entries : 0x7fecb48108f0 :  mf: uid=10283748, sid13:w10, part=1, addr=0x801ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4665343), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876120 n_act=8241 n_pre=8225 n_req=67809 n_rd=183299 n_write=87936 bw_util=0.4661
n_activity=923307 dram_eff=0.5875
bk0: 12096a 1055625i bk1: 12096a 1054303i bk2: 12096a 1049265i bk3: 12096a 1053612i bk4: 11872a 1058675i bk5: 11872a 1058974i bk6: 11296a 1061102i bk7: 11295a 1065565i bk8: 10752a 1065912i bk9: 10752a 1069412i bk10: 10560a 1071733i bk11: 10560a 1071873i bk12: 11200a 1061664i bk13: 11200a 1066491i bk14: 11780a 1056025i bk15: 11776a 1060379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876197 n_act=8236 n_pre=8220 n_req=67792 n_rd=183232 n_write=87936 bw_util=0.466
n_activity=920519 dram_eff=0.5892
bk0: 12288a 1051813i bk1: 12288a 1049653i bk2: 12096a 1045850i bk3: 12096a 1050549i bk4: 11872a 1057642i bk5: 11872a 1058733i bk6: 11264a 1063743i bk7: 11264a 1064964i bk8: 10752a 1064853i bk9: 10752a 1068015i bk10: 10560a 1071577i bk11: 10560a 1072978i bk12: 11200a 1061800i bk13: 11200a 1065886i bk14: 11584a 1058126i bk15: 11584a 1064275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876029 n_act=8192 n_pre=8176 n_req=67856 n_rd=183360 n_write=88064 bw_util=0.4664
n_activity=924128 dram_eff=0.5874
bk0: 12288a 1053344i bk1: 12288a 1054117i bk2: 12096a 1049340i bk3: 12096a 1054563i bk4: 11872a 1057776i bk5: 11872a 1058949i bk6: 11264a 1061220i bk7: 11264a 1067463i bk8: 10752a 1065814i bk9: 10752a 1069113i bk10: 10624a 1070279i bk11: 10624a 1069296i bk12: 11200a 1060360i bk13: 11200a 1065385i bk14: 11584a 1059052i bk15: 11584a 1064259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01417
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876189 n_act=8236 n_pre=8220 n_req=67794 n_rd=183240 n_write=87936 bw_util=0.466
n_activity=925112 dram_eff=0.5863
bk0: 12288a 1050679i bk1: 12288a 1052170i bk2: 12096a 1047643i bk3: 12096a 1054536i bk4: 11680a 1059854i bk5: 11680a 1063058i bk6: 11392a 1065292i bk7: 11392a 1065054i bk8: 10752a 1064029i bk9: 10752a 1068865i bk10: 10624a 1070712i bk11: 10624a 1072227i bk12: 11200a 1062105i bk13: 11200a 1062826i bk14: 11588a 1057491i bk15: 11588a 1063446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876121 n_act=8270 n_pre=8254 n_req=67794 n_rd=183240 n_write=87936 bw_util=0.466
n_activity=925353 dram_eff=0.5861
bk0: 12096a 1054545i bk1: 12096a 1055465i bk2: 12288a 1047909i bk3: 12288a 1052268i bk4: 11680a 1058899i bk5: 11680a 1060441i bk6: 11392a 1061696i bk7: 11392a 1063745i bk8: 10752a 1065693i bk9: 10752a 1068510i bk10: 10624a 1072386i bk11: 10624a 1071534i bk12: 11200a 1062718i bk13: 11200a 1064605i bk14: 11588a 1058995i bk15: 11588a 1063879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06181
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=875919 n_act=8243 n_pre=8227 n_req=67858 n_rd=183368 n_write=88064 bw_util=0.4664
n_activity=925618 dram_eff=0.5865
bk0: 12096a 1053658i bk1: 12096a 1053936i bk2: 12288a 1044644i bk3: 12288a 1054367i bk4: 11680a 1058398i bk5: 11680a 1063441i bk6: 11392a 1064467i bk7: 11392a 1064365i bk8: 10752a 1064577i bk9: 10752a 1071508i bk10: 10624a 1071704i bk11: 10624a 1073310i bk12: 11072a 1064637i bk13: 11072a 1066134i bk14: 11780a 1056332i bk15: 11780a 1058763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05733
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876185 n_act=8238 n_pre=8222 n_req=67794 n_rd=183240 n_write=87936 bw_util=0.466
n_activity=922841 dram_eff=0.5877
bk0: 12096a 1054069i bk1: 12096a 1053160i bk2: 12288a 1047228i bk3: 12288a 1052527i bk4: 11680a 1059191i bk5: 11680a 1060414i bk6: 11392a 1061953i bk7: 11392a 1063525i bk8: 10560a 1066498i bk9: 10560a 1072427i bk10: 10752a 1069799i bk11: 10752a 1068942i bk12: 11072a 1063481i bk13: 11072a 1066236i bk14: 11780a 1057414i bk15: 11780a 1061372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03542
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecb422b5a0 :  mf: uid=10283747, sid13:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4665341), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876145 n_act=8226 n_pre=8210 n_req=67810 n_rd=183304 n_write=87936 bw_util=0.4661
n_activity=925414 dram_eff=0.5862
bk0: 12096a 1053824i bk1: 12096a 1055007i bk2: 12288a 1043810i bk3: 12288a 1052651i bk4: 11680a 1059761i bk5: 11680a 1063600i bk6: 11392a 1061308i bk7: 11392a 1063198i bk8: 10560a 1067149i bk9: 10560a 1072449i bk10: 10752a 1070549i bk11: 10752a 1071364i bk12: 11104a 1064676i bk13: 11104a 1067001i bk14: 11780a 1057590i bk15: 11780a 1059528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05724
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876041 n_act=8214 n_pre=8198 n_req=67842 n_rd=183368 n_write=88000 bw_util=0.4663
n_activity=925236 dram_eff=0.5866
bk0: 12288a 1051869i bk1: 12288a 1051948i bk2: 12288a 1044835i bk3: 12288a 1051355i bk4: 11680a 1059905i bk5: 11680a 1064329i bk6: 11392a 1060982i bk7: 11392a 1063512i bk8: 10560a 1066428i bk9: 10560a 1071016i bk10: 10752a 1069410i bk11: 10752a 1071064i bk12: 11104a 1065290i bk13: 11104a 1068053i bk14: 11620a 1059116i bk15: 11620a 1063075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01693
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1163821 n_nop=876039 n_act=8279 n_pre=8263 n_req=67810 n_rd=183304 n_write=87936 bw_util=0.4661
n_activity=922747 dram_eff=0.5879
bk0: 12288a 1051107i bk1: 12288a 1051838i bk2: 12288a 1043819i bk3: 12288a 1050847i bk4: 11680a 1060063i bk5: 11680a 1063251i bk6: 11392a 1062212i bk7: 11392a 1064474i bk8: 10560a 1067912i bk9: 10560a 1071041i bk10: 10560a 1071012i bk11: 10560a 1072349i bk12: 11264a 1063506i bk13: 11264a 1065134i bk14: 11620a 1058612i bk15: 11620a 1060347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33888, Miss = 22922, Miss_rate = 0.676, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[1]: Access = 33868, Miss = 22921, Miss_rate = 0.677, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[2]: Access = 33852, Miss = 22913, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[3]: Access = 33808, Miss = 22912, Miss_rate = 0.678, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[4]: Access = 33792, Miss = 22904, Miss_rate = 0.678, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[5]: Access = 33808, Miss = 22904, Miss_rate = 0.677, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[6]: Access = 33856, Miss = 22920, Miss_rate = 0.677, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[7]: Access = 33856, Miss = 22920, Miss_rate = 0.677, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[8]: Access = 33844, Miss = 22905, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[9]: Access = 33828, Miss = 22905, Miss_rate = 0.677, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[10]: Access = 33828, Miss = 22905, Miss_rate = 0.677, Pending_hits = 88, Reservation_fails = 1
L2_cache_bank[11]: Access = 33844, Miss = 22905, Miss_rate = 0.677, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[12]: Access = 33884, Miss = 22921, Miss_rate = 0.676, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[13]: Access = 33884, Miss = 22921, Miss_rate = 0.676, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[14]: Access = 33836, Miss = 22905, Miss_rate = 0.677, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[15]: Access = 33820, Miss = 22905, Miss_rate = 0.677, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[16]: Access = 33836, Miss = 22913, Miss_rate = 0.677, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[17]: Access = 33852, Miss = 22913, Miss_rate = 0.677, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[18]: Access = 33868, Miss = 22921, Miss_rate = 0.677, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[19]: Access = 33860, Miss = 22921, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[20]: Access = 33828, Miss = 22913, Miss_rate = 0.677, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[21]: Access = 33828, Miss = 22913, Miss_rate = 0.677, Pending_hits = 114, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 504082
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 2165
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48813
	minimum = 6
	maximum = 46
Network latency average = 8.37396
	minimum = 6
	maximum = 39
Slowest packet = 1399054
Flit latency average = 6.81323
	minimum = 6
	maximum = 35
Slowest flit = 3856585
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237963
	minimum = 0.0188308 (at node 0)
	maximum = 0.0282461 (at node 11)
Accepted packet rate average = 0.0237963
	minimum = 0.0188308 (at node 0)
	maximum = 0.0282461 (at node 11)
Injected flit rate average = 0.0655863
	minimum = 0.0433926 (at node 0)
	maximum = 0.0869387 (at node 34)
Accepted flit rate average= 0.0655863
	minimum = 0.0603812 (at node 0)
	maximum = 0.0905718 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53876 (16 samples)
	minimum = 6 (16 samples)
	maximum = 46.625 (16 samples)
Network latency average = 8.41313 (16 samples)
	minimum = 6 (16 samples)
	maximum = 42.9375 (16 samples)
Flit latency average = 6.87186 (16 samples)
	minimum = 6 (16 samples)
	maximum = 39.6875 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0237682 (16 samples)
	minimum = 0.01881 (16 samples)
	maximum = 0.0282083 (16 samples)
Accepted packet rate average = 0.0237682 (16 samples)
	minimum = 0.01881 (16 samples)
	maximum = 0.0282083 (16 samples)
Injected flit rate average = 0.0655114 (16 samples)
	minimum = 0.0433274 (16 samples)
	maximum = 0.0869414 (16 samples)
Accepted flit rate average = 0.0655114 (16 samples)
	minimum = 0.0603369 (16 samples)
	maximum = 0.0904729 (16 samples)
Injected packet size average = 2.75627 (16 samples)
Accepted packet size average = 2.75627 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 8 sec (1448 sec)
gpgpu_simulation_rate = 318772 (inst/sec)
gpgpu_simulation_rate = 3221 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38935
gpu_sim_insn = 28848876
gpu_ipc =     740.9497
gpu_tot_sim_cycle = 4926429
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      99.5510
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 9967
partiton_reqs_in_parallel = 856570
partiton_reqs_in_parallel_total    = 13789204
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9729
partiton_reqs_in_parallel_util = 856570
partiton_reqs_in_parallel_util_total    = 13789204
gpu_sim_cycle_parition_util = 38935
gpu_tot_sim_cycle_parition_util    = 626782
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.2101 GB/Sec
L2_BW_total  =      15.2201 GB/Sec
gpu_total_sim_rate=319498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9842644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82067, 78893, 79000, 81874, 82076, 78896, 79008, 81887, 19353, 18555, 18630, 12037, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 2445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1001
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:515850	W0_Idle:463724	W0_Scoreboard:19226340	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 4926428 
mrq_lat_table:358047 	57209 	39947 	84646 	104849 	81654 	46122 	19238 	914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	532677 	257652 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	756703 	34156 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	450533 	81739 	1284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1289 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5443      5488      5499      5630 
dram[1]:      5420      5431      5242      5202      4903      4902      6285      6773      6339      6841      7429      8035      5439      5473      5514      5639 
dram[2]:      5426      5401      5223      5302      4868      5016      6233      6815      6278      6907      7493      8001      5449      5475      5498      5543 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5443      5521      5464 
dram[4]:      5428      5432      5358      5355      4832      4932      6244      6837      6279      6898      7492      7986      5438      5464      5504      5617 
dram[5]:      5404      5380      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5516      5656 
dram[6]:      5427      5359      5231      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5485      5571      5618 
dram[7]:      5414      5390      5229      5256      4882      5028      6318      6830      6345      6424      7424      8042      5451      5482      5521      5682 
dram[8]:      5421      5414      5250      5274      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5462      5500      5641 
dram[10]:      5416      5432      5238      5262      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5652 
average row accesses per activate:
dram[0]:  8.072391  7.707396  9.752988  9.562500  8.541045  8.477777  8.933063  8.452975  9.365853  9.324503  8.834409  8.540541  9.642544  9.558696  8.272727  8.127846 
dram[1]:  8.440141  7.990000  9.045283  8.410526  7.822148  7.901695  8.896970  8.969450  9.365853  8.855346  8.102564  7.707317  9.558696  9.476294  8.546962  8.285714 
dram[2]:  8.026230  7.973941  9.400000  8.653430  7.642623  7.568182  9.139293  8.186220  9.283517  8.855346  8.796574  8.199601  9.771111  9.160417  8.594697  8.403704 
dram[3]:  8.326530  8.160000  9.326848  8.684783  7.400000  7.376582  8.880808  8.953156  9.407573  9.324503  8.647182  7.919694  9.642544  9.558696  8.660305  8.403704 
dram[4]:  8.326530  7.948052  9.079545  9.011278  7.450980  7.402597  8.945891  8.667961  9.365853  9.242888  9.063457  9.103296  8.758965  8.488417  8.813592  8.033628 
dram[5]:  8.381119  8.294118  9.307984  9.066667  7.354839  7.192429  8.535373  8.874751  8.638037  8.498994  8.365657  8.072124 10.131336  9.558696  8.484112  8.297989 
dram[6]:  8.500000  8.622302  9.033211  8.934306  7.500000  7.549669  8.634429  8.343925  9.710345  9.324503  8.754757  8.829424  8.981328  8.357142  8.302325  8.142105 
dram[7]:  8.653430  8.125423  9.675889  9.272727  7.702703  7.238095  8.981892  8.770138  8.641509  8.941432  8.537525  8.468813  9.794118  9.132912  7.933333  7.773870 
dram[8]:  8.440141  8.294118  9.307984  9.134328  8.413284  8.231047  8.282003  8.160877  9.653396  9.059340  8.301775  8.109827  9.190678  8.781377  8.099477  8.015544 
dram[9]:  8.650177  8.187291  9.451737  9.237736  8.260870  8.231047  8.312849  8.220995  8.980392  8.605428  8.236791  8.401197  9.683036  9.000000  8.266788  7.921739 
dram[10]:  8.270270  8.079208  8.805756  8.354949  8.351648  7.944251  8.804733  8.568138  9.389522  8.641509  8.646316  8.296969  9.493563  9.372881  8.251812  7.579035 
average row locality = 792626/92511 = 8.567911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3214      3213      3264      3264      3105      3105      2998      2998      2864      2864      2799      2799      2974      2974      3137      3137 
dram[1]:      3213      3213      3213      3213      3147      3147      2998      2998      2864      2864      2799      2799      2974      2974      3137      3136 
dram[2]:      3264      3264      3213      3213      3147      3147      2990      2990      2864      2864      2799      2799      2974      2974      3085      3085 
dram[3]:      3264      3264      3213      3213      3147      3147      2990      2990      2864      2864      2816      2816      2974      2974      3085      3085 
dram[4]:      3264      3264      3213      3213      3096      3096      3024      3024      2864      2864      2816      2816      2974      2974      3086      3086 
dram[5]:      3213      3213      3264      3264      3096      3096      3024      3024      2864      2864      2815      2815      2974      2974      3086      3086 
dram[6]:      3213      3213      3264      3264      3096      3096      3024      3024      2864      2864      2815      2815      2940      2940      3137      3137 
dram[7]:      3213      3213      3264      3264      3096      3096      3024      3024      2813      2813      2849      2849      2940      2940      3137      3137 
dram[8]:      3213      3213      3264      3264      3096      3096      3024      3024      2813      2813      2849      2849      2949      2949      3137      3137 
dram[9]:      3264      3264      3264      3264      3096      3096      3024      3024      2813      2813      2849      2849      2949      2949      3094      3094 
dram[10]:      3264      3264      3264      3264      3096      3096      3024      3024      2813      2813      2798      2798      2992      2992      3094      3094 
total reads: 535586
bank skew: 3264/2798 = 1.17
chip skew: 48709/48672 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1632      1632      1473      1473      1406      1406      1360      1360      1309      1309      1423      1423      1504      1504 
dram[1]:      1581      1581      1581      1581      1515      1515      1406      1406      1360      1360      1309      1309      1423      1423      1504      1504 
dram[2]:      1632      1632      1581      1581      1515      1515      1406      1406      1360      1360      1309      1309      1423      1423      1453      1453 
dram[3]:      1632      1632      1581      1581      1515      1515      1406      1406      1360      1360      1326      1326      1423      1423      1453      1453 
dram[4]:      1632      1632      1581      1581      1464      1464      1440      1440      1360      1360      1326      1326      1423      1423      1453      1453 
dram[5]:      1581      1581      1632      1632      1464      1464      1440      1440      1360      1360      1326      1326      1423      1423      1453      1453 
dram[6]:      1581      1581      1632      1632      1464      1464      1440      1440      1360      1360      1326      1326      1389      1389      1504      1504 
dram[7]:      1581      1581      1632      1632      1464      1464      1440      1440      1309      1309      1360      1360      1389      1389      1504      1504 
dram[8]:      1581      1581      1632      1632      1464      1464      1440      1440      1309      1309      1360      1360      1389      1389      1504      1504 
dram[9]:      1632      1632      1632      1632      1464      1464      1440      1440      1309      1309      1360      1360      1389      1389      1461      1461 
dram[10]:      1632      1632      1632      1632      1464      1464      1440      1440      1309      1309      1309      1309      1432      1432      1461      1461 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        226       220       221       218       223       220       224       219       221       217       220       218       223       218       225       221
dram[1]:        224       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       219       218       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       219       218       224       219       224       221
dram[4]:        225       222       221       218       222       218       222       219       222       218       219       217       222       219       225       220
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       221       218       225       222
dram[6]:        226       223       222       218       224       220       223       219       221       216       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       221       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       223       219       223       220       220       217       219       217       223       218       224       221
dram[9]:        225       222       223       218       223       219       224       220       222       216       219       217       221       218       225       220
dram[10]:        225       223       222       218       223       219       223       219       221       217       221       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       389       489       620       535       544
dram[1]:        528       538       516       437       508       505       526       423       442       400       490       553       652       430       518       525
dram[2]:        553       538       433       415       488       438       502       427       466       381       489       489       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       473       441       518       448       540       396       421       555       446       433       562       546
dram[5]:        542       544       417       397       466       411       526       463       467       397       490       382       447       433       521       554
dram[6]:        542       555       479       445       526       503       496       407       490       392       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       448       383       466       395       479       457       526       582
dram[8]:        523       543       462       417       492       442       489       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       499       410       494       509       520       428       551       374       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecb4edff60 :  mf: uid=10926391, sid21:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4926425), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931354 n_act=8219 n_pre=8203 n_req=72085 n_rd=194836 n_write=93504 bw_util=0.4665
n_activity=980722 dram_eff=0.588
bk0: 12856a 1121877i bk1: 12852a 1119182i bk2: 13056a 1112472i bk3: 13056a 1117435i bk4: 12420a 1127230i bk5: 12420a 1131004i bk6: 11992a 1131049i bk7: 11992a 1132942i bk8: 11456a 1131856i bk9: 11456a 1136630i bk10: 11196a 1138748i bk11: 11196a 1138223i bk12: 11896a 1128294i bk13: 11896a 1133904i bk14: 12548a 1121472i bk15: 12548a 1127326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931074 n_act=8435 n_pre=8419 n_req=72047 n_rd=194756 n_write=93432 bw_util=0.4663
n_activity=979500 dram_eff=0.5884
bk0: 12852a 1121597i bk1: 12852a 1120254i bk2: 12852a 1114475i bk3: 12852a 1119443i bk4: 12588a 1125050i bk5: 12588a 1125594i bk6: 11992a 1127721i bk7: 11992a 1132286i bk8: 11456a 1132304i bk9: 11456a 1135796i bk10: 11196a 1139033i bk11: 11196a 1138839i bk12: 11896a 1127839i bk13: 11896a 1133091i bk14: 12548a 1121461i bk15: 12544a 1126245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931152 n_act=8430 n_pre=8414 n_req=72030 n_rd=194688 n_write=93432 bw_util=0.4662
n_activity=976473 dram_eff=0.5901
bk0: 13056a 1117817i bk1: 13056a 1115536i bk2: 12852a 1111082i bk3: 12852a 1116303i bk4: 12588a 1124012i bk5: 12588a 1125026i bk6: 11960a 1129824i bk7: 11960a 1131734i bk8: 11456a 1131150i bk9: 11456a 1134625i bk10: 11196a 1138783i bk11: 11196a 1139875i bk12: 11896a 1127747i bk13: 11896a 1132052i bk14: 12340a 1123858i bk15: 12340a 1130593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=930968 n_act=8386 n_pre=8370 n_req=72098 n_rd=194824 n_write=93568 bw_util=0.4666
n_activity=980294 dram_eff=0.5884
bk0: 13056a 1119229i bk1: 13056a 1119896i bk2: 12852a 1114840i bk3: 12852a 1120897i bk4: 12588a 1124078i bk5: 12588a 1125249i bk6: 11960a 1127536i bk7: 11960a 1134275i bk8: 11456a 1132088i bk9: 11456a 1135945i bk10: 11264a 1137419i bk11: 11264a 1136244i bk12: 11896a 1126214i bk13: 11896a 1131745i bk14: 12340a 1124568i bk15: 12340a 1130930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931152 n_act=8426 n_pre=8410 n_req=72032 n_rd=194696 n_write=93432 bw_util=0.4662
n_activity=980975 dram_eff=0.5874
bk0: 13056a 1116694i bk1: 13056a 1118120i bk2: 12852a 1113108i bk3: 12852a 1120515i bk4: 12384a 1126247i bk5: 12384a 1129614i bk6: 12096a 1131820i bk7: 12096a 1131884i bk8: 11456a 1130255i bk9: 11456a 1135334i bk10: 11264a 1137652i bk11: 11264a 1139239i bk12: 11896a 1128159i bk13: 11896a 1129234i bk14: 12344a 1123520i bk15: 12344a 1129755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01967
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecd0c844f0 :  mf: uid=10926392, sid21:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4926428), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931082 n_act=8466 n_pre=8450 n_req=72030 n_rd=194686 n_write=93432 bw_util=0.4662
n_activity=981499 dram_eff=0.5871
bk0: 12852a 1120355i bk1: 12852a 1121416i bk2: 13056a 1112841i bk3: 13056a 1117853i bk4: 12384a 1125534i bk5: 12382a 1127160i bk6: 12096a 1128225i bk7: 12096a 1130255i bk8: 11456a 1131916i bk9: 11456a 1134997i bk10: 11260a 1139572i bk11: 11260a 1138849i bk12: 11896a 1128718i bk13: 11896a 1131243i bk14: 12344a 1124545i bk15: 12344a 1129951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06208
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=930874 n_act=8433 n_pre=8417 n_req=72098 n_rd=194824 n_write=93568 bw_util=0.4666
n_activity=981589 dram_eff=0.5876
bk0: 12852a 1119405i bk1: 12852a 1119454i bk2: 13056a 1109772i bk3: 13056a 1120247i bk4: 12384a 1124940i bk5: 12384a 1130184i bk6: 12096a 1131054i bk7: 12096a 1131327i bk8: 11456a 1130805i bk9: 11456a 1138115i bk10: 11260a 1138726i bk11: 11260a 1140320i bk12: 11760a 1130454i bk13: 11760a 1132707i bk14: 12548a 1122198i bk15: 12548a 1124558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05664
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931148 n_act=8432 n_pre=8416 n_req=72030 n_rd=194688 n_write=93432 bw_util=0.4662
n_activity=978940 dram_eff=0.5886
bk0: 12852a 1119765i bk1: 12852a 1118629i bk2: 13056a 1112615i bk3: 13056a 1118141i bk4: 12384a 1125586i bk5: 12384a 1126968i bk6: 12096a 1128389i bk7: 12096a 1129947i bk8: 11252a 1133068i bk9: 11252a 1139146i bk10: 11396a 1136842i bk11: 11396a 1135773i bk12: 11760a 1129453i bk13: 11760a 1133074i bk14: 12548a 1122847i bk15: 12548a 1127506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03864
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931108 n_act=8416 n_pre=8400 n_req=72048 n_rd=194760 n_write=93432 bw_util=0.4663
n_activity=981391 dram_eff=0.5873
bk0: 12852a 1119790i bk1: 12852a 1121227i bk2: 13056a 1109382i bk3: 13056a 1118024i bk4: 12384a 1126010i bk5: 12384a 1130417i bk6: 12096a 1127638i bk7: 12096a 1129757i bk8: 11252a 1133588i bk9: 11252a 1139268i bk10: 11396a 1137241i bk11: 11396a 1138340i bk12: 11796a 1130985i bk13: 11796a 1133872i bk14: 12548a 1123571i bk15: 12548a 1125276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05147
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931004 n_act=8404 n_pre=8388 n_req=72080 n_rd=194824 n_write=93496 bw_util=0.4665
n_activity=981159 dram_eff=0.5877
bk0: 13056a 1117722i bk1: 13056a 1117134i bk2: 13056a 1109831i bk3: 13056a 1117125i bk4: 12384a 1126482i bk5: 12384a 1131398i bk6: 12096a 1127600i bk7: 12096a 1130301i bk8: 11252a 1132671i bk9: 11252a 1137717i bk10: 11396a 1135793i bk11: 11396a 1137863i bk12: 11796a 1131511i bk13: 11796a 1134615i bk14: 12376a 1125046i bk15: 12376a 1129344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1236116 n_nop=931010 n_act=8465 n_pre=8449 n_req=72048 n_rd=194760 n_write=93432 bw_util=0.4663
n_activity=978673 dram_eff=0.5889
bk0: 13056a 1116920i bk1: 13056a 1117925i bk2: 13056a 1108806i bk3: 13056a 1115940i bk4: 12384a 1126968i bk5: 12384a 1129964i bk6: 12096a 1128558i bk7: 12096a 1130716i bk8: 11252a 1134157i bk9: 11252a 1137593i bk10: 11192a 1137612i bk11: 11192a 1138954i bk12: 11968a 1129871i bk13: 11968a 1131682i bk14: 12376a 1124356i bk15: 12376a 1126562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36002, Miss = 24355, Miss_rate = 0.676, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[1]: Access = 35983, Miss = 24354, Miss_rate = 0.677, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[2]: Access = 35966, Miss = 24345, Miss_rate = 0.677, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[3]: Access = 35921, Miss = 24344, Miss_rate = 0.678, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[4]: Access = 35904, Miss = 24336, Miss_rate = 0.678, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 35921, Miss = 24336, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 35972, Miss = 24353, Miss_rate = 0.677, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[7]: Access = 35972, Miss = 24353, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[8]: Access = 35958, Miss = 24337, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[9]: Access = 35941, Miss = 24337, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[10]: Access = 35940, Miss = 24336, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 1
L2_cache_bank[11]: Access = 35957, Miss = 24336, Miss_rate = 0.677, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[12]: Access = 36000, Miss = 24353, Miss_rate = 0.676, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[13]: Access = 36000, Miss = 24353, Miss_rate = 0.676, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[14]: Access = 35949, Miss = 24336, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[15]: Access = 35932, Miss = 24336, Miss_rate = 0.677, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[16]: Access = 35949, Miss = 24345, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[17]: Access = 35966, Miss = 24345, Miss_rate = 0.677, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[18]: Access = 35983, Miss = 24353, Miss_rate = 0.677, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[19]: Access = 35975, Miss = 24353, Miss_rate = 0.677, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[20]: Access = 35941, Miss = 24345, Miss_rate = 0.677, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[21]: Access = 35940, Miss = 24345, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 535586
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 2240
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54828
	minimum = 6
	maximum = 46
Network latency average = 8.4235
	minimum = 6
	maximum = 46
Slowest packet = 1549032
Flit latency average = 6.88542
	minimum = 6
	maximum = 42
Slowest flit = 4269557
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238886
	minimum = 0.0189038 (at node 0)
	maximum = 0.0283557 (at node 19)
Accepted packet rate average = 0.0238886
	minimum = 0.0189038 (at node 0)
	maximum = 0.0283557 (at node 19)
Injected flit rate average = 0.0658407
	minimum = 0.0435609 (at node 0)
	maximum = 0.0872759 (at node 34)
Accepted flit rate average= 0.0658407
	minimum = 0.0606154 (at node 0)
	maximum = 0.0909231 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53932 (17 samples)
	minimum = 6 (17 samples)
	maximum = 46.5882 (17 samples)
Network latency average = 8.41374 (17 samples)
	minimum = 6 (17 samples)
	maximum = 43.1176 (17 samples)
Flit latency average = 6.87266 (17 samples)
	minimum = 6 (17 samples)
	maximum = 39.8235 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0237752 (17 samples)
	minimum = 0.0188155 (17 samples)
	maximum = 0.028217 (17 samples)
Accepted packet rate average = 0.0237752 (17 samples)
	minimum = 0.0188155 (17 samples)
	maximum = 0.028217 (17 samples)
Injected flit rate average = 0.0655308 (17 samples)
	minimum = 0.0433411 (17 samples)
	maximum = 0.086961 (17 samples)
Accepted flit rate average = 0.0655308 (17 samples)
	minimum = 0.0603532 (17 samples)
	maximum = 0.0904994 (17 samples)
Injected packet size average = 2.75626 (17 samples)
Accepted packet size average = 2.75626 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 35 sec (1535 sec)
gpgpu_simulation_rate = 319498 (inst/sec)
gpgpu_simulation_rate = 3209 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39107
gpu_sim_insn = 28848876
gpu_ipc =     737.6909
gpu_tot_sim_cycle = 5187686
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     100.0985
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10152
partiton_reqs_in_parallel = 860354
partiton_reqs_in_parallel_total    = 14645774
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.9890
partiton_reqs_in_parallel_util = 860354
partiton_reqs_in_parallel_util_total    = 14645774
gpu_sim_cycle_parition_util = 39107
gpu_tot_sim_cycle_parition_util    = 665717
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.7122 GB/Sec
L2_BW_total  =      15.3033 GB/Sec
gpu_total_sim_rate=319950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10421872
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86897, 83521, 83648, 86691, 86903, 83533, 83656, 86702, 24187, 23199, 23280, 16866, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 2458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1014
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:545906	W0_Idle:479303	W0_Scoreboard:20365342	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 5187685 
mrq_lat_table:378480 	59873 	42060 	90232 	111968 	86787 	48818 	20108 	924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	562114 	274714 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	801467 	35888 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	477389 	86221 	1330 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1366 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5630 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5439      5473      5532      5639 
dram[2]:      5426      5401      5223      5302      4949      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5443      5543      5464 
dram[4]:      5428      5432      5358      5355      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5617 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5485      5571      5618 
dram[7]:      5414      5390      5229      5256      4882      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5652 
average row accesses per activate:
dram[0]:  7.692424  7.421052  9.529411  9.290322  8.265306  8.209459  8.570642  8.151833  8.945891  8.945891  8.491228  8.203390  9.324649  9.141454  7.975570  7.773016 
dram[1]:  8.108626  7.737805  8.691781  8.057143  7.568807  7.615385  8.634011  8.602210  8.945891  8.535373  7.877034  7.395586  9.250497  9.250497  8.107615  7.884058 
dram[2]:  7.623529  7.601173  9.064285  8.348684  7.344213  7.300885  8.880000  7.969231  9.128835  8.667961  8.491228  7.792487  9.476579  8.795841  8.240964  8.047059 
dram[3]:  7.975385  7.878419  9.000000  8.321312  7.215744  7.153179  8.522852  8.649351  9.054767  9.018182  8.271187  7.638261  9.400000  9.362173  8.240964  7.993322 
dram[4]:  7.975385  7.601173  8.782007  8.782007  7.226866  7.183976  8.622951  8.349206  9.091650  8.945891  8.731610  8.697030  8.475410  8.235398  8.491135  7.699357 
dram[5]:  8.031646  7.956113  9.000000  8.727273  7.141593  6.917143  8.176166  8.438502  8.282003  8.190825  7.970962  7.885099  9.837210  9.250497  8.116949  7.955150 
dram[6]:  8.160771  8.348684  8.727273  8.582782  7.270270  7.358663  8.290718  8.176166  9.397895  9.091650  8.397705  8.628684  8.627119  8.022767  7.898387  7.663537 
dram[7]:  8.321312  7.857585  9.290322  8.907216  7.449231  7.037791  8.591652  8.408525  8.265655  8.524462  8.190825  8.160877  9.523909  8.860735  7.627726  7.464939 
dram[8]:  8.134615  7.981132  9.000000  8.846416  7.990099  7.990099  7.956303  7.850746  9.327623  8.660040  7.985689  7.763478  8.843930  8.422018  7.898387  7.651563 
dram[9]:  8.254777  7.830816  9.191489  8.968858  7.963816  7.937705  7.956303  7.929648  8.591716  8.234405  7.928952  8.160877  9.348269  8.709678  7.985050  7.606013 
dram[10]:  7.902439  7.737313  8.498361  8.074766  8.043189  7.710191  8.468694  8.319860  8.981443  8.265655  8.265655  7.905626  9.158513  9.087379  7.867430  7.283333 
average row locality = 839250/101715 = 8.250996
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3403      3402      3456      3456      3294      3294      3177      3177      3024      3024      2970      2970      3150      3150      3313      3313 
dram[1]:      3402      3402      3402      3402      3339      3339      3177      3177      3024      3024      2970      2970      3150      3150      3313      3312 
dram[2]:      3456      3456      3402      3402      3339      3339      3168      3168      3024      3024      2970      2970      3150      3150      3258      3258 
dram[3]:      3456      3456      3402      3402      3339      3339      3168      3168      3024      3024      2988      2988      3150      3150      3258      3258 
dram[4]:      3456      3456      3402      3402      3285      3285      3204      3204      3024      3024      2988      2988      3150      3150      3259      3259 
dram[5]:      3402      3402      3456      3456      3285      3285      3204      3204      3024      3024      2988      2988      3150      3150      3259      3259 
dram[6]:      3402      3402      3456      3456      3285      3285      3204      3204      3024      3024      2988      2988      3114      3114      3313      3313 
dram[7]:      3402      3402      3456      3456      3285      3285      3204      3204      2970      2970      3024      3024      3114      3114      3313      3313 
dram[8]:      3402      3402      3456      3456      3285      3285      3204      3204      2970      2970      3024      3024      3123      3123      3313      3313 
dram[9]:      3456      3456      3456      3456      3285      3285      3204      3204      2970      2970      3024      3024      3123      3123      3268      3268 
dram[10]:      3456      3456      3456      3456      3285      3285      3204      3204      2970      2970      2970      2970      3168      3168      3268      3268 
total reads: 567090
bank skew: 3456/2970 = 1.16
chip skew: 51573/51534 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1728      1728      1566      1566      1494      1494      1440      1440      1386      1386      1503      1503      1584      1584 
dram[1]:      1674      1674      1674      1674      1611      1611      1494      1494      1440      1440      1386      1386      1503      1503      1584      1584 
dram[2]:      1728      1728      1674      1674      1611      1611      1494      1494      1440      1440      1386      1386      1503      1503      1530      1530 
dram[3]:      1728      1728      1674      1674      1611      1611      1494      1494      1440      1440      1404      1404      1503      1503      1530      1530 
dram[4]:      1728      1728      1674      1674      1557      1557      1530      1530      1440      1440      1404      1404      1503      1503      1530      1530 
dram[5]:      1674      1674      1728      1728      1557      1557      1530      1530      1440      1440      1404      1404      1503      1503      1530      1530 
dram[6]:      1674      1674      1728      1728      1557      1557      1530      1530      1440      1440      1404      1404      1467      1467      1584      1584 
dram[7]:      1674      1674      1728      1728      1557      1557      1530      1530      1386      1386      1440      1440      1467      1467      1584      1584 
dram[8]:      1674      1674      1728      1728      1557      1557      1530      1530      1386      1386      1440      1440      1467      1467      1584      1584 
dram[9]:      1728      1728      1728      1728      1557      1557      1530      1530      1386      1386      1440      1440      1467      1467      1539      1539 
dram[10]:      1728      1728      1728      1728      1557      1557      1530      1530      1386      1386      1386      1386      1512      1512      1539      1539 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       219       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       219       225       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       219       218       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       218       223       217       219       217       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       216       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       222       218       222       219       223       220       220       217       219       217       223       219       225       221
dram[9]:        225       222       223       218       223       219       223       219       222       216       219       217       221       219       225       221
dram[10]:        225       223       223       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       389       489       620       535       544
dram[1]:        528       538       516       437       508       505       526       423       442       400       490       553       652       430       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       381       489       548       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       473       441       518       448       576       396       421       555       446       433       562       546
dram[5]:        542       544       461       397       466       411       526       463       505       397       490       382       447       433       521       554
dram[6]:        542       555       479       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       448       383       466       395       479       479       526       582
dram[8]:        523       543       462       417       492       442       494       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       499       410       494       509       565       428       551       451       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985377 n_act=9039 n_pre=9023 n_req=76323 n_rd=206292 n_write=99000 bw_util=0.4665
n_activity=1040509 dram_eff=0.5868
bk0: 13612a 1187204i bk1: 13608a 1184292i bk2: 13824a 1177089i bk3: 13824a 1183009i bk4: 13176a 1192923i bk5: 13176a 1196741i bk6: 12708a 1196832i bk7: 12708a 1199019i bk8: 12096a 1197901i bk9: 12096a 1203302i bk10: 11880a 1205054i bk11: 11880a 1204931i bk12: 12600a 1194490i bk13: 12600a 1200303i bk14: 13252a 1187872i bk15: 13252a 1193398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985049 n_act=9279 n_pre=9263 n_req=76285 n_rd=206212 n_write=98928 bw_util=0.4663
n_activity=1039574 dram_eff=0.587
bk0: 13608a 1186979i bk1: 13608a 1185843i bk2: 13608a 1179564i bk3: 13608a 1184612i bk4: 13356a 1190255i bk5: 13356a 1191329i bk6: 12708a 1193491i bk7: 12708a 1198098i bk8: 12096a 1198845i bk9: 12096a 1202424i bk10: 11880a 1205827i bk11: 11880a 1205008i bk12: 12600a 1193903i bk13: 12600a 1199913i bk14: 13252a 1187413i bk15: 13248a 1192199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985155 n_act=9264 n_pre=9248 n_req=76266 n_rd=206136 n_write=98928 bw_util=0.4662
n_activity=1035752 dram_eff=0.5891
bk0: 13824a 1182741i bk1: 13824a 1180163i bk2: 13608a 1175927i bk3: 13608a 1181296i bk4: 13356a 1189375i bk5: 13356a 1190667i bk6: 12672a 1195876i bk7: 12672a 1197960i bk8: 12096a 1197425i bk9: 12096a 1201176i bk10: 11880a 1205589i bk11: 11880a 1205856i bk12: 12600a 1193893i bk13: 12600a 1198133i bk14: 13032a 1190000i bk15: 13032a 1196771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=984971 n_act=9212 n_pre=9196 n_req=76338 n_rd=206280 n_write=99072 bw_util=0.4666
n_activity=1039834 dram_eff=0.5873
bk0: 13824a 1184545i bk1: 13824a 1185512i bk2: 13608a 1179448i bk3: 13608a 1185837i bk4: 13356a 1189408i bk5: 13356a 1190615i bk6: 12672a 1193140i bk7: 12672a 1200624i bk8: 12096a 1198427i bk9: 12096a 1202542i bk10: 11952a 1203665i bk11: 11952a 1202926i bk12: 12600a 1192043i bk13: 12600a 1198529i bk14: 13032a 1190702i bk15: 13032a 1197068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985183 n_act=9246 n_pre=9230 n_req=76268 n_rd=206144 n_write=98928 bw_util=0.4662
n_activity=1041029 dram_eff=0.5861
bk0: 13824a 1181901i bk1: 13824a 1183347i bk2: 13608a 1178535i bk3: 13608a 1186127i bk4: 13140a 1191720i bk5: 13140a 1195745i bk6: 12816a 1197516i bk7: 12816a 1198151i bk8: 12096a 1196255i bk9: 12096a 1201862i bk10: 11952a 1204543i bk11: 11952a 1205550i bk12: 12600a 1194254i bk13: 12600a 1195732i bk14: 13036a 1189609i bk15: 13036a 1195780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01727
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985039 n_act=9318 n_pre=9302 n_req=76268 n_rd=206144 n_write=98928 bw_util=0.4662
n_activity=1041565 dram_eff=0.5858
bk0: 13608a 1185703i bk1: 13608a 1186976i bk2: 13824a 1177740i bk3: 13824a 1183072i bk4: 13140a 1190720i bk5: 13140a 1192928i bk6: 12816a 1193551i bk7: 12816a 1196108i bk8: 12096a 1198265i bk9: 12096a 1201728i bk10: 11952a 1205845i bk11: 11952a 1205654i bk12: 12600a 1194584i bk13: 12600a 1197660i bk14: 13036a 1190811i bk15: 13036a 1196096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06331
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7fecb56af530 :  mf: uid=11569036, sid27:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5187685), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=984866 n_act=9261 n_pre=9245 n_req=76340 n_rd=206287 n_write=99072 bw_util=0.4666
n_activity=1041544 dram_eff=0.5864
bk0: 13608a 1184785i bk1: 13608a 1184995i bk2: 13824a 1174786i bk3: 13824a 1185642i bk4: 13140a 1190360i bk5: 13140a 1196142i bk6: 12816a 1196864i bk7: 12815a 1197302i bk8: 12096a 1197354i bk9: 12096a 1204997i bk10: 11952a 1205602i bk11: 11952a 1207043i bk12: 12456a 1196905i bk13: 12456a 1199150i bk14: 13252a 1187870i bk15: 13252a 1190439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05251
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985127 n_act=9274 n_pre=9258 n_req=76268 n_rd=206144 n_write=98928 bw_util=0.4662
n_activity=1038748 dram_eff=0.5874
bk0: 13608a 1184894i bk1: 13608a 1184219i bk2: 13824a 1177292i bk3: 13824a 1183475i bk4: 13140a 1190585i bk5: 13140a 1192682i bk6: 12816a 1193919i bk7: 12816a 1195602i bk8: 11880a 1199391i bk9: 11880a 1205789i bk10: 12096a 1202915i bk11: 12096a 1202097i bk12: 12456a 1195970i bk13: 12456a 1198929i bk14: 13252a 1188702i bk15: 13252a 1193509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.0366
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=985083 n_act=9260 n_pre=9244 n_req=76286 n_rd=206216 n_write=98928 bw_util=0.4663
n_activity=1040991 dram_eff=0.5863
bk0: 13608a 1185203i bk1: 13608a 1186738i bk2: 13824a 1174402i bk3: 13824a 1183233i bk4: 13140a 1191342i bk5: 13140a 1196153i bk6: 12816a 1193435i bk7: 12816a 1195169i bk8: 11880a 1200129i bk9: 11880a 1206212i bk10: 12096a 1203556i bk11: 12096a 1204374i bk12: 12492a 1197360i bk13: 12492a 1200313i bk14: 13252a 1189440i bk15: 13252a 1191125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=984979 n_act=9240 n_pre=9224 n_req=76322 n_rd=206288 n_write=99000 bw_util=0.4665
n_activity=1040814 dram_eff=0.5866
bk0: 13824a 1182869i bk1: 13824a 1182338i bk2: 13824a 1174749i bk3: 13824a 1182231i bk4: 13140a 1191810i bk5: 13140a 1197357i bk6: 12816a 1192930i bk7: 12816a 1196465i bk8: 11880a 1198907i bk9: 11880a 1204201i bk10: 12096a 1202146i bk11: 12096a 1204753i bk12: 12492a 1198056i bk13: 12492a 1201005i bk14: 13072a 1191470i bk15: 13072a 1195839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01448
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308731 n_nop=984957 n_act=9323 n_pre=9307 n_req=76286 n_rd=206216 n_write=98928 bw_util=0.4663
n_activity=1038564 dram_eff=0.5876
bk0: 13824a 1181574i bk1: 13824a 1182899i bk2: 13824a 1173600i bk3: 13824a 1180906i bk4: 13140a 1192267i bk5: 13140a 1195389i bk6: 12816a 1194312i bk7: 12816a 1196520i bk8: 11880a 1200587i bk9: 11880a 1203923i bk10: 11880a 1204325i bk11: 11880a 1205317i bk12: 12672a 1196127i bk13: 12672a 1198281i bk14: 13072a 1190003i bk15: 13072a 1192504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38117, Miss = 25787, Miss_rate = 0.677, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[1]: Access = 38098, Miss = 25786, Miss_rate = 0.677, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[2]: Access = 38080, Miss = 25777, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 38034, Miss = 25776, Miss_rate = 0.678, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[4]: Access = 38016, Miss = 25767, Miss_rate = 0.678, Pending_hits = 73, Reservation_fails = 0
L2_cache_bank[5]: Access = 38034, Miss = 25767, Miss_rate = 0.677, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[6]: Access = 38088, Miss = 25785, Miss_rate = 0.677, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[7]: Access = 38088, Miss = 25785, Miss_rate = 0.677, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[8]: Access = 38071, Miss = 25768, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[9]: Access = 38053, Miss = 25768, Miss_rate = 0.677, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[10]: Access = 38053, Miss = 25768, Miss_rate = 0.677, Pending_hits = 94, Reservation_fails = 1
L2_cache_bank[11]: Access = 38071, Miss = 25768, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[12]: Access = 38116, Miss = 25786, Miss_rate = 0.677, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[13]: Access = 38116, Miss = 25786, Miss_rate = 0.677, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[14]: Access = 38062, Miss = 25768, Miss_rate = 0.677, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[15]: Access = 38044, Miss = 25768, Miss_rate = 0.677, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 38062, Miss = 25777, Miss_rate = 0.677, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[17]: Access = 38080, Miss = 25777, Miss_rate = 0.677, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[18]: Access = 38098, Miss = 25786, Miss_rate = 0.677, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[19]: Access = 38089, Miss = 25786, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[20]: Access = 38053, Miss = 25777, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[21]: Access = 38053, Miss = 25777, Miss_rate = 0.677, Pending_hits = 121, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 567090
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2375
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46525
	minimum = 6
	maximum = 44
Network latency average = 8.34865
	minimum = 6
	maximum = 42
Slowest packet = 1583187
Flit latency average = 6.78201
	minimum = 6
	maximum = 42
Slowest flit = 4603530
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237836
	minimum = 0.0188206 (at node 5)
	maximum = 0.028231 (at node 0)
Accepted packet rate average = 0.0237836
	minimum = 0.0188206 (at node 5)
	maximum = 0.028231 (at node 0)
Injected flit rate average = 0.0655511
	minimum = 0.0433693 (at node 5)
	maximum = 0.086892 (at node 34)
Accepted flit rate average= 0.0655511
	minimum = 0.0603488 (at node 5)
	maximum = 0.0905232 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53521 (18 samples)
	minimum = 6 (18 samples)
	maximum = 46.4444 (18 samples)
Network latency average = 8.41012 (18 samples)
	minimum = 6 (18 samples)
	maximum = 43.0556 (18 samples)
Flit latency average = 6.86762 (18 samples)
	minimum = 6 (18 samples)
	maximum = 39.9444 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0237757 (18 samples)
	minimum = 0.0188158 (18 samples)
	maximum = 0.0282178 (18 samples)
Accepted packet rate average = 0.0237757 (18 samples)
	minimum = 0.0188158 (18 samples)
	maximum = 0.0282178 (18 samples)
Injected flit rate average = 0.0655319 (18 samples)
	minimum = 0.0433427 (18 samples)
	maximum = 0.0869572 (18 samples)
Accepted flit rate average = 0.0655319 (18 samples)
	minimum = 0.060353 (18 samples)
	maximum = 0.0905007 (18 samples)
Injected packet size average = 2.75625 (18 samples)
Accepted packet size average = 2.75625 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 3 sec (1623 sec)
gpgpu_simulation_rate = 319950 (inst/sec)
gpgpu_simulation_rate = 3196 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38990
gpu_sim_insn = 28848876
gpu_ipc =     739.9045
gpu_tot_sim_cycle = 5448826
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     100.5957
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10675
partiton_reqs_in_parallel = 857780
partiton_reqs_in_parallel_total    = 15506128
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0032
partiton_reqs_in_parallel_util = 857780
partiton_reqs_in_parallel_util_total    = 15506128
gpu_sim_cycle_parition_util = 38990
gpu_tot_sim_cycle_parition_util    = 704824
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.0504 GB/Sec
L2_BW_total  =      15.3788 GB/Sec
gpu_total_sim_rate=320543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11001100
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91724, 88158, 88295, 91507, 91730, 88177, 88303, 91515, 24187, 23199, 23280, 16866, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 2484
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:575997	W0_Idle:494425	W0_Scoreboard:21490733	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 5448825 
mrq_lat_table:400781 	63944 	44637 	94661 	117032 	91017 	51508 	21316 	978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	595618 	287700 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	845959 	37886 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	503675 	91241 	1408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1441 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5630 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5439      5473      5532      5639 
dram[2]:      5426      5401      5223      5302      4949      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5417      5443      5543      5464 
dram[4]:      5428      5432      5358      5355      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5617 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5435      5485      5571      5618 
dram[7]:      5414      5390      5229      5256      4882      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5436      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5433      5493      5591      5652 
average row accesses per activate:
dram[0]:  7.951038  7.676218  9.841726  9.600000  8.530000  8.445544  8.854317  8.429794  9.254902  9.254902  8.730038  8.441176  9.616438  9.431862  8.256370  8.051242 
dram[1]:  8.398119  8.020958  8.989933  8.345795  7.802395  7.849398  8.918478  8.886282  9.254902  8.838951  8.113074  7.627907  9.541748  9.541748  8.389968  8.138147 
dram[2]:  7.884726  7.862069  9.367133  8.641935  7.597668  7.553623  9.167911  8.244967  9.440000  8.973384  8.730038  8.027972  9.769383  9.083179  8.521008  8.325123 
dram[3]:  8.265861  8.167164  9.302083  8.614148  7.445714  7.382436  8.806452  8.934546  9.365079  9.328063  8.511029  7.874150  9.692307  9.654224  8.521008  8.270800 
dram[4]:  8.240964  7.862069  9.081356  9.081356  7.453217  7.409883  8.910714  8.633218  9.402390  9.254902  9.007782  8.972868  8.759358  8.516464  8.803820  7.973270 
dram[5]:  8.294118  8.217792  9.306123  9.029703  7.367052  7.140056  8.457627  8.723776  8.581819  8.489208  8.207447  8.121053 10.131959  9.541748  8.395696  8.232142 
dram[6]:  8.424528  8.614148  9.029703  8.883117  7.497059  7.586309  8.573883  8.457627  9.711934  9.402390  8.668539  8.901923  8.909760  8.298456  8.204114  7.940276 
dram[7]:  8.586538  8.118182  9.600000  9.212121  7.677711  7.262108  8.879004  8.693379  8.561338  8.823755  8.431900  8.401786  9.813388  9.145557  7.928134  7.761976 
dram[8]:  8.398119  8.243077  9.306123  9.150501  8.222581  8.249191  8.234324  8.127036  9.635983  8.961089  8.254386  8.029010  9.129944  8.703771  8.204114  7.928134 
dram[9]:  8.523364  8.094674  9.500000  9.274576  8.222581  8.169871  8.234324  8.207237  8.891891  8.529630  8.196864  8.431900  9.638171  8.994434  8.261364  7.877709 
dram[10]:  8.191617  8.023460  8.797427  8.366973  8.275974  7.965625  8.754386  8.603448  9.286290  8.561338  8.501852  8.140071  9.453155  9.381404  8.168539  7.572917 
average row locality = 885874/103885 = 8.527449
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3592      3591      3648      3648      3471      3471      3351      3351      3200      3200      3129      3129      3324      3324      3505      3505 
dram[1]:      3591      3591      3591      3591      3518      3518      3351      3351      3200      3200      3129      3129      3324      3324      3505      3504 
dram[2]:      3648      3648      3591      3591      3518      3518      3342      3342      3200      3200      3129      3129      3324      3324      3447      3447 
dram[3]:      3648      3648      3591      3591      3518      3518      3342      3342      3200      3200      3148      3148      3324      3324      3447      3447 
dram[4]:      3648      3648      3591      3591      3461      3461      3380      3380      3200      3200      3148      3148      3324      3324      3448      3448 
dram[5]:      3591      3591      3648      3648      3461      3461      3380      3380      3200      3200      3147      3147      3324      3324      3448      3448 
dram[6]:      3591      3591      3648      3648      3461      3461      3380      3380      3200      3200      3147      3147      3286      3286      3505      3505 
dram[7]:      3591      3591      3648      3648      3461      3461      3380      3380      3143      3143      3185      3185      3286      3286      3505      3505 
dram[8]:      3591      3591      3648      3648      3461      3461      3380      3380      3143      3143      3185      3185      3296      3296      3505      3505 
dram[9]:      3648      3648      3648      3648      3461      3461      3380      3380      3143      3143      3185      3185      3296      3296      3457      3457 
dram[10]:      3648      3648      3648      3648      3461      3461      3380      3380      3143      3143      3128      3128      3344      3344      3457      3457 
total reads: 598594
bank skew: 3648/3128 = 1.17
chip skew: 54439/54398 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1824      1824      1647      1647      1572      1572      1520      1520      1463      1463      1590      1590      1680      1680 
dram[1]:      1767      1767      1767      1767      1694      1694      1572      1572      1520      1520      1463      1463      1590      1590      1680      1680 
dram[2]:      1824      1824      1767      1767      1694      1694      1572      1572      1520      1520      1463      1463      1590      1590      1623      1623 
dram[3]:      1824      1824      1767      1767      1694      1694      1572      1572      1520      1520      1482      1482      1590      1590      1623      1623 
dram[4]:      1824      1824      1767      1767      1637      1637      1610      1610      1520      1520      1482      1482      1590      1590      1623      1623 
dram[5]:      1767      1767      1824      1824      1637      1637      1610      1610      1520      1520      1482      1482      1590      1590      1623      1623 
dram[6]:      1767      1767      1824      1824      1637      1637      1610      1610      1520      1520      1482      1482      1552      1552      1680      1680 
dram[7]:      1767      1767      1824      1824      1637      1637      1610      1610      1463      1463      1520      1520      1552      1552      1680      1680 
dram[8]:      1767      1767      1824      1824      1637      1637      1610      1610      1463      1463      1520      1520      1552      1552      1680      1680 
dram[9]:      1824      1824      1824      1824      1637      1637      1610      1610      1463      1463      1520      1520      1552      1552      1632      1632 
dram[10]:      1824      1824      1824      1824      1637      1637      1610      1610      1463      1463      1463      1463      1600      1600      1632      1632 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       220       224       219       221       217       220       219       223       218       225       221
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       224       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       219       218       224       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       224       221
dram[4]:        225       222       221       218       222       218       222       219       223       217       219       217       222       219       225       220
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       224       220       223       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       223       222       218       223       219       223       220       220       217       219       217       223       218       224       221
dram[9]:        225       222       223       218       223       219       224       220       222       216       219       216       221       218       224       220
dram[10]:        225       223       222       218       223       219       223       219       221       218       221       217       222       218       224       221
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       369       493       417       489       620       535       544
dram[1]:        528       538       516       437       508       505       526       423       442       400       490       553       652       430       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       381       489       548       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       462       473       441       518       448       576       396       421       555       446       433       562       546
dram[5]:        542       544       461       397       466       411       526       463       505       397       490       382       447       433       521       554
dram[6]:        542       555       479       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       448       383       466       395       479       479       526       582
dram[8]:        523       543       462       417       492       442       494       434       466       368       422       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       499       410       494       509       565       428       551       451       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecb5ef1e80 :  mf: uid=12211679, sid09:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5448825), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040406 n_act=9239 n_pre=9223 n_req=80565 n_rd=217756 n_write=104504 bw_util=0.4667
n_activity=1097160 dram_eff=0.5874
bk0: 14368a 1253572i bk1: 14364a 1250525i bk2: 14592a 1242456i bk3: 14592a 1248924i bk4: 13884a 1259343i bk5: 13884a 1263664i bk6: 13404a 1263603i bk7: 13404a 1266200i bk8: 12800a 1264537i bk9: 12800a 1270052i bk10: 12516a 1272344i bk11: 12516a 1271818i bk12: 13296a 1260438i bk13: 13296a 1266605i bk14: 14020a 1253270i bk15: 14020a 1259511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.03838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040094 n_act=9479 n_pre=9463 n_req=80523 n_rd=217668 n_write=104424 bw_util=0.4664
n_activity=1095536 dram_eff=0.588
bk0: 14364a 1253024i bk1: 14364a 1252074i bk2: 14364a 1245166i bk3: 14364a 1250860i bk4: 14072a 1256773i bk5: 14072a 1258003i bk6: 13404a 1259957i bk7: 13404a 1264829i bk8: 12800a 1265143i bk9: 12800a 1269245i bk10: 12516a 1272563i bk11: 12516a 1272208i bk12: 13296a 1260054i bk13: 13296a 1266589i bk14: 14020a 1252921i bk15: 14016a 1258060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040204 n_act=9462 n_pre=9446 n_req=80504 n_rd=217592 n_write=104424 bw_util=0.4663
n_activity=1091810 dram_eff=0.5899
bk0: 14592a 1248447i bk1: 14592a 1245808i bk2: 14364a 1241170i bk3: 14364a 1247280i bk4: 14072a 1255866i bk5: 14072a 1256975i bk6: 13368a 1262869i bk7: 13368a 1264827i bk8: 12800a 1263631i bk9: 12800a 1267991i bk10: 12516a 1272885i bk11: 12516a 1272566i bk12: 13296a 1259886i bk13: 13296a 1264511i bk14: 13788a 1255700i bk15: 13788a 1262682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040004 n_act=9410 n_pre=9394 n_req=80580 n_rd=217744 n_write=104576 bw_util=0.4667
n_activity=1096270 dram_eff=0.588
bk0: 14592a 1250134i bk1: 14592a 1251428i bk2: 14364a 1244990i bk3: 14364a 1252261i bk4: 14072a 1256443i bk5: 14072a 1257159i bk6: 13368a 1259858i bk7: 13368a 1267050i bk8: 12800a 1264950i bk9: 12800a 1269276i bk10: 12592a 1270656i bk11: 12592a 1269747i bk12: 13296a 1258167i bk13: 13296a 1265372i bk14: 13788a 1256560i bk15: 13788a 1263089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040236 n_act=9442 n_pre=9426 n_req=80506 n_rd=217600 n_write=104424 bw_util=0.4663
n_activity=1096819 dram_eff=0.5872
bk0: 14592a 1247693i bk1: 14592a 1249568i bk2: 14364a 1244005i bk3: 14364a 1252053i bk4: 13844a 1258541i bk5: 13844a 1262369i bk6: 13520a 1264517i bk7: 13520a 1265003i bk8: 12800a 1262315i bk9: 12800a 1268551i bk10: 12592a 1271506i bk11: 12592a 1272383i bk12: 13296a 1260292i bk13: 13296a 1262257i bk14: 13792a 1254866i bk15: 13792a 1262114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecb5ec17e0 :  mf: uid=12211680, sid09:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5448825), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040090 n_act=9520 n_pre=9504 n_req=80504 n_rd=217590 n_write=104424 bw_util=0.4663
n_activity=1097806 dram_eff=0.5867
bk0: 14364a 1251613i bk1: 14364a 1253085i bk2: 14592a 1243192i bk3: 14592a 1249428i bk4: 13844a 1257542i bk5: 13842a 1259810i bk6: 13520a 1259980i bk7: 13520a 1262670i bk8: 12800a 1264570i bk9: 12800a 1268668i bk10: 12588a 1273160i bk11: 12588a 1272643i bk12: 13296a 1260629i bk13: 13296a 1264207i bk14: 13792a 1256499i bk15: 13792a 1262421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05536
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1039910 n_act=9457 n_pre=9441 n_req=80580 n_rd=217744 n_write=104576 bw_util=0.4667
n_activity=1097574 dram_eff=0.5873
bk0: 14364a 1250722i bk1: 14364a 1251285i bk2: 14592a 1240030i bk3: 14592a 1251523i bk4: 13844a 1256897i bk5: 13844a 1263061i bk6: 13520a 1263881i bk7: 13520a 1264174i bk8: 12800a 1263565i bk9: 12800a 1271459i bk10: 12588a 1272638i bk11: 12588a 1274066i bk12: 13144a 1263463i bk13: 13144a 1265792i bk14: 14020a 1253689i bk15: 14020a 1256782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.04903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040184 n_act=9472 n_pre=9456 n_req=80504 n_rd=217592 n_write=104424 bw_util=0.4663
n_activity=1095075 dram_eff=0.5881
bk0: 14364a 1250972i bk1: 14364a 1250133i bk2: 14592a 1242700i bk3: 14592a 1249839i bk4: 13844a 1257415i bk5: 13844a 1259341i bk6: 13520a 1260468i bk7: 13520a 1261993i bk8: 12572a 1266197i bk9: 12572a 1273023i bk10: 12740a 1269911i bk11: 12740a 1268933i bk12: 13144a 1262115i bk13: 13144a 1265603i bk14: 14020a 1254419i bk15: 14020a 1259692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040140 n_act=9454 n_pre=9438 n_req=80524 n_rd=217672 n_write=104424 bw_util=0.4664
n_activity=1097219 dram_eff=0.5871
bk0: 14364a 1251105i bk1: 14364a 1252879i bk2: 14592a 1239969i bk3: 14592a 1249452i bk4: 13844a 1257622i bk5: 13844a 1263244i bk6: 13520a 1260362i bk7: 13520a 1262106i bk8: 12572a 1266347i bk9: 12572a 1273133i bk10: 12740a 1270432i bk11: 12740a 1271290i bk12: 13184a 1263769i bk13: 13184a 1266877i bk14: 14020a 1255108i bk15: 14020a 1257178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04349
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040032 n_act=9436 n_pre=9420 n_req=80560 n_rd=217744 n_write=104496 bw_util=0.4666
n_activity=1096733 dram_eff=0.5876
bk0: 14592a 1249059i bk1: 14592a 1248102i bk2: 14592a 1240111i bk3: 14592a 1248337i bk4: 13844a 1258437i bk5: 13844a 1264035i bk6: 13520a 1259505i bk7: 13520a 1263154i bk8: 12572a 1265590i bk9: 12572a 1271364i bk10: 12740a 1268854i bk11: 12740a 1271574i bk12: 13184a 1263849i bk13: 13184a 1267625i bk14: 13828a 1257155i bk15: 13828a 1262222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01169
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381128 n_nop=1040018 n_act=9515 n_pre=9499 n_req=80524 n_rd=217672 n_write=104424 bw_util=0.4664
n_activity=1094702 dram_eff=0.5885
bk0: 14592a 1247809i bk1: 14592a 1249121i bk2: 14592a 1239012i bk3: 14592a 1246687i bk4: 13844a 1259004i bk5: 13844a 1262262i bk6: 13520a 1261099i bk7: 13520a 1263380i bk8: 12572a 1267025i bk9: 12572a 1270236i bk10: 12512a 1271080i bk11: 12512a 1272776i bk12: 13376a 1262284i bk13: 13376a 1264860i bk14: 13828a 1256038i bk15: 13828a 1258258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40231, Miss = 27220, Miss_rate = 0.677, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[1]: Access = 40213, Miss = 27219, Miss_rate = 0.677, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[2]: Access = 40194, Miss = 27209, Miss_rate = 0.677, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[3]: Access = 40147, Miss = 27208, Miss_rate = 0.678, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[4]: Access = 40128, Miss = 27199, Miss_rate = 0.678, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[5]: Access = 40147, Miss = 27199, Miss_rate = 0.677, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[6]: Access = 40204, Miss = 27218, Miss_rate = 0.677, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[7]: Access = 40204, Miss = 27218, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[8]: Access = 40185, Miss = 27200, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[9]: Access = 40166, Miss = 27200, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[10]: Access = 40165, Miss = 27199, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 1
L2_cache_bank[11]: Access = 40184, Miss = 27199, Miss_rate = 0.677, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[12]: Access = 40232, Miss = 27218, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[13]: Access = 40232, Miss = 27218, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[14]: Access = 40175, Miss = 27199, Miss_rate = 0.677, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[15]: Access = 40156, Miss = 27199, Miss_rate = 0.677, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 40175, Miss = 27209, Miss_rate = 0.677, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[17]: Access = 40194, Miss = 27209, Miss_rate = 0.677, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[18]: Access = 40213, Miss = 27218, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[19]: Access = 40204, Miss = 27218, Miss_rate = 0.677, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[20]: Access = 40166, Miss = 27209, Miss_rate = 0.677, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[21]: Access = 40165, Miss = 27209, Miss_rate = 0.677, Pending_hits = 125, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 598594
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2464
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57164
	minimum = 6
	maximum = 52
Network latency average = 8.44483
	minimum = 6
	maximum = 42
Slowest packet = 1675794
Flit latency average = 6.9129
	minimum = 6
	maximum = 38
Slowest flit = 4804070
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238549
	minimum = 0.0188771 (at node 0)
	maximum = 0.0283157 (at node 7)
Accepted packet rate average = 0.0238549
	minimum = 0.0188771 (at node 0)
	maximum = 0.0283157 (at node 7)
Injected flit rate average = 0.0657478
	minimum = 0.0434994 (at node 0)
	maximum = 0.0871528 (at node 34)
Accepted flit rate average= 0.0657478
	minimum = 0.0605299 (at node 0)
	maximum = 0.0907948 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53712 (19 samples)
	minimum = 6 (19 samples)
	maximum = 46.7368 (19 samples)
Network latency average = 8.41195 (19 samples)
	minimum = 6 (19 samples)
	maximum = 43 (19 samples)
Flit latency average = 6.87001 (19 samples)
	minimum = 6 (19 samples)
	maximum = 39.8421 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0237799 (19 samples)
	minimum = 0.018819 (19 samples)
	maximum = 0.0282229 (19 samples)
Accepted packet rate average = 0.0237799 (19 samples)
	minimum = 0.018819 (19 samples)
	maximum = 0.0282229 (19 samples)
Injected flit rate average = 0.0655433 (19 samples)
	minimum = 0.0433509 (19 samples)
	maximum = 0.0869675 (19 samples)
Accepted flit rate average = 0.0655433 (19 samples)
	minimum = 0.0603623 (19 samples)
	maximum = 0.0905162 (19 samples)
Injected packet size average = 2.75625 (19 samples)
Accepted packet size average = 2.75625 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 30 sec (1710 sec)
gpgpu_simulation_rate = 320543 (inst/sec)
gpgpu_simulation_rate = 3186 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39233
gpu_sim_insn = 28848876
gpu_ipc =     735.3217
gpu_tot_sim_cycle = 5710209
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     101.0432
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 10894
partiton_reqs_in_parallel = 863126
partiton_reqs_in_parallel_total    = 16363908
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0169
partiton_reqs_in_parallel_util = 863126
partiton_reqs_in_parallel_util_total    = 16363908
gpu_sim_cycle_parition_util = 39233
gpu_tot_sim_cycle_parition_util    = 743814
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.3502 GB/Sec
L2_BW_total  =      15.4468 GB/Sec
gpu_total_sim_rate=320899

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11580328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96551, 92801, 92942, 96323, 96557, 92820, 92950, 96329, 24187, 23199, 23280, 16866, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 2518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1074
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605680	W0_Idle:509545	W0_Scoreboard:22626287	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 5710208 
mrq_lat_table:420567 	66647 	46716 	100227 	124298 	96282 	54314 	22448 	999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	624897 	304915 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	890538 	39802 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	530211 	96042 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1518 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5223      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5443      5543      5464 
dram[4]:      5428      5432      5358      5355      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5495      5602      5647 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5461      5493      5591      5652 
average row accesses per activate:
dram[0]:  7.769972  7.520000  9.568107  9.381107  8.307693  8.231708  8.621263  8.186120  9.018182  8.888889  8.642858  8.344828  9.232142  9.038462  8.013255  7.828777 
dram[1]:  8.197675  7.790055  8.730650  8.034188  7.660167  7.703081  8.650000  8.678929  8.985507  8.551724  7.908497  7.446154  9.434306  9.400000  8.181955  7.930029 
dram[2]:  7.762803  7.700535  9.155844  8.468469  7.513661  7.392473  8.931034  8.018576  9.253732  8.825623  8.551237  7.857143  9.365942  8.792517  8.209877  7.987988 
dram[3]:  8.089888  8.000000  9.038462  8.417911  7.333333  7.313830  8.604651  8.662208  9.051095  8.985507  8.215488  7.625000  9.538745  9.503676  8.286604  8.060606 
dram[4]:  8.067227  7.680000  8.812500  8.812500  7.250674  7.270270  8.651316  8.296530  9.084249  9.051095  8.840580  8.808664  8.531353  8.285256  8.406003  7.634146 
dram[5]:  8.103448  7.988668  9.056603  8.807340  7.231183  6.987013  8.218750  8.429487  8.350168  8.211921  8.000000  7.947883  9.904215  9.365942  8.148545  8.025641 
dram[6]:  8.197675  8.343195  8.727273  8.648648  7.309783  7.410468  8.375796  8.193147  9.465649  9.185185  8.472222  8.591549  8.686007  8.105096  7.896952  7.685028 
dram[7]:  8.417911  7.966102  9.442623  9.085174  7.472222  7.060368  8.538961  8.429487  8.316152  8.491228  8.294314  8.294314  9.603773  8.929825  7.761769  7.609790 
dram[8]:  8.150289  7.966102  9.000000  8.753799  7.935103  7.935103  8.092308  7.945619  9.307693  8.768116  8.025890  7.774295  8.947369  8.443708  8.036927  7.783977 
dram[9]:  8.228572  7.826087  9.290322  9.056603  8.029851  7.982196  8.067485  8.042813  8.642858  8.175675  8.131147  8.322147  9.375000  8.732877  8.007496  7.597440 
dram[10]:  8.022285  7.826087  8.571428  8.112676  8.102409  7.774567  8.483871  8.244514  8.996283  8.316152  8.175675  7.857143  9.252669  9.154929  7.971642  7.387275 
average row locality = 932498/112281 = 8.305038
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3781      3780      3840      3840      3660      3660      3530      3530      3360      3360      3300      3300      3500      3500      3681      3681 
dram[1]:      3780      3780      3780      3780      3710      3710      3530      3530      3360      3360      3300      3300      3500      3500      3681      3680 
dram[2]:      3840      3840      3780      3780      3710      3710      3520      3520      3360      3360      3300      3300      3500      3500      3620      3620 
dram[3]:      3840      3840      3780      3780      3710      3710      3520      3520      3360      3360      3320      3320      3500      3500      3620      3620 
dram[4]:      3840      3840      3780      3780      3650      3650      3560      3560      3360      3360      3320      3320      3500      3500      3621      3621 
dram[5]:      3780      3780      3840      3840      3650      3650      3560      3560      3360      3360      3320      3320      3500      3500      3621      3621 
dram[6]:      3780      3780      3840      3840      3650      3650      3560      3560      3360      3360      3320      3320      3460      3460      3681      3681 
dram[7]:      3780      3780      3840      3840      3650      3650      3560      3560      3300      3300      3360      3360      3460      3460      3681      3681 
dram[8]:      3780      3780      3840      3840      3650      3650      3560      3560      3300      3300      3360      3360      3470      3470      3681      3681 
dram[9]:      3840      3840      3840      3840      3650      3650      3560      3560      3300      3300      3360      3360      3470      3470      3631      3631 
dram[10]:      3840      3840      3840      3840      3650      3650      3560      3560      3300      3300      3300      3300      3520      3520      3631      3631 
total reads: 630098
bank skew: 3840/3300 = 1.16
chip skew: 57303/57260 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1920      1920      1740      1740      1660      1660      1600      1600      1540      1540      1670      1670      1760      1760 
dram[1]:      1860      1860      1860      1860      1790      1790      1660      1660      1600      1600      1540      1540      1670      1670      1760      1760 
dram[2]:      1920      1920      1860      1860      1790      1790      1660      1660      1600      1600      1540      1540      1670      1670      1700      1700 
dram[3]:      1920      1920      1860      1860      1790      1790      1660      1660      1600      1600      1560      1560      1670      1670      1700      1700 
dram[4]:      1920      1920      1860      1860      1730      1730      1700      1700      1600      1600      1560      1560      1670      1670      1700      1700 
dram[5]:      1860      1860      1920      1920      1730      1730      1700      1700      1600      1600      1560      1560      1670      1670      1700      1700 
dram[6]:      1860      1860      1920      1920      1730      1730      1700      1700      1600      1600      1560      1560      1630      1630      1760      1760 
dram[7]:      1860      1860      1920      1920      1730      1730      1700      1700      1540      1540      1600      1600      1630      1630      1760      1760 
dram[8]:      1860      1860      1920      1920      1730      1730      1700      1700      1540      1540      1600      1600      1630      1630      1760      1760 
dram[9]:      1920      1920      1920      1920      1730      1730      1700      1700      1540      1540      1600      1600      1630      1630      1710      1710 
dram[10]:      1920      1920      1920      1920      1730      1730      1700      1700      1540      1540      1540      1540      1680      1680      1710      1710 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       222       219       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       219       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       218       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       218       219       217       223       219       226       221
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       219       226       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       223
dram[8]:        225       224       222       218       222       219       223       220       220       217       219       217       224       219       225       221
dram[9]:        225       222       223       218       223       219       223       219       222       216       219       216       221       219       225       221
dram[10]:        225       223       222       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       370       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       553       652       618       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       421       555       456       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       490       382       447       433       521       554
dram[6]:        542       555       479       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       490       383       472       395       479       479       526       582
dram[8]:        523       543       469       417       492       442       494       434       478       368       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       410       494       509       565       428       551       451       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7fecb657f8d0 :  mf: uid=12854324, sid15:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5710208), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094804 n_act=9989 n_pre=9973 n_req=84803 n_rd=229211 n_write=110000 bw_util=0.4666
n_activity=1156414 dram_eff=0.5867
bk0: 15124a 1319322i bk1: 15120a 1315972i bk2: 15360a 1307703i bk3: 15360a 1314726i bk4: 14640a 1325438i bk5: 14640a 1329844i bk6: 14120a 1329613i bk7: 14119a 1332458i bk8: 13440a 1331223i bk9: 13440a 1336772i bk10: 13200a 1339668i bk11: 13200a 1338942i bk12: 14000a 1326387i bk13: 14000a 1333368i bk14: 14724a 1319155i bk15: 14724a 1325920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094483 n_act=10233 n_pre=10217 n_req=84761 n_rd=229124 n_write=109920 bw_util=0.4664
n_activity=1154674 dram_eff=0.5873
bk0: 15120a 1318544i bk1: 15120a 1317829i bk2: 15120a 1310700i bk3: 15120a 1316751i bk4: 14840a 1321814i bk5: 14840a 1323975i bk6: 14120a 1325601i bk7: 14120a 1331262i bk8: 13440a 1331723i bk9: 13440a 1335819i bk10: 13200a 1339523i bk11: 13200a 1339160i bk12: 14000a 1326906i bk13: 14000a 1333368i bk14: 14724a 1319471i bk15: 14720a 1324777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094617 n_act=10208 n_pre=10192 n_req=84740 n_rd=229040 n_write=109920 bw_util=0.4663
n_activity=1151032 dram_eff=0.589
bk0: 15360a 1314175i bk1: 15360a 1311374i bk2: 15120a 1306548i bk3: 15120a 1313073i bk4: 14840a 1321679i bk5: 14840a 1323152i bk6: 14080a 1328999i bk7: 14080a 1331131i bk8: 13440a 1330425i bk9: 13440a 1334426i bk10: 13200a 1340151i bk11: 13200a 1339317i bk12: 14000a 1326227i bk13: 14000a 1331291i bk14: 14480a 1321936i bk15: 14480a 1329017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094413 n_act=10150 n_pre=10134 n_req=84820 n_rd=229200 n_write=110080 bw_util=0.4667
n_activity=1155188 dram_eff=0.5874
bk0: 15360a 1315879i bk1: 15360a 1317071i bk2: 15120a 1310871i bk3: 15120a 1317986i bk4: 14840a 1322060i bk5: 14840a 1322950i bk6: 14080a 1326277i bk7: 14080a 1333684i bk8: 13440a 1331517i bk9: 13440a 1336241i bk10: 13280a 1337517i bk11: 13280a 1335974i bk12: 14000a 1324336i bk13: 14000a 1332174i bk14: 14480a 1322694i bk15: 14480a 1329825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x801eec80, atomic=0 1 entries : 0x7fecb6513960 :  mf: uid=12854322, sid15:w10, part=4, addr=0x801eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5710208), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094569 n_act=10228 n_pre=10212 n_req=84742 n_rd=229048 n_write=109920 bw_util=0.4663
n_activity=1155995 dram_eff=0.5865
bk0: 15360a 1313455i bk1: 15360a 1315291i bk2: 15120a 1309667i bk3: 15120a 1317736i bk4: 14600a 1324358i bk5: 14600a 1328251i bk6: 14240a 1330584i bk7: 14240a 1330943i bk8: 13440a 1328077i bk9: 13440a 1335175i bk10: 13280a 1338555i bk11: 13280a 1339115i bk12: 14000a 1326910i bk13: 14000a 1328869i bk14: 14484a 1321043i bk15: 14484a 1328844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094461 n_act=10282 n_pre=10266 n_req=84742 n_rd=229048 n_write=109920 bw_util=0.4663
n_activity=1157467 dram_eff=0.5857
bk0: 15120a 1317564i bk1: 15120a 1318895i bk2: 15360a 1308968i bk3: 15360a 1314846i bk4: 14600a 1323369i bk5: 14600a 1325851i bk6: 14240a 1326216i bk7: 14240a 1329036i bk8: 13440a 1331125i bk9: 13440a 1335407i bk10: 13280a 1339914i bk11: 13280a 1339466i bk12: 14000a 1327553i bk13: 14000a 1330904i bk14: 14484a 1322925i bk15: 14484a 1329124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7feccc952420 :  mf: uid=12854323, sid15:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5710206), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094223 n_act=10241 n_pre=10225 n_req=84822 n_rd=229208 n_write=110080 bw_util=0.4667
n_activity=1156987 dram_eff=0.5865
bk0: 15120a 1316638i bk1: 15120a 1317000i bk2: 15360a 1305071i bk3: 15360a 1316988i bk4: 14600a 1322891i bk5: 14600a 1328961i bk6: 14240a 1330145i bk7: 14240a 1330193i bk8: 13440a 1329925i bk9: 13440a 1338552i bk10: 13280a 1339668i bk11: 13280a 1340887i bk12: 13840a 1330354i bk13: 13840a 1332738i bk14: 14724a 1319706i bk15: 14724a 1323310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094609 n_act=10208 n_pre=10192 n_req=84742 n_rd=229048 n_write=109920 bw_util=0.4663
n_activity=1154316 dram_eff=0.5873
bk0: 15120a 1316895i bk1: 15120a 1316063i bk2: 15360a 1308280i bk3: 15360a 1315520i bk4: 14600a 1323381i bk5: 14600a 1325391i bk6: 14240a 1326335i bk7: 14240a 1328290i bk8: 13200a 1332751i bk9: 13200a 1340051i bk10: 13440a 1336638i bk11: 13440a 1335487i bk12: 13840a 1328766i bk13: 13840a 1332146i bk14: 14724a 1320498i bk15: 14724a 1326118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094457 n_act=10244 n_pre=10228 n_req=84762 n_rd=229128 n_write=109920 bw_util=0.4664
n_activity=1156840 dram_eff=0.5862
bk0: 15120a 1316774i bk1: 15120a 1318391i bk2: 15360a 1305118i bk3: 15360a 1314669i bk4: 14600a 1323374i bk5: 14600a 1329208i bk6: 14240a 1326672i bk7: 14240a 1328154i bk8: 13200a 1332856i bk9: 13200a 1340623i bk10: 13440a 1337077i bk11: 13440a 1337960i bk12: 13880a 1330338i bk13: 13880a 1333713i bk14: 14724a 1320925i bk15: 14724a 1323726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05213
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094389 n_act=10198 n_pre=10182 n_req=84802 n_rd=229208 n_write=110000 bw_util=0.4666
n_activity=1155848 dram_eff=0.5869
bk0: 15360a 1314432i bk1: 15360a 1313584i bk2: 15360a 1305281i bk3: 15360a 1313934i bk4: 14600a 1324206i bk5: 14600a 1330000i bk6: 14240a 1325546i bk7: 14240a 1329280i bk8: 13200a 1332478i bk9: 13200a 1337851i bk10: 13440a 1335755i bk11: 13440a 1338666i bk12: 13880a 1330610i bk13: 13880a 1334414i bk14: 14524a 1323249i bk15: 14524a 1328452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01643
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453977 n_nop=1094343 n_act=10301 n_pre=10285 n_req=84762 n_rd=229128 n_write=109920 bw_util=0.4664
n_activity=1154221 dram_eff=0.5875
bk0: 15360a 1313668i bk1: 15360a 1314877i bk2: 15360a 1303997i bk3: 15360a 1312271i bk4: 14600a 1324706i bk5: 14600a 1328294i bk6: 14240a 1327142i bk7: 14240a 1329474i bk8: 13200a 1333752i bk9: 13200a 1336823i bk10: 13200a 1337810i bk11: 13200a 1339221i bk12: 14080a 1329037i bk13: 14080a 1331319i bk14: 14524a 1322572i bk15: 14524a 1324902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05584

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42346, Miss = 28652, Miss_rate = 0.677, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[1]: Access = 42328, Miss = 28651, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[2]: Access = 42308, Miss = 28641, Miss_rate = 0.677, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[3]: Access = 42260, Miss = 28640, Miss_rate = 0.678, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[4]: Access = 42240, Miss = 28630, Miss_rate = 0.678, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[5]: Access = 42260, Miss = 28630, Miss_rate = 0.677, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[6]: Access = 42320, Miss = 28650, Miss_rate = 0.677, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 42320, Miss = 28650, Miss_rate = 0.677, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[8]: Access = 42298, Miss = 28631, Miss_rate = 0.677, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[9]: Access = 42278, Miss = 28631, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[10]: Access = 42278, Miss = 28631, Miss_rate = 0.677, Pending_hits = 104, Reservation_fails = 1
L2_cache_bank[11]: Access = 42298, Miss = 28631, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[12]: Access = 42348, Miss = 28651, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[13]: Access = 42348, Miss = 28651, Miss_rate = 0.677, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 42288, Miss = 28631, Miss_rate = 0.677, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[15]: Access = 42268, Miss = 28631, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 42288, Miss = 28641, Miss_rate = 0.677, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[17]: Access = 42308, Miss = 28641, Miss_rate = 0.677, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 42328, Miss = 28651, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[19]: Access = 42318, Miss = 28651, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[20]: Access = 42278, Miss = 28641, Miss_rate = 0.677, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[21]: Access = 42278, Miss = 28641, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 630098
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2612
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51864
	minimum = 6
	maximum = 44
Network latency average = 8.39957
	minimum = 6
	maximum = 44
Slowest packet = 1770224
Flit latency average = 6.84882
	minimum = 6
	maximum = 40
Slowest flit = 4985264
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237072
	minimum = 0.0187602 (at node 0)
	maximum = 0.0281403 (at node 15)
Accepted packet rate average = 0.0237072
	minimum = 0.0187602 (at node 0)
	maximum = 0.0281403 (at node 15)
Injected flit rate average = 0.0653405
	minimum = 0.04323 (at node 0)
	maximum = 0.086613 (at node 34)
Accepted flit rate average= 0.0653405
	minimum = 0.060155 (at node 0)
	maximum = 0.0902325 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5362 (20 samples)
	minimum = 6 (20 samples)
	maximum = 46.6 (20 samples)
Network latency average = 8.41133 (20 samples)
	minimum = 6 (20 samples)
	maximum = 43.05 (20 samples)
Flit latency average = 6.86895 (20 samples)
	minimum = 6 (20 samples)
	maximum = 39.85 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0237762 (20 samples)
	minimum = 0.0188161 (20 samples)
	maximum = 0.0282188 (20 samples)
Accepted packet rate average = 0.0237762 (20 samples)
	minimum = 0.0188161 (20 samples)
	maximum = 0.0282188 (20 samples)
Injected flit rate average = 0.0655331 (20 samples)
	minimum = 0.0433449 (20 samples)
	maximum = 0.0869498 (20 samples)
Accepted flit rate average = 0.0655331 (20 samples)
	minimum = 0.0603519 (20 samples)
	maximum = 0.090502 (20 samples)
Injected packet size average = 2.75624 (20 samples)
Accepted packet size average = 2.75624 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 58 sec (1798 sec)
gpgpu_simulation_rate = 320899 (inst/sec)
gpgpu_simulation_rate = 3175 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38800
gpu_sim_insn = 28848876
gpu_ipc =     743.5277
gpu_tot_sim_cycle = 5971159
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     101.4588
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11294
partiton_reqs_in_parallel = 853600
partiton_reqs_in_parallel_total    = 17227034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0280
partiton_reqs_in_parallel_util = 853600
partiton_reqs_in_parallel_util_total    = 17227034
gpu_sim_cycle_parition_util = 38800
gpu_tot_sim_cycle_parition_util    = 783047
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.6040 GB/Sec
L2_BW_total  =      15.5099 GB/Sec
gpu_total_sim_rate=321393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12159556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101378, 97424, 97589, 101139, 101389, 97460, 97600, 101146, 29027, 27840, 27938, 18064, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 2555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1111
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:635960	W0_Idle:524685	W0_Scoreboard:23749385	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 5971158 
mrq_lat_table:442323 	70620 	49279 	104606 	129549 	100795 	57238 	23671 	1041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	658158 	318152 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	934913 	41917 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	556454 	101103 	1535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1593 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
       32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5232      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5223      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5443      5543      5464 
dram[4]:      5428      5432      5358      5355      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5495      5602      5647 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5491      5598      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5461      5493      5591      5652 
average row accesses per activate:
dram[0]:  8.004054  7.751309  9.850163  9.661342  8.546828  8.444777  8.877651  8.437209  9.297683  9.166960  8.889668  8.559865  9.494755  9.299658  8.290883  8.103253 
dram[1]:  8.460000  8.046196  9.000000  8.294118  7.871585  7.914835  8.906711  8.935961  9.264653  8.825719  8.147673  7.679274  9.698215  9.663701  8.437407  8.182858 
dram[2]:  8.000000  7.937008  9.429936  8.734513  7.744624  7.621693  9.191201  8.267884  9.535649  9.102967  8.797227  8.095694  9.629433  9.051666  8.487879  8.262537 
dram[3]:  8.353591  8.262295  9.311320  8.683285  7.541885  7.522193  8.861338  8.919540  9.330948  9.264653  8.459504  7.837672  9.803249  9.767985  8.539634  8.311573 
dram[4]:  8.307693  7.916230  9.082822  9.082822  7.455027  7.474801  8.911147  8.551938  9.364452  9.330948  9.090586  9.058407  8.788026  8.539309  8.686822  7.902680 
dram[5]:  8.340845  8.225000  9.333333  9.081081  7.435356  7.188776  8.473118  8.686614  8.621488  8.481300  8.213483  8.161084 10.170412  9.629433  8.425564  8.276218 
dram[6]:  8.435898  8.582608  9.000000  8.920354  7.514667  7.616216  8.632237  8.447167  9.749533  9.466425  8.717206  8.837651  8.941471  8.354688  8.172610  7.956944 
dram[7]:  8.657895  8.202216  9.723473  9.362229  7.678474  7.262887  8.797448  8.686614  8.583474  8.760757  8.540230  8.512275  9.865314  9.187285  8.035063  7.880330 
dram[8]:  8.388102  8.202216  9.276073  9.026866  8.168116  8.168116  8.344932  8.196136  9.585688  9.040853  8.268681  8.013867  9.206185  8.698052  8.314949  8.057665 
dram[9]:  8.470589  8.064000  9.569620  9.333333  8.263929  8.191860  8.319758  8.294737  8.914186  8.441128  8.348314  8.540230  9.636691  8.989933  8.281296  7.864336 
dram[10]:  8.284931  8.085562  8.842105  8.376731  8.337278  8.005682  8.741680  8.499229  9.271402  8.583474  8.416252  8.068362  9.519164  9.420690  8.244868  7.650340 
average row locality = 979122/114413 = 8.557786
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3970      3969      4032      4032      3837      3837      3704      3704      3536      3536      3459      3459      3674      3674      3873      3873 
dram[1]:      3969      3969      3969      3969      3889      3889      3704      3704      3536      3536      3459      3459      3674      3674      3873      3872 
dram[2]:      4032      4032      3969      3969      3889      3889      3694      3694      3536      3536      3459      3459      3674      3674      3809      3809 
dram[3]:      4032      4032      3969      3969      3889      3889      3694      3694      3536      3536      3480      3480      3674      3674      3809      3809 
dram[4]:      4032      4032      3969      3969      3826      3826      3736      3736      3536      3536      3480      3480      3674      3674      3810      3810 
dram[5]:      3969      3969      4032      4032      3826      3826      3736      3736      3536      3536      3479      3479      3674      3674      3810      3810 
dram[6]:      3969      3969      4032      4032      3826      3826      3736      3736      3536      3536      3479      3479      3632      3632      3873      3873 
dram[7]:      3969      3969      4032      4032      3826      3826      3736      3736      3473      3473      3521      3521      3632      3632      3873      3873 
dram[8]:      3969      3969      4032      4032      3826      3826      3736      3736      3473      3473      3521      3521      3643      3643      3873      3873 
dram[9]:      4032      4032      4032      4032      3826      3826      3736      3736      3473      3473      3521      3521      3643      3643      3820      3820 
dram[10]:      4032      4032      4032      4032      3826      3826      3736      3736      3473      3473      3458      3458      3696      3696      3820      3820 
total reads: 661602
bank skew: 4032/3458 = 1.17
chip skew: 60169/60124 = 1.00
number of total write accesses:
dram[0]:      1953      1953      2016      2016      1821      1821      1738      1738      1680      1680      1617      1617      1757      1757      1856      1856 
dram[1]:      1953      1953      1953      1953      1873      1873      1738      1738      1680      1680      1617      1617      1757      1757      1856      1856 
dram[2]:      2016      2016      1953      1953      1873      1873      1738      1738      1680      1680      1617      1617      1757      1757      1793      1793 
dram[3]:      2016      2016      1953      1953      1873      1873      1738      1738      1680      1680      1638      1638      1757      1757      1793      1793 
dram[4]:      2016      2016      1953      1953      1810      1810      1780      1780      1680      1680      1638      1638      1757      1757      1793      1793 
dram[5]:      1953      1953      2016      2016      1810      1810      1780      1780      1680      1680      1638      1638      1757      1757      1793      1793 
dram[6]:      1953      1953      2016      2016      1810      1810      1780      1780      1680      1680      1638      1638      1715      1715      1856      1856 
dram[7]:      1953      1953      2016      2016      1810      1810      1780      1780      1617      1617      1680      1680      1715      1715      1856      1856 
dram[8]:      1953      1953      2016      2016      1810      1810      1780      1780      1617      1617      1680      1680      1715      1715      1856      1856 
dram[9]:      2016      2016      2016      2016      1810      1810      1780      1780      1617      1617      1680      1680      1715      1715      1803      1803 
dram[10]:      2016      2016      2016      2016      1810      1810      1780      1780      1617      1617      1617      1617      1768      1768      1803      1803 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        226       220       221       218       223       220       224       219       221       217       220       218       223       218       226       221
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       224       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       218       218       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       221
dram[4]:        225       222       221       218       222       218       222       219       223       217       219       217       222       219       226       220
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       216       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       223       222       218       223       219       224       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       216       221       218       225       221
dram[10]:        225       223       222       218       222       219       223       219       221       218       221       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       476       432       518       464       518       417       480       370       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       553       652       618       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       513       614       420       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       422       555       456       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       490       401       447       433       521       554
dram[6]:        542       555       479       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       490       383       472       395       479       479       526       582
dram[8]:        523       543       469       417       492       442       494       434       478       368       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       410       494       509       565       428       551       451       517       522       652       441       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecb6c47a00 :  mf: uid=13496967, sid25:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5971155), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149492 n_act=10183 n_pre=10167 n_req=89045 n_rd=240676 n_write=115504 bw_util=0.4668
n_activity=1212293 dram_eff=0.5876
bk0: 15880a 1384555i bk1: 15876a 1381593i bk2: 16128a 1372735i bk3: 16128a 1380121i bk4: 15348a 1391402i bk5: 15348a 1396257i bk6: 14816a 1395993i bk7: 14816a 1398977i bk8: 14144a 1397278i bk9: 14144a 1403452i bk10: 13836a 1406381i bk11: 13836a 1405772i bk12: 14696a 1392242i bk13: 14696a 1399642i bk14: 15492a 1384302i bk15: 15492a 1391516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149188 n_act=10427 n_pre=10411 n_req=88999 n_rd=240580 n_write=115416 bw_util=0.4666
n_activity=1211210 dram_eff=0.5878
bk0: 15876a 1384118i bk1: 15876a 1383645i bk2: 15876a 1376063i bk3: 15876a 1382648i bk4: 15556a 1388006i bk5: 15556a 1390060i bk6: 14816a 1391812i bk7: 14816a 1397918i bk8: 14144a 1398171i bk9: 14144a 1402387i bk10: 13836a 1405946i bk11: 13836a 1406044i bk12: 14696a 1392913i bk13: 14696a 1399814i bk14: 15492a 1384831i bk15: 15488a 1390520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149330 n_act=10398 n_pre=10382 n_req=88978 n_rd=240496 n_write=115416 bw_util=0.4665
n_activity=1207153 dram_eff=0.5897
bk0: 16128a 1379427i bk1: 16128a 1376892i bk2: 15876a 1371874i bk3: 15876a 1378842i bk4: 15556a 1387777i bk5: 15556a 1389555i bk6: 14776a 1395241i bk7: 14776a 1397581i bk8: 14144a 1396294i bk9: 14144a 1401297i bk10: 13836a 1407124i bk11: 13836a 1406145i bk12: 14696a 1391869i bk13: 14696a 1397577i bk14: 15236a 1387316i bk15: 15236a 1394922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149098 n_act=10346 n_pre=10330 n_req=89062 n_rd=240664 n_write=115584 bw_util=0.4669
n_activity=1211029 dram_eff=0.5883
bk0: 16128a 1381288i bk1: 16128a 1383043i bk2: 15876a 1375955i bk3: 15876a 1383582i bk4: 15556a 1388339i bk5: 15556a 1388899i bk6: 14776a 1392503i bk7: 14776a 1400104i bk8: 14144a 1397472i bk9: 14144a 1402961i bk10: 13920a 1403848i bk11: 13920a 1402547i bk12: 14696a 1390191i bk13: 14696a 1398540i bk14: 15236a 1388028i bk15: 15236a 1395927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149274 n_act=10422 n_pre=10406 n_req=88980 n_rd=240504 n_write=115416 bw_util=0.4665
n_activity=1212274 dram_eff=0.5872
bk0: 16128a 1378856i bk1: 16128a 1381009i bk2: 15876a 1375108i bk3: 15876a 1383674i bk4: 15304a 1390763i bk5: 15304a 1394981i bk6: 14944a 1396982i bk7: 14944a 1397299i bk8: 14144a 1393768i bk9: 14144a 1401668i bk10: 13920a 1405170i bk11: 13920a 1405999i bk12: 14696a 1392956i bk13: 14696a 1394659i bk14: 15240a 1386187i bk15: 15240a 1394809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecb6e01950 :  mf: uid=13496968, sid25:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5971158), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149163 n_act=10482 n_pre=10466 n_req=88978 n_rd=240495 n_write=115416 bw_util=0.4665
n_activity=1213352 dram_eff=0.5867
bk0: 15876a 1383055i bk1: 15876a 1384513i bk2: 16128a 1373926i bk3: 16128a 1380104i bk4: 15304a 1389421i bk5: 15303a 1392551i bk6: 14944a 1392461i bk7: 14944a 1395060i bk8: 14144a 1397057i bk9: 14144a 1401920i bk10: 13916a 1406520i bk11: 13916a 1405976i bk12: 14696a 1393152i bk13: 14696a 1397415i bk14: 15240a 1388526i bk15: 15240a 1394894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1148920 n_act=10435 n_pre=10419 n_req=89062 n_rd=240664 n_write=115584 bw_util=0.4669
n_activity=1213147 dram_eff=0.5873
bk0: 15876a 1382660i bk1: 15876a 1382527i bk2: 16128a 1370038i bk3: 16128a 1382341i bk4: 15304a 1389484i bk5: 15304a 1395395i bk6: 14944a 1396624i bk7: 14944a 1396556i bk8: 14144a 1395857i bk9: 14144a 1405029i bk10: 13916a 1406339i bk11: 13916a 1407709i bk12: 14528a 1396581i bk13: 14528a 1399080i bk14: 15492a 1384832i bk15: 15492a 1388831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05204
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149318 n_act=10404 n_pre=10388 n_req=88978 n_rd=240496 n_write=115416 bw_util=0.4665
n_activity=1210074 dram_eff=0.5882
bk0: 15876a 1382263i bk1: 15876a 1381861i bk2: 16128a 1373420i bk3: 16128a 1381117i bk4: 15304a 1389651i bk5: 15304a 1391964i bk6: 14944a 1392547i bk7: 14944a 1394765i bk8: 13892a 1398904i bk9: 13892a 1406513i bk10: 14084a 1403151i bk11: 14084a 1401911i bk12: 14528a 1394676i bk13: 14528a 1398522i bk14: 15492a 1386104i bk15: 15492a 1392141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03825
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149170 n_act=10434 n_pre=10418 n_req=89000 n_rd=240584 n_write=115416 bw_util=0.4666
n_activity=1212908 dram_eff=0.587
bk0: 15876a 1382386i bk1: 15876a 1384086i bk2: 16128a 1370012i bk3: 16128a 1380495i bk4: 15304a 1389859i bk5: 15304a 1395590i bk6: 14944a 1393186i bk7: 14944a 1394565i bk8: 13892a 1399170i bk9: 13892a 1407069i bk10: 14084a 1403673i bk11: 14084a 1404721i bk12: 14572a 1396087i bk13: 14572a 1399975i bk14: 15492a 1386224i bk15: 15492a 1389491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149090 n_act=10394 n_pre=10378 n_req=89040 n_rd=240664 n_write=115496 bw_util=0.4668
n_activity=1211927 dram_eff=0.5878
bk0: 16128a 1379998i bk1: 16128a 1379067i bk2: 16128a 1370319i bk3: 16128a 1379592i bk4: 15304a 1390611i bk5: 15304a 1396748i bk6: 14944a 1391473i bk7: 14944a 1395746i bk8: 13892a 1398672i bk9: 13892a 1404454i bk10: 14084a 1402596i bk11: 14084a 1405300i bk12: 14572a 1396461i bk13: 14572a 1400659i bk14: 15280a 1388662i bk15: 15280a 1394089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526022 n_nop=1149060 n_act=10489 n_pre=10473 n_req=89000 n_rd=240584 n_write=115416 bw_util=0.4666
n_activity=1210242 dram_eff=0.5883
bk0: 16128a 1379126i bk1: 16128a 1380332i bk2: 16128a 1369184i bk3: 16128a 1377710i bk4: 15304a 1391297i bk5: 15304a 1394536i bk6: 14944a 1393388i bk7: 14944a 1395921i bk8: 13892a 1400107i bk9: 13892a 1403046i bk10: 13832a 1404316i bk11: 13832a 1406094i bk12: 14784a 1394720i bk13: 14784a 1397254i bk14: 15280a 1387810i bk15: 15280a 1390660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44460, Miss = 30085, Miss_rate = 0.677, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[1]: Access = 44443, Miss = 30084, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[2]: Access = 44422, Miss = 30073, Miss_rate = 0.677, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[3]: Access = 44373, Miss = 30072, Miss_rate = 0.678, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[4]: Access = 44352, Miss = 30062, Miss_rate = 0.678, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[5]: Access = 44373, Miss = 30062, Miss_rate = 0.677, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[6]: Access = 44436, Miss = 30083, Miss_rate = 0.677, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[7]: Access = 44436, Miss = 30083, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[8]: Access = 44412, Miss = 30063, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[9]: Access = 44391, Miss = 30063, Miss_rate = 0.677, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[10]: Access = 44390, Miss = 30062, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 1
L2_cache_bank[11]: Access = 44411, Miss = 30062, Miss_rate = 0.677, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[12]: Access = 44464, Miss = 30083, Miss_rate = 0.677, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[13]: Access = 44464, Miss = 30083, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 44401, Miss = 30062, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[15]: Access = 44380, Miss = 30062, Miss_rate = 0.677, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 44401, Miss = 30073, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[17]: Access = 44422, Miss = 30073, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 44443, Miss = 30083, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[19]: Access = 44433, Miss = 30083, Miss_rate = 0.677, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[20]: Access = 44391, Miss = 30073, Miss_rate = 0.677, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[21]: Access = 44390, Miss = 30073, Miss_rate = 0.677, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 661602
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2686
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 344064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57524
	minimum = 6
	maximum = 48
Network latency average = 8.44819
	minimum = 6
	maximum = 42
Slowest packet = 1863131
Flit latency average = 6.92238
	minimum = 6
	maximum = 38
Slowest flit = 5135567
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239718
	minimum = 0.0189696 (at node 1)
	maximum = 0.0284543 (at node 23)
Accepted packet rate average = 0.0239718
	minimum = 0.0189696 (at node 1)
	maximum = 0.0284543 (at node 23)
Injected flit rate average = 0.0660697
	minimum = 0.0437125 (at node 1)
	maximum = 0.0875796 (at node 34)
Accepted flit rate average= 0.0660697
	minimum = 0.0608263 (at node 1)
	maximum = 0.0912395 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53806 (21 samples)
	minimum = 6 (21 samples)
	maximum = 46.6667 (21 samples)
Network latency average = 8.41309 (21 samples)
	minimum = 6 (21 samples)
	maximum = 43 (21 samples)
Flit latency average = 6.87149 (21 samples)
	minimum = 6 (21 samples)
	maximum = 39.7619 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0237856 (21 samples)
	minimum = 0.0188234 (21 samples)
	maximum = 0.02823 (21 samples)
Accepted packet rate average = 0.0237856 (21 samples)
	minimum = 0.0188234 (21 samples)
	maximum = 0.02823 (21 samples)
Injected flit rate average = 0.0655587 (21 samples)
	minimum = 0.0433624 (21 samples)
	maximum = 0.0869798 (21 samples)
Accepted flit rate average = 0.0655587 (21 samples)
	minimum = 0.0603745 (21 samples)
	maximum = 0.0905371 (21 samples)
Injected packet size average = 2.75624 (21 samples)
Accepted packet size average = 2.75624 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 25 sec (1885 sec)
gpgpu_simulation_rate = 321393 (inst/sec)
gpgpu_simulation_rate = 3167 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39177
gpu_sim_insn = 28848876
gpu_ipc =     736.3727
gpu_tot_sim_cycle = 6232486
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     101.8334
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 11469
partiton_reqs_in_parallel = 861894
partiton_reqs_in_parallel_total    = 18080634
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0393
partiton_reqs_in_parallel_util = 861894
partiton_reqs_in_parallel_util_total    = 18080634
gpu_sim_cycle_parition_util = 39177
gpu_tot_sim_cycle_parition_util    = 821847
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.5108 GB/Sec
L2_BW_total  =      15.5668 GB/Sec
gpu_total_sim_rate=321680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12738784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106205, 102067, 102236, 105958, 106216, 102106, 102247, 105953, 29027, 27840, 27938, 18064, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 2583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1139
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:666308	W0_Idle:539964	W0_Scoreboard:24886416	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 6232485 
mrq_lat_table:462545 	73420 	51441 	110253 	136574 	105898 	60019 	24534 	1062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687614 	335188 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	979488 	43846 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	583349 	105550 	1577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1670 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5443      5543      5464 
dram[4]:      5428      5432      5390      5382      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.736908  7.547445  9.629179  9.400594  8.272981  8.250000  8.559220  8.167382  9.078203  8.929624  8.800000  8.464229  9.307693  9.012678  8.022788  7.752591 
dram[1]:  8.163157  7.697270  8.762712  8.078125  7.756410  7.796392  8.742726  8.742726  8.958949  8.511701  7.887407  7.488045  9.494157  9.431177  8.109756  7.904888 
dram[2]:  7.861042  7.822222  9.204748  8.475410  7.487624  7.432433  8.917058  8.059406  9.231811  8.900490  8.600969  7.887407  9.400000  8.735791  8.230661  8.027435 
dram[3]:  8.000000  7.841584  9.043732  8.429348  7.450739  7.396088  8.699237  8.672755  8.988468  8.958949  8.322480  7.746032  9.688246  9.557983  8.277227  8.027435 
dram[4]:  8.123077  7.726829  8.812500  8.837606  7.288177  7.324257  8.674663  8.349206  8.988468  8.988468  8.700162  8.672051  8.551880  8.230102  8.385386  7.701316 
dram[5]:  8.078125  8.036269  9.129683  8.923944  7.306173  7.078948  8.253923  8.471450  8.329771  8.155456  8.072181  7.976226  9.959720  9.400000  8.174581  8.061983 
dram[6]:  8.250000  8.383783  8.679452  8.585366  7.342432  7.434673  8.422125  8.253923  9.390706  9.200675  8.453544  8.534182  8.707621  8.173722  7.916667  7.722580 
dram[7]:  8.383783  8.015504  9.513514  9.103448  7.453401  7.062053  8.521355  8.446715  8.305772  8.491228  8.511701  8.380953  9.538330  8.901431  7.833770  7.614504 
dram[8]:  8.206349  7.994845  8.974504  8.775623  7.932976  8.040761  8.207092  8.047288  9.259130  8.800000  7.988287  7.761024  8.947369  8.487141  8.001337  7.752591 
dram[9]:  8.293194  7.880597  9.400594  9.051429  7.932976  7.911765  8.047288  8.047288  8.628849  8.153139  8.179910  8.355284  9.396985  8.697675  8.004087  7.551414 
dram[10]:  8.020253  7.822222  8.516129  8.123077  8.129121  7.786842  8.521355  8.253923  9.039049  8.305772  8.203390  7.887407  9.392447  9.331159  7.949933  7.399244 
average row locality = 1025746/123231 = 8.323766
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4159      4158      4224      4224      4026      4026      3883      3883      3696      3696      3630      3630      3850      3850      4049      4049 
dram[1]:      4158      4158      4158      4158      4081      4081      3883      3883      3696      3696      3630      3630      3850      3850      4049      4048 
dram[2]:      4224      4224      4158      4158      4081      4081      3872      3872      3696      3696      3630      3630      3850      3850      3982      3982 
dram[3]:      4224      4224      4158      4158      4081      4081      3872      3872      3696      3696      3652      3652      3850      3850      3982      3982 
dram[4]:      4224      4224      4158      4158      4015      4015      3916      3916      3696      3696      3652      3652      3850      3850      3983      3983 
dram[5]:      4158      4158      4224      4224      4015      4015      3916      3916      3696      3696      3652      3652      3850      3850      3983      3983 
dram[6]:      4158      4158      4224      4224      4015      4015      3916      3916      3696      3696      3652      3652      3806      3806      4049      4049 
dram[7]:      4158      4158      4224      4224      4015      4015      3916      3916      3630      3630      3696      3696      3806      3806      4049      4049 
dram[8]:      4158      4158      4224      4224      4015      4015      3916      3916      3630      3630      3696      3696      3817      3817      4049      4049 
dram[9]:      4224      4224      4224      4224      4015      4015      3916      3916      3630      3630      3696      3696      3817      3817      3994      3994 
dram[10]:      4224      4224      4224      4224      4015      4015      3916      3916      3630      3630      3630      3630      3872      3872      3994      3994 
total reads: 693106
bank skew: 4224/3630 = 1.16
chip skew: 63033/62986 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2112      2112      1914      1914      1826      1826      1760      1760      1694      1694      1837      1837      1936      1936 
dram[1]:      2046      2046      2046      2046      1969      1969      1826      1826      1760      1760      1694      1694      1837      1837      1936      1936 
dram[2]:      2112      2112      2046      2046      1969      1969      1826      1826      1760      1760      1694      1694      1837      1837      1870      1870 
dram[3]:      2112      2112      2046      2046      1969      1969      1826      1826      1760      1760      1716      1716      1837      1837      1870      1870 
dram[4]:      2112      2112      2046      2046      1903      1903      1870      1870      1760      1760      1716      1716      1837      1837      1870      1870 
dram[5]:      2046      2046      2112      2112      1903      1903      1870      1870      1760      1760      1716      1716      1837      1837      1870      1870 
dram[6]:      2046      2046      2112      2112      1903      1903      1870      1870      1760      1760      1716      1716      1793      1793      1936      1936 
dram[7]:      2046      2046      2112      2112      1903      1903      1870      1870      1694      1694      1760      1760      1793      1793      1936      1936 
dram[8]:      2046      2046      2112      2112      1903      1903      1870      1870      1694      1694      1760      1760      1793      1793      1936      1936 
dram[9]:      2112      2112      2112      2112      1903      1903      1870      1870      1694      1694      1760      1760      1793      1793      1881      1881 
dram[10]:      2112      2112      2112      2112      1903      1903      1870      1870      1694      1694      1694      1694      1848      1848      1881      1881 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        226       220       222       218       223       219       224       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       219       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       219       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       218       223       218       220       217       223       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       216       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       223
dram[8]:        225       223       223       218       222       219       223       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       223       219       222       216       219       217       221       219       225       221
dram[10]:        225       223       222       218       222       219       222       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       464       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       553       652       618       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       432       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       431       555       532       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       490       401       447       433       521       554
dram[6]:        542       555       514       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       490       383       472       395       479       479       526       582
dram[8]:        523       543       494       417       492       442       494       434       478       368       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       517       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7fecbee38440 :  mf: uid=14139611, sid03:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6232481), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203717 n_act=10967 n_pre=10951 n_req=93283 n_rd=252132 n_write=121000 bw_util=0.4668
n_activity=1272325 dram_eff=0.5865
bk0: 16636a 1449579i bk1: 16632a 1447284i bk2: 16896a 1437974i bk3: 16896a 1445856i bk4: 16104a 1456986i bk5: 16104a 1462617i bk6: 15532a 1461998i bk7: 15532a 1465497i bk8: 14784a 1464052i bk9: 14784a 1470303i bk10: 14520a 1473438i bk11: 14520a 1472864i bk12: 15400a 1458853i bk13: 15400a 1466507i bk14: 16196a 1450554i bk15: 16196a 1457653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0427
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203361 n_act=11237 n_pre=11221 n_req=93237 n_rd=252036 n_write=120912 bw_util=0.4665
n_activity=1270106 dram_eff=0.5873
bk0: 16632a 1449562i bk1: 16632a 1449050i bk2: 16632a 1441697i bk3: 16632a 1448170i bk4: 16324a 1453556i bk5: 16324a 1455914i bk6: 15532a 1457608i bk7: 15532a 1464138i bk8: 14784a 1464437i bk9: 14784a 1469105i bk10: 14520a 1472683i bk11: 14520a 1472490i bk12: 15400a 1459598i bk13: 15400a 1466553i bk14: 16196a 1450625i bk15: 16192a 1456599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x801eea80, atomic=0 1 entries : 0x7fecb73f04b0 :  mf: uid=14139610, sid03:w09, part=2, addr=0x801eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6232485), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203559 n_act=11184 n_pre=11168 n_req=93214 n_rd=251944 n_write=120912 bw_util=0.4664
n_activity=1266537 dram_eff=0.5888
bk0: 16896a 1444676i bk1: 16896a 1442244i bk2: 16632a 1436743i bk3: 16632a 1444437i bk4: 16324a 1452895i bk5: 16324a 1455095i bk6: 15488a 1461314i bk7: 15488a 1463723i bk8: 14784a 1462368i bk9: 14784a 1467955i bk10: 14520a 1474100i bk11: 14520a 1472947i bk12: 15400a 1458120i bk13: 15400a 1463708i bk14: 15928a 1453315i bk15: 15928a 1461245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203303 n_act=11136 n_pre=11120 n_req=93302 n_rd=252120 n_write=121088 bw_util=0.4669
n_activity=1270075 dram_eff=0.5877
bk0: 16896a 1446253i bk1: 16896a 1448220i bk2: 16632a 1441038i bk3: 16632a 1449232i bk4: 16324a 1453894i bk5: 16324a 1454587i bk6: 15488a 1458430i bk7: 15488a 1466420i bk8: 14784a 1463782i bk9: 14784a 1469697i bk10: 14608a 1470543i bk11: 14608a 1469547i bk12: 15400a 1456466i bk13: 15400a 1465297i bk14: 15928a 1454344i bk15: 15928a 1462315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x801eec80, atomic=0 1 entries : 0x7fecb721c280 :  mf: uid=14139612, sid03:w10, part=4, addr=0x801eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6232485), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203420 n_act=11250 n_pre=11234 n_req=93216 n_rd=251951 n_write=120912 bw_util=0.4664
n_activity=1271806 dram_eff=0.5864
bk0: 16896a 1444145i bk1: 16896a 1446219i bk2: 16632a 1440143i bk3: 16632a 1449480i bk4: 16060a 1456337i bk5: 16060a 1460661i bk6: 15664a 1462829i bk7: 15663a 1463473i bk8: 14784a 1459575i bk9: 14784a 1468132i bk10: 14608a 1471453i bk11: 14608a 1472680i bk12: 15400a 1459091i bk13: 15400a 1460912i bk14: 15932a 1452408i bk15: 15932a 1461266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203411 n_act=11254 n_pre=11238 n_req=93216 n_rd=251952 n_write=120912 bw_util=0.4664
n_activity=1272411 dram_eff=0.5861
bk0: 16632a 1448383i bk1: 16632a 1450210i bk2: 16896a 1439294i bk3: 16896a 1445178i bk4: 16060a 1454803i bk5: 16060a 1458347i bk6: 15664a 1458402i bk7: 15664a 1461411i bk8: 14784a 1463566i bk9: 14784a 1468565i bk10: 14608a 1473429i bk11: 14608a 1472925i bk12: 15400a 1459869i bk13: 15400a 1464095i bk14: 15932a 1454647i bk15: 15932a 1461482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05822
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203073 n_act=11247 n_pre=11231 n_req=93304 n_rd=252128 n_write=121088 bw_util=0.4669
n_activity=1272704 dram_eff=0.5865
bk0: 16632a 1448468i bk1: 16632a 1448381i bk2: 16896a 1434852i bk3: 16896a 1447668i bk4: 16060a 1454971i bk5: 16060a 1461324i bk6: 15664a 1462541i bk7: 15664a 1462682i bk8: 14784a 1461845i bk9: 14784a 1471976i bk10: 14608a 1472824i bk11: 14608a 1474673i bk12: 15224a 1463055i bk13: 15224a 1465675i bk14: 16196a 1450407i bk15: 16196a 1455343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.04943
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203523 n_act=11198 n_pre=11182 n_req=93216 n_rd=251952 n_write=120912 bw_util=0.4664
n_activity=1269798 dram_eff=0.5873
bk0: 16632a 1447824i bk1: 16632a 1447518i bk2: 16896a 1438958i bk3: 16896a 1446715i bk4: 16060a 1454868i bk5: 16060a 1457948i bk6: 15664a 1458609i bk7: 15664a 1461151i bk8: 14520a 1465682i bk9: 14520a 1473517i bk10: 14784a 1469695i bk11: 14784a 1468450i bk12: 15224a 1461097i bk13: 15224a 1465230i bk14: 16196a 1452490i bk15: 16196a 1458245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03412
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203351 n_act=11240 n_pre=11224 n_req=93238 n_rd=252040 n_write=120912 bw_util=0.4665
n_activity=1272648 dram_eff=0.5861
bk0: 16632a 1447959i bk1: 16632a 1449737i bk2: 16896a 1434904i bk3: 16896a 1446015i bk4: 16060a 1455513i bk5: 16060a 1461702i bk6: 15664a 1459037i bk7: 15664a 1460982i bk8: 14520a 1465462i bk9: 14520a 1474281i bk10: 14784a 1470725i bk11: 14784a 1471252i bk12: 15268a 1462425i bk13: 15268a 1466517i bk14: 16196a 1451874i bk15: 16196a 1455836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04661
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203219 n_act=11218 n_pre=11202 n_req=93282 n_rd=252128 n_write=121000 bw_util=0.4668
n_activity=1271481 dram_eff=0.5869
bk0: 16896a 1445053i bk1: 16896a 1444348i bk2: 16896a 1435657i bk3: 16896a 1444893i bk4: 16060a 1455927i bk5: 16060a 1462658i bk6: 15664a 1457313i bk7: 15664a 1461959i bk8: 14520a 1465378i bk9: 14520a 1471022i bk10: 14784a 1468963i bk11: 14784a 1471822i bk12: 15268a 1462983i bk13: 15268a 1467548i bk14: 15976a 1455001i bk15: 15976a 1460262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598767 n_nop=1203229 n_act=11301 n_pre=11285 n_req=93238 n_rd=252040 n_write=120912 bw_util=0.4665
n_activity=1269661 dram_eff=0.5875
bk0: 16896a 1444313i bk1: 16896a 1445847i bk2: 16896a 1434024i bk3: 16896a 1442777i bk4: 16060a 1456848i bk5: 16060a 1460202i bk6: 15664a 1459274i bk7: 15664a 1462024i bk8: 14520a 1466433i bk9: 14520a 1470102i bk10: 14520a 1471440i bk11: 14520a 1472778i bk12: 15488a 1461238i bk13: 15488a 1463591i bk14: 15976a 1453564i bk15: 15976a 1456845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46575, Miss = 31517, Miss_rate = 0.677, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[1]: Access = 46558, Miss = 31516, Miss_rate = 0.677, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 46536, Miss = 31505, Miss_rate = 0.677, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[3]: Access = 46486, Miss = 31504, Miss_rate = 0.678, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[4]: Access = 46464, Miss = 31493, Miss_rate = 0.678, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[5]: Access = 46486, Miss = 31493, Miss_rate = 0.677, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[6]: Access = 46552, Miss = 31515, Miss_rate = 0.677, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[7]: Access = 46552, Miss = 31515, Miss_rate = 0.677, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[8]: Access = 46525, Miss = 31494, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[9]: Access = 46503, Miss = 31494, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[10]: Access = 46503, Miss = 31494, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 1
L2_cache_bank[11]: Access = 46525, Miss = 31494, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 46580, Miss = 31516, Miss_rate = 0.677, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[13]: Access = 46580, Miss = 31516, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 46514, Miss = 31494, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 46492, Miss = 31494, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[16]: Access = 46514, Miss = 31505, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[17]: Access = 46536, Miss = 31505, Miss_rate = 0.677, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[18]: Access = 46558, Miss = 31516, Miss_rate = 0.677, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[19]: Access = 46547, Miss = 31516, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[20]: Access = 46503, Miss = 31505, Miss_rate = 0.677, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[21]: Access = 46503, Miss = 31505, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 693106
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2813
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327579
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47563
	minimum = 6
	maximum = 40
Network latency average = 8.36135
	minimum = 6
	maximum = 37
Slowest packet = 1955006
Flit latency average = 6.79975
	minimum = 6
	maximum = 37
Slowest flit = 5411060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237411
	minimum = 0.018787 (at node 0)
	maximum = 0.0281805 (at node 3)
Accepted packet rate average = 0.0237411
	minimum = 0.018787 (at node 0)
	maximum = 0.0281805 (at node 3)
Injected flit rate average = 0.0654339
	minimum = 0.0432918 (at node 0)
	maximum = 0.0867368 (at node 34)
Accepted flit rate average= 0.0654339
	minimum = 0.060241 (at node 0)
	maximum = 0.0903614 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53522 (22 samples)
	minimum = 6 (22 samples)
	maximum = 46.3636 (22 samples)
Network latency average = 8.41073 (22 samples)
	minimum = 6 (22 samples)
	maximum = 42.7273 (22 samples)
Flit latency average = 6.86823 (22 samples)
	minimum = 6 (22 samples)
	maximum = 39.6364 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0237835 (22 samples)
	minimum = 0.0188217 (22 samples)
	maximum = 0.0282277 (22 samples)
Accepted packet rate average = 0.0237835 (22 samples)
	minimum = 0.0188217 (22 samples)
	maximum = 0.0282277 (22 samples)
Injected flit rate average = 0.065553 (22 samples)
	minimum = 0.0433592 (22 samples)
	maximum = 0.0869687 (22 samples)
Accepted flit rate average = 0.065553 (22 samples)
	minimum = 0.0603685 (22 samples)
	maximum = 0.0905291 (22 samples)
Injected packet size average = 2.75624 (22 samples)
Accepted packet size average = 2.75624 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 53 sec (1973 sec)
gpgpu_simulation_rate = 321680 (inst/sec)
gpgpu_simulation_rate = 3158 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38630
gpu_sim_insn = 28848876
gpu_ipc =     746.7998
gpu_tot_sim_cycle = 6493266
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     102.1865
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12053
partiton_reqs_in_parallel = 849860
partiton_reqs_in_parallel_total    = 18942528
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0481
partiton_reqs_in_parallel_util = 849860
partiton_reqs_in_parallel_util_total    = 18942528
gpu_sim_cycle_parition_util = 38630
gpu_tot_sim_cycle_parition_util    = 861024
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     114.1039 GB/Sec
L2_BW_total  =      15.6205 GB/Sec
gpu_total_sim_rate=321942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13318012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111032, 106706, 106883, 110775, 111043, 106752, 106894, 110765, 29027, 27840, 27938, 18064, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 2626
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1182
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:696555	W0_Idle:555069	W0_Scoreboard:26009557	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 6493265 
mrq_lat_table:484457 	77429 	54062 	114524 	141708 	110240 	62926 	25895 	1129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	720890 	348404 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1023932 	45893 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	609659 	110525 	1676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1745 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5544 
dram[3]:      5405      5416      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5443      5543      5464 
dram[4]:      5428      5432      5390      5382      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5452      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.949755  7.758373  9.886567  9.655976  8.490411  8.444141  8.792035  8.395775  9.333333  9.183280  9.025974  8.687500  9.547352  9.250389  8.275725  8.001275 
dram[1]:  8.401554  7.909756  9.008333  8.315385  7.969697  7.989873  8.977409  8.977409  9.212903  8.760736  8.104957  7.700831  9.734860  9.671545  8.364000  8.156047 
dram[2]:  8.078049  8.038835  9.454810  8.717742  7.697561  7.623188  9.153846  8.286908  9.488372  9.153846  8.825397  8.104957  9.640195  8.971342  8.484094  8.278003 
dram[3]:  8.238806  8.078049  9.292264  8.671123  7.660194  7.586538  8.933934  8.907186  9.242719  9.212903  8.545732  7.963068  9.929883  9.799011  8.531294  8.278003 
dram[4]:  8.342569  7.942446  9.058660  9.084034  7.474576  7.510949  8.911505  8.582386  9.242719  9.242719  8.926751  8.898413  8.785820  8.460882  8.640845  7.946891 
dram[5]:  8.315385  8.272959  9.382436  9.174515  7.510949  7.263529  8.485955  8.706052  8.576576  8.400000  8.291420  8.194445 10.202401  9.640195  8.427197  8.313008 
dram[6]:  8.467363  8.602122  8.927224  8.832000  7.547677  7.641089  8.656160  8.485955  9.648648  9.456954  8.676471  8.757812  8.940458  8.401722  8.167969  7.970775 
dram[7]:  8.625000  8.251908  9.769912  9.355932  7.660049  7.246479  8.756522  8.681034  8.549080  8.736677  8.737730  8.605741  9.776294  9.135725  8.083763  7.860902 
dram[8]:  8.445312  8.230965  9.225627  9.024523  8.145119  8.254011  8.438547  8.276712  9.511946  9.048701  8.208934  7.978992  9.183099  8.719168  8.253947  8.001275 
dram[9]:  8.536082  8.117647  9.655976  9.303370  8.145119  8.102363  8.276712  8.276712  8.875796  8.394578  8.402655  8.579820  9.635468  8.931507  8.253351  7.793671 
dram[10]:  8.259352  8.058394  8.761905  8.363636  8.343244  7.997409  8.756522  8.485955  9.290000  8.549080  8.422728  8.103498  9.636071  9.574400  8.198402  7.638958 
average row locality = 1072370/125313 = 8.557532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4348      4347      4416      4416      4203      4203      4057      4057      3872      3872      3789      3789      4024      4024      4241      4241 
dram[1]:      4347      4347      4347      4347      4260      4260      4057      4057      3872      3872      3789      3789      4024      4024      4241      4240 
dram[2]:      4416      4416      4347      4347      4260      4260      4046      4046      3872      3872      3789      3789      4024      4024      4171      4171 
dram[3]:      4416      4416      4347      4347      4260      4260      4046      4046      3872      3872      3812      3812      4024      4024      4171      4171 
dram[4]:      4416      4416      4347      4347      4191      4191      4092      4092      3872      3872      3812      3812      4024      4024      4172      4172 
dram[5]:      4347      4347      4416      4416      4191      4191      4092      4092      3872      3872      3811      3811      4024      4024      4172      4172 
dram[6]:      4347      4347      4416      4416      4191      4191      4092      4092      3872      3872      3811      3811      3978      3978      4241      4241 
dram[7]:      4347      4347      4416      4416      4191      4191      4092      4092      3803      3803      3857      3857      3978      3978      4241      4241 
dram[8]:      4347      4347      4416      4416      4191      4191      4092      4092      3803      3803      3857      3857      3990      3990      4241      4241 
dram[9]:      4416      4416      4416      4416      4191      4191      4092      4092      3803      3803      3857      3857      3990      3990      4183      4183 
dram[10]:      4416      4416      4416      4416      4191      4191      4092      4092      3803      3803      3788      3788      4048      4048      4183      4183 
total reads: 724610
bank skew: 4416/3788 = 1.17
chip skew: 65899/65850 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2208      2208      1995      1995      1904      1904      1840      1840      1771      1771      1924      1924      2032      2032 
dram[1]:      2139      2139      2139      2139      2052      2052      1904      1904      1840      1840      1771      1771      1924      1924      2032      2032 
dram[2]:      2208      2208      2139      2139      2052      2052      1904      1904      1840      1840      1771      1771      1924      1924      1963      1963 
dram[3]:      2208      2208      2139      2139      2052      2052      1904      1904      1840      1840      1794      1794      1924      1924      1963      1963 
dram[4]:      2208      2208      2139      2139      1983      1983      1950      1950      1840      1840      1794      1794      1924      1924      1963      1963 
dram[5]:      2139      2139      2208      2208      1983      1983      1950      1950      1840      1840      1794      1794      1924      1924      1963      1963 
dram[6]:      2139      2139      2208      2208      1983      1983      1950      1950      1840      1840      1794      1794      1878      1878      2032      2032 
dram[7]:      2139      2139      2208      2208      1983      1983      1950      1950      1771      1771      1840      1840      1878      1878      2032      2032 
dram[8]:      2139      2139      2208      2208      1983      1983      1950      1950      1771      1771      1840      1840      1878      1878      2032      2032 
dram[9]:      2208      2208      2208      2208      1983      1983      1950      1950      1771      1771      1840      1840      1878      1878      1974      1974 
dram[10]:      2208      2208      2208      2208      1983      1983      1950      1950      1771      1771      1771      1771      1936      1936      1974      1974 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        226       220       221       218       223       219       224       219       221       217       220       218       223       218       226       221
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       224       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       218       218       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       219       221       217       220       218       224       219       225       221
dram[4]:        225       222       221       218       222       218       222       219       223       217       219       217       222       219       226       220
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       216       220       217       222       218       225       222
dram[7]:        226       222       221       217       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       224       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       216       221       218       225       221
dram[10]:        225       223       222       218       222       219       223       219       221       218       220       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       464       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       553       652       618       518       525
dram[2]:        553       538       433       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       432       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       431       555       532       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       490       401       447       433       521       554
dram[6]:        542       555       514       445       526       503       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       523       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       417       492       442       494       434       478       368       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       517       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1258094 n_act=11159 n_pre=11143 n_req=97525 n_rd=263596 n_write=126504 bw_util=0.467
n_activity=1327965 dram_eff=0.5875
bk0: 17392a 1515057i bk1: 17388a 1512662i bk2: 17664a 1502796i bk3: 17664a 1511075i bk4: 16812a 1522671i bk5: 16812a 1528853i bk6: 16228a 1527929i bk7: 16228a 1531720i bk8: 15488a 1529326i bk9: 15488a 1536361i bk10: 15156a 1539705i bk11: 15156a 1538983i bk12: 16096a 1524240i bk13: 16096a 1532348i bk14: 16964a 1515164i bk15: 16964a 1522874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257758 n_act=11427 n_pre=11411 n_req=97475 n_rd=263492 n_write=126408 bw_util=0.4668
n_activity=1326008 dram_eff=0.5881
bk0: 17388a 1514915i bk1: 17388a 1514741i bk2: 17388a 1506487i bk3: 17388a 1513635i bk4: 17040a 1519612i bk5: 17040a 1521802i bk6: 16228a 1523516i bk7: 16228a 1529999i bk8: 15488a 1530046i bk9: 15488a 1535233i bk10: 15156a 1538401i bk11: 15156a 1539394i bk12: 16096a 1525017i bk13: 16096a 1532438i bk14: 16964a 1515775i bk15: 16960a 1521880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257952 n_act=11376 n_pre=11360 n_req=97452 n_rd=263400 n_write=126408 bw_util=0.4667
n_activity=1322328 dram_eff=0.5896
bk0: 17664a 1510057i bk1: 17664a 1507543i bk2: 17388a 1502063i bk3: 17388a 1509722i bk4: 17040a 1518535i bk5: 17040a 1520871i bk6: 16184a 1527347i bk7: 16184a 1529977i bk8: 15488a 1527871i bk9: 15488a 1534115i bk10: 15156a 1540312i bk11: 15156a 1538999i bk12: 16096a 1523558i bk13: 16096a 1529363i bk14: 16684a 1518337i bk15: 16684a 1526884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257688 n_act=11324 n_pre=11308 n_req=97544 n_rd=263584 n_write=126592 bw_util=0.4671
n_activity=1325785 dram_eff=0.5886
bk0: 17664a 1511330i bk1: 17664a 1513888i bk2: 17388a 1506017i bk3: 17388a 1514709i bk4: 17040a 1519894i bk5: 17040a 1520599i bk6: 16184a 1524643i bk7: 16184a 1532348i bk8: 15488a 1529122i bk9: 15488a 1535835i bk10: 15248a 1536675i bk11: 15248a 1535617i bk12: 16096a 1521762i bk13: 16096a 1530614i bk14: 16684a 1519467i bk15: 16684a 1527788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.01116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257808 n_act=11444 n_pre=11428 n_req=97454 n_rd=263408 n_write=126408 bw_util=0.4667
n_activity=1327537 dram_eff=0.5873
bk0: 17664a 1509424i bk1: 17664a 1511598i bk2: 17388a 1504908i bk3: 17388a 1514666i bk4: 16764a 1522422i bk5: 16764a 1526758i bk6: 16368a 1528711i bk7: 16368a 1529735i bk8: 15488a 1525263i bk9: 15488a 1534261i bk10: 15248a 1538101i bk11: 15248a 1539132i bk12: 16096a 1524568i bk13: 16096a 1526740i bk14: 16688a 1517211i bk15: 16688a 1526956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257820 n_act=11442 n_pre=11426 n_req=97452 n_rd=263400 n_write=126408 bw_util=0.4667
n_activity=1328421 dram_eff=0.5869
bk0: 17388a 1513941i bk1: 17388a 1515937i bk2: 17664a 1503995i bk3: 17664a 1510452i bk4: 16764a 1521145i bk5: 16764a 1524574i bk6: 16368a 1524205i bk7: 16368a 1527625i bk8: 15488a 1529241i bk9: 15488a 1534960i bk10: 15244a 1539582i bk11: 15244a 1539520i bk12: 16096a 1525493i bk13: 16096a 1529947i bk14: 16688a 1519797i bk15: 16688a 1527050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0595
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257462 n_act=11437 n_pre=11421 n_req=97544 n_rd=263584 n_write=126592 bw_util=0.4671
n_activity=1328373 dram_eff=0.5874
bk0: 17388a 1513576i bk1: 17388a 1513515i bk2: 17664a 1499690i bk3: 17664a 1512543i bk4: 16764a 1520667i bk5: 16764a 1527328i bk6: 16368a 1528469i bk7: 16368a 1528763i bk8: 15488a 1527634i bk9: 15488a 1537966i bk10: 15244a 1538804i bk11: 15244a 1541123i bk12: 15912a 1528429i bk13: 15912a 1531274i bk14: 16964a 1515058i bk15: 16964a 1520765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.054
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257932 n_act=11386 n_pre=11370 n_req=97452 n_rd=263400 n_write=126408 bw_util=0.4667
n_activity=1325801 dram_eff=0.588
bk0: 17388a 1513169i bk1: 17388a 1512871i bk2: 17664a 1503682i bk3: 17664a 1511634i bk4: 16764a 1520844i bk5: 16764a 1524102i bk6: 16368a 1524656i bk7: 16368a 1526859i bk8: 15212a 1531530i bk9: 15212a 1539608i bk10: 15428a 1535797i bk11: 15428a 1534703i bk12: 15912a 1526679i bk13: 15912a 1531243i bk14: 16964a 1517422i bk15: 16964a 1523440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03865
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecb7a18680 :  mf: uid=14782256, sid11:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6493265), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257758 n_act=11426 n_pre=11410 n_req=97476 n_rd=263494 n_write=126408 bw_util=0.4668
n_activity=1328632 dram_eff=0.5869
bk0: 17388a 1513360i bk1: 17388a 1514974i bk2: 17664a 1499303i bk3: 17664a 1511340i bk4: 16764a 1521779i bk5: 16762a 1527968i bk6: 16368a 1525110i bk7: 16368a 1527239i bk8: 15212a 1531394i bk9: 15212a 1540454i bk10: 15428a 1536621i bk11: 15428a 1537849i bk12: 15960a 1527895i bk13: 15960a 1531946i bk14: 16964a 1517300i bk15: 16964a 1521494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04894
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257620 n_act=11406 n_pre=11390 n_req=97520 n_rd=263584 n_write=126496 bw_util=0.467
n_activity=1326790 dram_eff=0.588
bk0: 17664a 1510363i bk1: 17664a 1509525i bk2: 17664a 1500288i bk3: 17664a 1509811i bk4: 16764a 1522085i bk5: 16764a 1529216i bk6: 16368a 1523296i bk7: 16368a 1528085i bk8: 15212a 1530988i bk9: 15212a 1537400i bk10: 15428a 1535150i bk11: 15428a 1537839i bk12: 15960a 1528582i bk13: 15960a 1533351i bk14: 16732a 1520055i bk15: 16732a 1525506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1670496 n_nop=1257634 n_act=11487 n_pre=11471 n_req=97476 n_rd=263496 n_write=126408 bw_util=0.4668
n_activity=1325479 dram_eff=0.5883
bk0: 17664a 1509474i bk1: 17664a 1511089i bk2: 17664a 1498658i bk3: 17664a 1507942i bk4: 16764a 1522872i bk5: 16764a 1526332i bk6: 16368a 1525372i bk7: 16368a 1527985i bk8: 15212a 1532359i bk9: 15212a 1536034i bk10: 15152a 1537575i bk11: 15152a 1539185i bk12: 16192a 1526941i bk13: 16192a 1528932i bk14: 16732a 1518943i bk15: 16732a 1522624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.05401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48689, Miss = 32950, Miss_rate = 0.677, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 48673, Miss = 32949, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[2]: Access = 48650, Miss = 32937, Miss_rate = 0.677, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[3]: Access = 48599, Miss = 32936, Miss_rate = 0.678, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[4]: Access = 48576, Miss = 32925, Miss_rate = 0.678, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[5]: Access = 48599, Miss = 32925, Miss_rate = 0.677, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[6]: Access = 48668, Miss = 32948, Miss_rate = 0.677, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[7]: Access = 48668, Miss = 32948, Miss_rate = 0.677, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[8]: Access = 48639, Miss = 32926, Miss_rate = 0.677, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[9]: Access = 48616, Miss = 32926, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[10]: Access = 48615, Miss = 32925, Miss_rate = 0.677, Pending_hits = 114, Reservation_fails = 1
L2_cache_bank[11]: Access = 48638, Miss = 32925, Miss_rate = 0.677, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[12]: Access = 48696, Miss = 32948, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[13]: Access = 48696, Miss = 32948, Miss_rate = 0.677, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 48627, Miss = 32925, Miss_rate = 0.677, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[15]: Access = 48604, Miss = 32925, Miss_rate = 0.677, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 48627, Miss = 32937, Miss_rate = 0.677, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[17]: Access = 48650, Miss = 32937, Miss_rate = 0.677, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[18]: Access = 48673, Miss = 32948, Miss_rate = 0.677, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[19]: Access = 48662, Miss = 32948, Miss_rate = 0.677, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 48616, Miss = 32937, Miss_rate = 0.677, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[21]: Access = 48615, Miss = 32937, Miss_rate = 0.678, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 724610
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 2882
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2490
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5703
	minimum = 6
	maximum = 42
Network latency average = 8.44664
	minimum = 6
	maximum = 39
Slowest packet = 2048146
Flit latency average = 6.92374
	minimum = 6
	maximum = 35
Slowest flit = 5864228
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240772
	minimum = 0.019053 (at node 0)
	maximum = 0.0285796 (at node 11)
Accepted packet rate average = 0.0240772
	minimum = 0.019053 (at node 0)
	maximum = 0.0285796 (at node 11)
Injected flit rate average = 0.0663605
	minimum = 0.0439048 (at node 0)
	maximum = 0.087965 (at node 34)
Accepted flit rate average= 0.0663605
	minimum = 0.061094 (at node 0)
	maximum = 0.091641 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53675 (23 samples)
	minimum = 6 (23 samples)
	maximum = 46.1739 (23 samples)
Network latency average = 8.4123 (23 samples)
	minimum = 6 (23 samples)
	maximum = 42.5652 (23 samples)
Flit latency average = 6.87065 (23 samples)
	minimum = 6 (23 samples)
	maximum = 39.4348 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0237963 (23 samples)
	minimum = 0.0188318 (23 samples)
	maximum = 0.028243 (23 samples)
Accepted packet rate average = 0.0237963 (23 samples)
	minimum = 0.0188318 (23 samples)
	maximum = 0.028243 (23 samples)
Injected flit rate average = 0.0655881 (23 samples)
	minimum = 0.0433829 (23 samples)
	maximum = 0.087012 (23 samples)
Accepted flit rate average = 0.0655881 (23 samples)
	minimum = 0.0604 (23 samples)
	maximum = 0.0905775 (23 samples)
Injected packet size average = 2.75623 (23 samples)
Accepted packet size average = 2.75623 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 21 sec (2061 sec)
gpgpu_simulation_rate = 321942 (inst/sec)
gpgpu_simulation_rate = 3150 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39222
gpu_sim_insn = 28848876
gpu_ipc =     735.5279
gpu_tot_sim_cycle = 6754638
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     102.5033
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12222
partiton_reqs_in_parallel = 862884
partiton_reqs_in_parallel_total    = 19792388
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0579
partiton_reqs_in_parallel_util = 862884
partiton_reqs_in_parallel_util_total    = 19792388
gpu_sim_cycle_parition_util = 39222
gpu_tot_sim_cycle_parition_util    = 899654
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.3817 GB/Sec
L2_BW_total  =      15.6686 GB/Sec
gpu_total_sim_rate=322183

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13897240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115859, 111346, 111530, 115594, 115870, 111394, 111541, 115581, 29027, 27840, 27938, 18064, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 2656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:727003	W0_Idle:570569	W0_Scoreboard:27150529	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 6754637 
mrq_lat_table:505050 	80067 	56157 	120248 	148958 	115330 	65306 	26738 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	750134 	365653 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1068596 	47724 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	636606 	114921 	1717 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1822 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5405      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5269      5156      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.727169  7.503326  9.626741  9.365853  8.202532  8.100000  8.578512  8.130548  9.045592  8.857142  8.773414  8.417392  9.287425  8.965318  7.991432  7.744958 
dram[1]:  8.193705  7.673470  8.744186  8.057143  7.746479  7.692307  8.698324  8.626039  8.830860  8.478633  7.848649  7.446154  9.515337  9.457317  8.090459  7.922330 
dram[2]:  7.836735  7.766292  9.195652  8.417911  7.415730  7.333333  8.880000  8.136126  9.213622  8.883582  8.591716  7.869919  9.400000  8.689075  8.226804  8.060606 
dram[3]:  7.926606  7.783784  9.024000  8.438903  7.432433  7.349666  8.585635  8.657382  8.857142  8.857142  8.247888  7.644908  9.663551  9.544616  8.226804  7.960100 
dram[4]:  8.112676  7.731544  8.812500  8.789611  7.270270  7.221477  8.576087  8.305264  8.990936  8.963856  8.586511  8.586511  8.545455  8.184696  8.412385  7.720677 
dram[5]:  8.057143  7.981132  9.094737  8.861539  7.303167  7.048035  8.176166  8.438502  8.289694  8.131147  8.021917  7.934959  9.910543  9.428572  8.133758  8.011292 
dram[6]:  8.213593  8.334975  8.640000  8.533334  7.353075  7.403670  8.327177  8.218750  9.447619  9.213622  8.413794  8.486957  8.700854  8.122340  7.875754  7.699293 
dram[7]:  8.376238  8.018957  9.520661  9.094737  7.454966  7.125828  8.529730  8.506739  8.297143  8.491228  8.527221  8.336135  9.455109  8.826590  7.763377  7.547977 
dram[8]:  8.213593  8.018957  8.884318  8.705290  7.911765  7.950739  8.155039  8.051021  9.248407  8.773414  7.978552  7.709845  8.895349  8.523677  7.991432  7.726627 
dram[9]:  8.248210  7.908467  9.391304  9.000000  7.892421  7.873171  8.092308  8.051021  8.591716  8.089136  8.175824  8.336135  9.272727  8.644068  7.961491  7.531140 
dram[10]:  8.037210  7.854546  8.470589  8.074766  8.070000  7.722488  8.506739  8.240209  8.935385  8.273504  8.066667  7.827493  9.285714  9.258161  7.854167  7.409248 
average row locality = 1118994/134969 = 8.290749
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4537      4536      4608      4608      4392      4392      4236      4236      4032      4032      3960      3960      4200      4200      4417      4417 
dram[1]:      4536      4536      4536      4536      4452      4452      4236      4236      4032      4032      3960      3960      4200      4200      4417      4416 
dram[2]:      4608      4608      4536      4536      4452      4452      4224      4224      4032      4032      3960      3960      4200      4200      4344      4344 
dram[3]:      4608      4608      4536      4536      4452      4452      4224      4224      4032      4032      3984      3984      4200      4200      4344      4344 
dram[4]:      4608      4608      4536      4536      4380      4380      4272      4272      4032      4032      3984      3984      4200      4200      4345      4345 
dram[5]:      4536      4536      4608      4608      4380      4380      4272      4272      4032      4032      3984      3984      4200      4200      4345      4345 
dram[6]:      4536      4536      4608      4608      4380      4380      4272      4272      4032      4032      3984      3984      4152      4152      4417      4417 
dram[7]:      4536      4536      4608      4608      4380      4380      4272      4272      3960      3960      4032      4032      4152      4152      4417      4417 
dram[8]:      4536      4536      4608      4608      4380      4380      4272      4272      3960      3960      4032      4032      4164      4164      4417      4417 
dram[9]:      4608      4608      4608      4608      4380      4380      4272      4272      3960      3960      4032      4032      4164      4164      4357      4357 
dram[10]:      4608      4608      4608      4608      4380      4380      4272      4272      3960      3960      3960      3960      4224      4224      4357      4357 
total reads: 756114
bank skew: 4608/3960 = 1.16
chip skew: 68763/68712 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2304      2304      2088      2088      1992      1992      1920      1920      1848      1848      2004      2004      2112      2112 
dram[1]:      2232      2232      2232      2232      2148      2148      1992      1992      1920      1920      1848      1848      2004      2004      2112      2112 
dram[2]:      2304      2304      2232      2232      2148      2148      1992      1992      1920      1920      1848      1848      2004      2004      2040      2040 
dram[3]:      2304      2304      2232      2232      2148      2148      1992      1992      1920      1920      1872      1872      2004      2004      2040      2040 
dram[4]:      2304      2304      2232      2232      2076      2076      2040      2040      1920      1920      1872      1872      2004      2004      2040      2040 
dram[5]:      2232      2232      2304      2304      2076      2076      2040      2040      1920      1920      1872      1872      2004      2004      2040      2040 
dram[6]:      2232      2232      2304      2304      2076      2076      2040      2040      1920      1920      1872      1872      1956      1956      2112      2112 
dram[7]:      2232      2232      2304      2304      2076      2076      2040      2040      1848      1848      1920      1920      1956      1956      2112      2112 
dram[8]:      2232      2232      2304      2304      2076      2076      2040      2040      1848      1848      1920      1920      1956      1956      2112      2112 
dram[9]:      2304      2304      2304      2304      2076      2076      2040      2040      1848      1848      1920      1920      1956      1956      2052      2052 
dram[10]:      2304      2304      2304      2304      2076      2076      2040      2040      1848      1848      1848      1848      2016      2016      2052      2052 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       224       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       219       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       223       219       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       218       223       217       219       218       223       219       226       221
dram[5]:        227       222       221       217       222       220       223       219       221       217       220       217       222       219       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       216       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       222
dram[8]:        225       223       223       218       222       219       223       220       220       217       219       217       224       219       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       217       221       219       225       221
dram[10]:        225       222       222       218       222       219       222       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       468       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       450       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       431       575       532       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       417       492       442       494       434       478       378       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1312250 n_act=12019 n_pre=12003 n_req=101763 n_rd=275052 n_write=132000 bw_util=0.467
n_activity=1387705 dram_eff=0.5867
bk0: 18148a 1580456i bk1: 18144a 1577986i bk2: 18432a 1567867i bk3: 18432a 1576093i bk4: 17568a 1588413i bk5: 17568a 1594576i bk6: 16944a 1593985i bk7: 16944a 1598158i bk8: 16128a 1596063i bk9: 16128a 1602967i bk10: 15840a 1606447i bk11: 15840a 1605755i bk12: 16800a 1590425i bk13: 16800a 1598946i bk14: 17668a 1580936i bk15: 17668a 1588952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311878 n_act=12305 n_pre=12289 n_req=101713 n_rd=274948 n_write=131904 bw_util=0.4668
n_activity=1385947 dram_eff=0.5871
bk0: 18144a 1580575i bk1: 18144a 1580086i bk2: 18144a 1571895i bk3: 18144a 1578867i bk4: 17808a 1585276i bk5: 17808a 1587241i bk6: 16944a 1589875i bk7: 16944a 1596111i bk8: 16128a 1596709i bk9: 16128a 1601685i bk10: 15840a 1604793i bk11: 15840a 1605771i bk12: 16800a 1591730i bk13: 16800a 1599359i bk14: 17668a 1581846i bk15: 17664a 1588294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1312112 n_act=12238 n_pre=12222 n_req=101688 n_rd=274848 n_write=131904 bw_util=0.4666
n_activity=1382291 dram_eff=0.5885
bk0: 18432a 1575510i bk1: 18432a 1572643i bk2: 18144a 1567153i bk3: 18144a 1575151i bk4: 17808a 1583885i bk5: 17808a 1586288i bk6: 16896a 1593483i bk7: 16896a 1596302i bk8: 16128a 1594561i bk9: 16128a 1600905i bk10: 15840a 1607139i bk11: 15840a 1605820i bk12: 16800a 1589919i bk13: 16800a 1595840i bk14: 17376a 1584486i bk15: 17376a 1593635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04429
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311744 n_act=12230 n_pre=12214 n_req=101784 n_rd=275040 n_write=132096 bw_util=0.4671
n_activity=1385487 dram_eff=0.5877
bk0: 18432a 1576574i bk1: 18432a 1578925i bk2: 18144a 1571380i bk3: 18144a 1580009i bk4: 17808a 1585346i bk5: 17808a 1586164i bk6: 16896a 1590416i bk7: 16896a 1598382i bk8: 16128a 1595583i bk9: 16128a 1602139i bk10: 15936a 1602696i bk11: 15936a 1601803i bk12: 16800a 1587997i bk13: 16800a 1596969i bk14: 17376a 1585489i bk15: 17376a 1594247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.00603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311936 n_act=12322 n_pre=12306 n_req=101690 n_rd=274856 n_write=131904 bw_util=0.4666
n_activity=1387143 dram_eff=0.5865
bk0: 18432a 1574816i bk1: 18432a 1576662i bk2: 18144a 1570555i bk3: 18144a 1580250i bk4: 17520a 1587886i bk5: 17520a 1592292i bk6: 17088a 1594416i bk7: 17088a 1596039i bk8: 16128a 1592260i bk9: 16128a 1601085i bk10: 15936a 1604776i bk11: 15936a 1605642i bk12: 16800a 1590670i bk13: 16800a 1593002i bk14: 17380a 1583414i bk15: 17380a 1593471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311916 n_act=12332 n_pre=12316 n_req=101690 n_rd=274856 n_write=131904 bw_util=0.4666
n_activity=1388873 dram_eff=0.5857
bk0: 18144a 1579606i bk1: 18144a 1581225i bk2: 18432a 1569207i bk3: 18432a 1575675i bk4: 17520a 1586714i bk5: 17520a 1590689i bk6: 17088a 1590343i bk7: 17088a 1593617i bk8: 16128a 1595773i bk9: 16128a 1601467i bk10: 15936a 1606324i bk11: 15936a 1606092i bk12: 16800a 1591949i bk13: 16800a 1596665i bk14: 17380a 1585778i bk15: 17380a 1593342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05074
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7fecb7e97910 :  mf: uid=15424900, sid19:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6754637), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311568 n_act=12315 n_pre=12299 n_req=101786 n_rd=275046 n_write=132096 bw_util=0.4671
n_activity=1388253 dram_eff=0.5866
bk0: 18144a 1579012i bk1: 18144a 1579175i bk2: 18432a 1565041i bk3: 18432a 1577680i bk4: 17520a 1586222i bk5: 17520a 1592980i bk6: 17088a 1594230i bk7: 17086a 1594880i bk8: 16128a 1594280i bk9: 16128a 1604974i bk10: 15936a 1605424i bk11: 15936a 1607884i bk12: 16608a 1594947i bk13: 16608a 1597757i bk14: 17668a 1580973i bk15: 17668a 1587193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05188
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1312116 n_act=12232 n_pre=12216 n_req=101690 n_rd=274856 n_write=131904 bw_util=0.4666
n_activity=1385625 dram_eff=0.5871
bk0: 18144a 1578740i bk1: 18144a 1578535i bk2: 18432a 1569024i bk3: 18432a 1576834i bk4: 17520a 1586580i bk5: 17520a 1590494i bk6: 17088a 1590740i bk7: 17088a 1592893i bk8: 15840a 1598460i bk9: 15840a 1606501i bk10: 16128a 1602398i bk11: 16128a 1601195i bk12: 16608a 1592958i bk13: 16608a 1597780i bk14: 17668a 1583148i bk15: 17668a 1589542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311880 n_act=12302 n_pre=12286 n_req=101714 n_rd=274952 n_write=131904 bw_util=0.4668
n_activity=1388173 dram_eff=0.5862
bk0: 18144a 1578998i bk1: 18144a 1580741i bk2: 18432a 1564353i bk3: 18432a 1576633i bk4: 17520a 1587442i bk5: 17520a 1593461i bk6: 17088a 1590785i bk7: 17088a 1593223i bk8: 15840a 1597829i bk9: 15840a 1607232i bk10: 16128a 1602992i bk11: 16128a 1604160i bk12: 16656a 1594250i bk13: 16656a 1598361i bk14: 17668a 1583404i bk15: 17668a 1587867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311736 n_act=12278 n_pre=12262 n_req=101762 n_rd=275048 n_write=132000 bw_util=0.467
n_activity=1386475 dram_eff=0.5872
bk0: 18432a 1575689i bk1: 18432a 1574950i bk2: 18432a 1565628i bk3: 18432a 1574971i bk4: 17520a 1587890i bk5: 17520a 1595318i bk6: 17088a 1589189i bk7: 17088a 1594225i bk8: 15840a 1597970i bk9: 15840a 1604059i bk10: 16128a 1601785i bk11: 16128a 1604159i bk12: 16656a 1595200i bk13: 16656a 1599885i bk14: 17428a 1586303i bk15: 17428a 1592006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01632
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743324 n_nop=1311690 n_act=12397 n_pre=12381 n_req=101714 n_rd=274952 n_write=131904 bw_util=0.4668
n_activity=1385470 dram_eff=0.5873
bk0: 18432a 1574811i bk1: 18432a 1576640i bk2: 18432a 1563521i bk3: 18432a 1572849i bk4: 17520a 1588458i bk5: 17520a 1591955i bk6: 17088a 1591677i bk7: 17088a 1594008i bk8: 15840a 1598991i bk9: 15840a 1602715i bk10: 15840a 1603934i bk11: 15840a 1605665i bk12: 16896a 1593091i bk13: 16896a 1595381i bk14: 17428a 1584758i bk15: 17428a 1589032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50804, Miss = 34382, Miss_rate = 0.677, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[1]: Access = 50788, Miss = 34381, Miss_rate = 0.677, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[2]: Access = 50764, Miss = 34369, Miss_rate = 0.677, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[3]: Access = 50712, Miss = 34368, Miss_rate = 0.678, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 50688, Miss = 34356, Miss_rate = 0.678, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[5]: Access = 50712, Miss = 34356, Miss_rate = 0.677, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 50784, Miss = 34380, Miss_rate = 0.677, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[7]: Access = 50784, Miss = 34380, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 50752, Miss = 34357, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[9]: Access = 50728, Miss = 34357, Miss_rate = 0.677, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[10]: Access = 50728, Miss = 34357, Miss_rate = 0.677, Pending_hits = 118, Reservation_fails = 1
L2_cache_bank[11]: Access = 50752, Miss = 34357, Miss_rate = 0.677, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[12]: Access = 50812, Miss = 34381, Miss_rate = 0.677, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[13]: Access = 50812, Miss = 34381, Miss_rate = 0.677, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[14]: Access = 50740, Miss = 34357, Miss_rate = 0.677, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[15]: Access = 50716, Miss = 34357, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[16]: Access = 50740, Miss = 34369, Miss_rate = 0.677, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[17]: Access = 50764, Miss = 34369, Miss_rate = 0.677, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[18]: Access = 50788, Miss = 34381, Miss_rate = 0.677, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[19]: Access = 50776, Miss = 34381, Miss_rate = 0.677, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[20]: Access = 50728, Miss = 34369, Miss_rate = 0.678, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[21]: Access = 50728, Miss = 34369, Miss_rate = 0.678, Pending_hits = 155, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 756114
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3044
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45998
	minimum = 6
	maximum = 40
Network latency average = 8.34819
	minimum = 6
	maximum = 38
Slowest packet = 2141123
Flit latency average = 6.78035
	minimum = 6
	maximum = 36
Slowest flit = 5982714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237138
	minimum = 0.0187655 (at node 0)
	maximum = 0.0281482 (at node 19)
Accepted packet rate average = 0.0237138
	minimum = 0.0187655 (at node 0)
	maximum = 0.0281482 (at node 19)
Injected flit rate average = 0.0653589
	minimum = 0.0432421 (at node 0)
	maximum = 0.0866373 (at node 34)
Accepted flit rate average= 0.0653589
	minimum = 0.0601718 (at node 0)
	maximum = 0.0902578 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53355 (24 samples)
	minimum = 6 (24 samples)
	maximum = 45.9167 (24 samples)
Network latency average = 8.40962 (24 samples)
	minimum = 6 (24 samples)
	maximum = 42.375 (24 samples)
Flit latency average = 6.86688 (24 samples)
	minimum = 6 (24 samples)
	maximum = 39.2917 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0237929 (24 samples)
	minimum = 0.018829 (24 samples)
	maximum = 0.0282391 (24 samples)
Accepted packet rate average = 0.0237929 (24 samples)
	minimum = 0.018829 (24 samples)
	maximum = 0.0282391 (24 samples)
Injected flit rate average = 0.0655786 (24 samples)
	minimum = 0.0433771 (24 samples)
	maximum = 0.0869964 (24 samples)
Accepted flit rate average = 0.0655786 (24 samples)
	minimum = 0.0603905 (24 samples)
	maximum = 0.0905641 (24 samples)
Injected packet size average = 2.75623 (24 samples)
Accepted packet size average = 2.75623 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 49 sec (2149 sec)
gpgpu_simulation_rate = 322183 (inst/sec)
gpgpu_simulation_rate = 3143 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38709
gpu_sim_insn = 28848876
gpu_ipc =     745.2757
gpu_tot_sim_cycle = 7015497
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     102.8041
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12793
partiton_reqs_in_parallel = 851598
partiton_reqs_in_parallel_total    = 20655272
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0656
partiton_reqs_in_parallel_util = 851598
partiton_reqs_in_parallel_util_total    = 20655272
gpu_sim_cycle_parition_util = 38709
gpu_tot_sim_cycle_parition_util    = 938876
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.8711 GB/Sec
L2_BW_total  =      15.7143 GB/Sec
gpu_total_sim_rate=322550

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14476468
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120686, 115981, 116177, 120418, 120703, 116036, 116190, 120393, 33863, 32480, 32600, 22892, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 2701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:757262	W0_Idle:585607	W0_Scoreboard:28275410	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 7015496 
mrq_lat_table:526852 	84060 	58664 	124643 	154076 	119817 	68191 	28100 	1215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	783152 	379128 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1113021 	49795 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	662740 	120099 	1789 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1896 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5405      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5661 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5682 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.940315  7.713348  9.863013  9.600000  8.401496  8.277641  8.792401  8.339768  9.279522  9.089312  8.980683  8.621968  9.507353  9.183239  8.223161  7.973099 
dram[1]:  8.412888  7.868304  8.969465  8.274648  7.923788  7.869266  8.913342  8.840382  9.062774  8.706872  8.047936  7.640961  9.736445  9.678144  8.323565  8.153111 
dram[2]:  8.053691  7.964602  9.425134  8.639706  7.607539  7.507658  9.097047  8.345806  9.449011  9.116006  8.797671  8.069426  9.620536  8.904959  8.459391  8.291045 
dram[3]:  8.144796  8.000000  9.251968  8.660933  7.607539  7.524123  8.800000  8.872428  9.089312  9.089312  8.452149  7.842986  9.885321  9.765861  8.459391  8.189189 
dram[4]:  8.333333  7.929515  9.038462  9.015346  7.441242  7.392070  8.792503  8.518806  9.224368  9.197037  8.793651  8.793651  8.760162  8.396104  8.647211  7.946365 
dram[5]:  8.274648  8.178655  9.326425  9.090909  7.474388  7.217204  8.388250  8.653491  8.515775  8.355316  8.222672  8.134847 10.133229  9.649254  8.365119  8.241038 
dram[6]:  8.412888  8.535109  8.866995  8.759124  7.541573  7.592760  8.540962  8.431322  9.684868  9.449011  8.618105  8.691869  8.914566  8.331152  8.105826  7.926744 
dram[7]:  8.597561  8.216784  9.756098  9.326425  7.627273  7.295652  8.745672  8.722444  8.520393  8.716547  8.734838  8.542069  9.673252  9.041193  7.991794  7.773090 
dram[8]:  8.412888  8.216784  9.113924  8.933002  8.106280  8.145631  8.366879  8.261635  9.480438  9.001486  8.180978  7.909323  9.111428  8.736986  8.223161  7.954493 
dram[9]:  8.470589  8.126410  9.625669  9.230769  8.086747  8.047961  8.303413  8.261635  8.818049  8.310014  8.380243  8.542069  9.491072  8.858334  8.189718  7.753187 
dram[10]:  8.256881  8.053691  8.695652  8.294930  8.266010  7.915094  8.722444  8.453025  9.164902  8.496493  8.266758  8.025232  9.508772  9.481050  8.080918  7.629418 
average row locality = 1165618/137061 = 8.504374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4726      4725      4800      4800      4569      4569      4410      4410      4208      4208      4119      4119      4374      4374      4609      4609 
dram[1]:      4725      4725      4725      4725      4631      4631      4410      4410      4208      4208      4119      4119      4374      4374      4609      4608 
dram[2]:      4800      4800      4725      4725      4631      4631      4398      4398      4208      4208      4119      4119      4374      4374      4533      4533 
dram[3]:      4800      4800      4725      4725      4631      4631      4398      4398      4208      4208      4144      4144      4374      4374      4533      4533 
dram[4]:      4800      4800      4725      4725      4556      4556      4448      4448      4208      4208      4144      4144      4374      4374      4534      4534 
dram[5]:      4725      4725      4800      4800      4556      4556      4448      4448      4208      4208      4143      4143      4374      4374      4534      4534 
dram[6]:      4725      4725      4800      4800      4556      4556      4448      4448      4208      4208      4143      4143      4324      4324      4609      4609 
dram[7]:      4725      4725      4800      4800      4556      4556      4448      4448      4133      4133      4193      4193      4324      4324      4609      4609 
dram[8]:      4725      4725      4800      4800      4556      4556      4448      4448      4133      4133      4193      4193      4337      4337      4609      4609 
dram[9]:      4800      4800      4800      4800      4556      4556      4448      4448      4133      4133      4193      4193      4337      4337      4546      4546 
dram[10]:      4800      4800      4800      4800      4556      4556      4448      4448      4133      4133      4118      4118      4400      4400      4546      4546 
total reads: 787618
bank skew: 4800/4118 = 1.17
chip skew: 71629/71576 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2400      2400      2169      2169      2070      2070      2000      2000      1925      1925      2091      2091      2208      2208 
dram[1]:      2325      2325      2325      2325      2231      2231      2070      2070      2000      2000      1925      1925      2091      2091      2208      2208 
dram[2]:      2400      2400      2325      2325      2231      2231      2070      2070      2000      2000      1925      1925      2091      2091      2133      2133 
dram[3]:      2400      2400      2325      2325      2231      2231      2070      2070      2000      2000      1950      1950      2091      2091      2133      2133 
dram[4]:      2400      2400      2325      2325      2156      2156      2120      2120      2000      2000      1950      1950      2091      2091      2133      2133 
dram[5]:      2325      2325      2400      2400      2156      2156      2120      2120      2000      2000      1950      1950      2091      2091      2133      2133 
dram[6]:      2325      2325      2400      2400      2156      2156      2120      2120      2000      2000      1950      1950      2041      2041      2208      2208 
dram[7]:      2325      2325      2400      2400      2156      2156      2120      2120      1925      1925      2000      2000      2041      2041      2208      2208 
dram[8]:      2325      2325      2400      2400      2156      2156      2120      2120      1925      1925      2000      2000      2041      2041      2208      2208 
dram[9]:      2400      2400      2400      2400      2156      2156      2120      2120      1925      1925      2000      2000      2041      2041      2145      2145 
dram[10]:      2400      2400      2400      2400      2156      2156      2120      2120      1925      1925      1925      1925      2104      2104      2145      2145 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       224       219       221       217       220       219       223       218       225       221
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       218       224       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       218       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       221
dram[4]:        225       222       221       218       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       217       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       224       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       217       221       218       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       468       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       450       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       424       511       554
dram[4]:        563       538       455       485       473       441       518       448       576       401       431       575       532       433       562       546
dram[5]:        542       544       461       397       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       417       492       442       494       434       478       378       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       475       392       471       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecacae5420 :  mf: uid=16067543, sid01:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (7015493), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366782 n_act=12207 n_pre=12191 n_req=106005 n_rd=286516 n_write=137504 bw_util=0.4672
n_activity=1443370 dram_eff=0.5875
bk0: 18904a 1646073i bk1: 18900a 1643292i bk2: 19200a 1632355i bk3: 19200a 1641187i bk4: 18276a 1654329i bk5: 18276a 1660708i bk6: 17640a 1660189i bk7: 17640a 1664513i bk8: 16832a 1661845i bk9: 16832a 1669416i bk10: 16476a 1673006i bk11: 16476a 1672272i bk12: 17496a 1656108i bk13: 17496a 1664299i bk14: 18436a 1646093i bk15: 18436a 1654210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04963
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366418 n_act=12497 n_pre=12481 n_req=105951 n_rd=286404 n_write=137400 bw_util=0.467
n_activity=1441651 dram_eff=0.5879
bk0: 18900a 1645765i bk1: 18900a 1645478i bk2: 18900a 1636597i bk3: 18900a 1644174i bk4: 18524a 1651200i bk5: 18524a 1653666i bk6: 17640a 1655564i bk7: 17640a 1662286i bk8: 16832a 1662581i bk9: 16832a 1667934i bk10: 16476a 1671489i bk11: 16476a 1672597i bk12: 17496a 1657403i bk13: 17496a 1665550i bk14: 18436a 1646763i bk15: 18432a 1653374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02068
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366656 n_act=12428 n_pre=12412 n_req=105926 n_rd=286304 n_write=137400 bw_util=0.4668
n_activity=1437899 dram_eff=0.5893
bk0: 19200a 1641137i bk1: 19200a 1637653i bk2: 18900a 1631960i bk3: 18900a 1640477i bk4: 18524a 1649753i bk5: 18524a 1652227i bk6: 17592a 1659721i bk7: 17592a 1662692i bk8: 16832a 1660554i bk9: 16832a 1667222i bk10: 16476a 1673869i bk11: 16476a 1672497i bk12: 17496a 1655438i bk13: 17496a 1661715i bk14: 18132a 1649735i bk15: 18132a 1659302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04752
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366272 n_act=12420 n_pre=12404 n_req=106026 n_rd=286504 n_write=137600 bw_util=0.4673
n_activity=1441332 dram_eff=0.5885
bk0: 19200a 1641968i bk1: 19200a 1644153i bk2: 18900a 1636655i bk3: 18900a 1645353i bk4: 18524a 1651573i bk5: 18524a 1651775i bk6: 17592a 1656264i bk7: 17592a 1664493i bk8: 16832a 1661490i bk9: 16832a 1668514i bk10: 16576a 1669131i bk11: 16576a 1668373i bk12: 17496a 1653590i bk13: 17496a 1662610i bk14: 18132a 1650593i bk15: 18132a 1659964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.00869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366476 n_act=12514 n_pre=12498 n_req=105928 n_rd=286312 n_write=137400 bw_util=0.4668
n_activity=1442750 dram_eff=0.5874
bk0: 19200a 1640100i bk1: 19200a 1642199i bk2: 18900a 1635420i bk3: 18900a 1645758i bk4: 18224a 1653546i bk5: 18224a 1658164i bk6: 17792a 1660531i bk7: 17792a 1662108i bk8: 16832a 1657853i bk9: 16832a 1667387i bk10: 16576a 1671058i bk11: 16576a 1671563i bk12: 17496a 1656469i bk13: 17496a 1659025i bk14: 18136a 1648475i bk15: 18136a 1658926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7fecac7c0440 :  mf: uid=16067544, sid01:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7015496), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366465 n_act=12524 n_pre=12508 n_req=105926 n_rd=286303 n_write=137400 bw_util=0.4668
n_activity=1444595 dram_eff=0.5866
bk0: 18900a 1644855i bk1: 18900a 1646877i bk2: 19200a 1633997i bk3: 19200a 1640662i bk4: 18224a 1652488i bk5: 18223a 1656773i bk6: 17792a 1656029i bk7: 17792a 1659795i bk8: 16832a 1661456i bk9: 16832a 1667390i bk10: 16572a 1673116i bk11: 16572a 1672422i bk12: 17496a 1657516i bk13: 17496a 1662272i bk14: 18136a 1651082i bk15: 18136a 1659288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366102 n_act=12505 n_pre=12489 n_req=106026 n_rd=286504 n_write=137600 bw_util=0.4673
n_activity=1443719 dram_eff=0.5875
bk0: 18900a 1644194i bk1: 18900a 1644520i bk2: 19200a 1629708i bk3: 19200a 1642874i bk4: 18224a 1652053i bk5: 18224a 1659190i bk6: 17792a 1660346i bk7: 17792a 1661034i bk8: 16832a 1659662i bk9: 16832a 1670924i bk10: 16572a 1671558i bk11: 16572a 1674325i bk12: 17296a 1660917i bk13: 17296a 1663695i bk14: 18436a 1645997i bk15: 18436a 1652707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05475
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366664 n_act=12424 n_pre=12408 n_req=105926 n_rd=286304 n_write=137400 bw_util=0.4668
n_activity=1441442 dram_eff=0.5879
bk0: 18900a 1644058i bk1: 18900a 1644062i bk2: 19200a 1633670i bk3: 19200a 1642177i bk4: 18224a 1652739i bk5: 18224a 1656280i bk6: 17792a 1656862i bk7: 17792a 1658778i bk8: 16532a 1664256i bk9: 16532a 1673049i bk10: 16772a 1668957i bk11: 16772a 1667278i bk12: 17296a 1658917i bk13: 17296a 1663433i bk14: 18436a 1648345i bk15: 18436a 1655109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366424 n_act=12492 n_pre=12476 n_req=105952 n_rd=286408 n_write=137400 bw_util=0.467
n_activity=1443658 dram_eff=0.5871
bk0: 18900a 1643991i bk1: 18900a 1646075i bk2: 19200a 1629143i bk3: 19200a 1642052i bk4: 18224a 1653692i bk5: 18224a 1659728i bk6: 17792a 1656723i bk7: 17792a 1659375i bk8: 16532a 1663531i bk9: 16532a 1673339i bk10: 16772a 1669108i bk11: 16772a 1670025i bk12: 17348a 1660018i bk13: 17348a 1664058i bk14: 18436a 1648681i bk15: 18436a 1653162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366284 n_act=12466 n_pre=12450 n_req=106000 n_rd=286504 n_write=137496 bw_util=0.4672
n_activity=1442197 dram_eff=0.588
bk0: 19200a 1641189i bk1: 19200a 1640229i bk2: 19200a 1630428i bk3: 19200a 1640303i bk4: 18224a 1653972i bk5: 18224a 1661131i bk6: 17792a 1655448i bk7: 17792a 1660064i bk8: 16532a 1663841i bk9: 16532a 1670725i bk10: 16772a 1668133i bk11: 16772a 1670178i bk12: 17348a 1660953i bk13: 17348a 1665605i bk14: 18184a 1651795i bk15: 18184a 1657447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01934
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1815200 n_nop=1366238 n_act=12585 n_pre=12569 n_req=105952 n_rd=286408 n_write=137400 bw_util=0.467
n_activity=1440864 dram_eff=0.5883
bk0: 19200a 1639992i bk1: 19200a 1642181i bk2: 19200a 1628679i bk3: 19200a 1638078i bk4: 18224a 1654555i bk5: 18224a 1658346i bk6: 17792a 1657500i bk7: 17792a 1660052i bk8: 16532a 1664703i bk9: 16532a 1668990i bk10: 16472a 1670237i bk11: 16472a 1672062i bk12: 17600a 1658782i bk13: 17600a 1661065i bk14: 18184a 1649948i bk15: 18184a 1654610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52918, Miss = 35815, Miss_rate = 0.677, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 52903, Miss = 35814, Miss_rate = 0.677, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[2]: Access = 52878, Miss = 35801, Miss_rate = 0.677, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[3]: Access = 52825, Miss = 35800, Miss_rate = 0.678, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 52800, Miss = 35788, Miss_rate = 0.678, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 52825, Miss = 35788, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 52900, Miss = 35813, Miss_rate = 0.677, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[7]: Access = 52900, Miss = 35813, Miss_rate = 0.677, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[8]: Access = 52866, Miss = 35789, Miss_rate = 0.677, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[9]: Access = 52841, Miss = 35789, Miss_rate = 0.677, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 52840, Miss = 35788, Miss_rate = 0.677, Pending_hits = 121, Reservation_fails = 1
L2_cache_bank[11]: Access = 52865, Miss = 35788, Miss_rate = 0.677, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 52928, Miss = 35813, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[13]: Access = 52928, Miss = 35813, Miss_rate = 0.677, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[14]: Access = 52853, Miss = 35788, Miss_rate = 0.677, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[15]: Access = 52828, Miss = 35788, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[16]: Access = 52853, Miss = 35801, Miss_rate = 0.677, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[17]: Access = 52878, Miss = 35801, Miss_rate = 0.677, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[18]: Access = 52903, Miss = 35813, Miss_rate = 0.677, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[19]: Access = 52891, Miss = 35813, Miss_rate = 0.677, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[20]: Access = 52841, Miss = 35801, Miss_rate = 0.678, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[21]: Access = 52840, Miss = 35801, Miss_rate = 0.678, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 787618
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3119
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 409600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5901
	minimum = 6
	maximum = 56
Network latency average = 8.45875
	minimum = 6
	maximum = 51
Slowest packet = 2300886
Flit latency average = 6.93156
	minimum = 6
	maximum = 48
Slowest flit = 6341833
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240281
	minimum = 0.0190142 (at node 5)
	maximum = 0.0285212 (at node 0)
Accepted packet rate average = 0.0240281
	minimum = 0.0190142 (at node 5)
	maximum = 0.0285212 (at node 0)
Injected flit rate average = 0.0662251
	minimum = 0.0438152 (at node 5)
	maximum = 0.0877855 (at node 34)
Accepted flit rate average= 0.0662251
	minimum = 0.0609693 (at node 5)
	maximum = 0.091454 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53581 (25 samples)
	minimum = 6 (25 samples)
	maximum = 46.32 (25 samples)
Network latency average = 8.41159 (25 samples)
	minimum = 6 (25 samples)
	maximum = 42.72 (25 samples)
Flit latency average = 6.86947 (25 samples)
	minimum = 6 (25 samples)
	maximum = 39.64 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0238023 (25 samples)
	minimum = 0.0188364 (25 samples)
	maximum = 0.0282504 (25 samples)
Accepted packet rate average = 0.0238023 (25 samples)
	minimum = 0.0188364 (25 samples)
	maximum = 0.0282504 (25 samples)
Injected flit rate average = 0.0656044 (25 samples)
	minimum = 0.0433946 (25 samples)
	maximum = 0.087028 (25 samples)
Accepted flit rate average = 0.0656044 (25 samples)
	minimum = 0.0604136 (25 samples)
	maximum = 0.0905997 (25 samples)
Injected packet size average = 2.75623 (25 samples)
Accepted packet size average = 2.75623 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 16 sec (2236 sec)
gpgpu_simulation_rate = 322550 (inst/sec)
gpgpu_simulation_rate = 3137 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39069
gpu_sim_insn = 28848876
gpu_ipc =     738.4083
gpu_tot_sim_cycle = 7276716
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     103.0782
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 12985
partiton_reqs_in_parallel = 859518
partiton_reqs_in_parallel_total    = 21506870
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0737
partiton_reqs_in_parallel_util = 859518
partiton_reqs_in_parallel_util_total    = 21506870
gpu_sim_cycle_parition_util = 39069
gpu_tot_sim_cycle_parition_util    = 977585
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.8218 GB/Sec
L2_BW_total  =      15.7559 GB/Sec
gpu_total_sim_rate=322749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15055696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125513, 120625, 120824, 125237, 125530, 120677, 120837, 125202, 33863, 32480, 32600, 22892, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 2733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:787416	W0_Idle:600996	W0_Scoreboard:29416954	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 7276715 
mrq_lat_table:547014 	86746 	60817 	130377 	161113 	125089 	70836 	29028 	1222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	812565 	396215 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1157610 	51707 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	689579 	124587 	1846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1973 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5405      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5667 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5685 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.751585  7.512295  9.624679  9.360000  8.239436  8.125000  8.661104  8.198056  9.043478  8.844994  8.678620  8.378162  9.347705  9.021477  7.983070  7.721616 
dram[1]:  8.238202  7.717895  8.770335  8.092715  7.704741  7.638889  8.773732  8.616858  8.869326  8.540398  7.835617  7.481570  9.506365  9.452884  8.092677  7.937149 
dram[2]:  7.882105  7.783784  9.187970  8.427587  7.447917  7.355967  8.872200  8.162424  9.304473  8.993027  8.583901  7.894605  9.373779  8.717250  8.165289  7.958573 
dram[3]:  7.949045  7.832636  9.007371  8.466513  7.432433  7.310838  8.644416  8.756827  8.869326  8.869326  8.249675  7.652594  9.698413  9.452884  8.204033  7.940299 
dram[4]:  8.139131  7.703704  8.833735  8.833735  7.255187  7.210310  8.579674  8.248492  9.018182  8.993027  8.654843  8.654843  8.540026  8.226439  8.414842  7.771910 
dram[5]:  8.057143  8.004367  9.109489  8.893111  7.255187  7.008016  8.248492  8.473358  8.277279  8.151707  8.040558  8.000000  9.986627  9.479548  8.176123  8.080607 
dram[6]:  8.219731  8.312925  8.727273  8.547945  7.346639  7.331237  8.328867  8.288485  9.385736  9.172119  8.469960  8.492638  8.787517  8.179234  7.893973  7.730055 
dram[7]:  8.408257  8.039474  9.551021  9.131707  7.472222  7.107724  8.579674  8.536829  8.224836  8.378162  8.495389  8.320000  9.493544  8.905787  7.806843  7.508492 
dram[8]:  8.219731  8.110620  8.851064  8.706977  7.840807  7.840807  8.150179  8.111506  9.266568  8.726768  8.029888  7.778046  8.899329  8.510911  8.055809  7.772528 
dram[9]:  8.264900  7.932203  9.407035  9.000000  7.911765  7.929705  8.092308  8.111506  8.583901  8.118710  8.214013  8.320000  9.324895  8.735178  7.998848  7.514069 
dram[10]:  8.034335  7.882105  8.470589  8.139131  8.076213  7.702643  8.536829  8.288485  9.053237  8.311757  8.015286  7.855181  9.298487  9.222374  7.827508  7.401919 
average row locality = 1212242/145981 = 8.304108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4915      4914      4992      4992      4758      4758      4589      4589      4368      4368      4290      4290      4550      4550      4785      4785 
dram[1]:      4914      4914      4914      4914      4823      4823      4589      4589      4368      4368      4290      4290      4550      4550      4785      4784 
dram[2]:      4992      4992      4914      4914      4823      4823      4576      4576      4368      4368      4290      4290      4550      4550      4706      4706 
dram[3]:      4992      4992      4914      4914      4823      4823      4576      4576      4368      4368      4316      4316      4550      4550      4706      4706 
dram[4]:      4992      4992      4914      4914      4745      4745      4628      4628      4368      4368      4316      4316      4550      4550      4707      4707 
dram[5]:      4914      4914      4992      4992      4745      4745      4628      4628      4368      4368      4316      4316      4550      4550      4707      4707 
dram[6]:      4914      4914      4992      4992      4745      4745      4628      4628      4368      4368      4316      4316      4498      4498      4785      4785 
dram[7]:      4914      4914      4992      4992      4745      4745      4628      4628      4290      4290      4368      4368      4498      4498      4785      4785 
dram[8]:      4914      4914      4992      4992      4745      4745      4628      4628      4290      4290      4368      4368      4511      4511      4785      4785 
dram[9]:      4992      4992      4992      4992      4745      4745      4628      4628      4290      4290      4368      4368      4511      4511      4720      4720 
dram[10]:      4992      4992      4992      4992      4745      4745      4628      4628      4290      4290      4290      4290      4576      4576      4720      4720 
total reads: 819122
bank skew: 4992/4290 = 1.16
chip skew: 74493/74438 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2496      2496      2262      2262      2158      2158      2080      2080      2002      2002      2171      2171      2288      2288 
dram[1]:      2418      2418      2418      2418      2327      2327      2158      2158      2080      2080      2002      2002      2171      2171      2288      2288 
dram[2]:      2496      2496      2418      2418      2327      2327      2158      2158      2080      2080      2002      2002      2171      2171      2210      2210 
dram[3]:      2496      2496      2418      2418      2327      2327      2158      2158      2080      2080      2028      2028      2171      2171      2210      2210 
dram[4]:      2496      2496      2418      2418      2249      2249      2210      2210      2080      2080      2028      2028      2171      2171      2210      2210 
dram[5]:      2418      2418      2496      2496      2249      2249      2210      2210      2080      2080      2028      2028      2171      2171      2210      2210 
dram[6]:      2418      2418      2496      2496      2249      2249      2210      2210      2080      2080      2028      2028      2119      2119      2288      2288 
dram[7]:      2418      2418      2496      2496      2249      2249      2210      2210      2002      2002      2080      2080      2119      2119      2288      2288 
dram[8]:      2418      2418      2496      2496      2249      2249      2210      2210      2002      2002      2080      2080      2119      2119      2288      2288 
dram[9]:      2496      2496      2496      2496      2249      2249      2210      2210      2002      2002      2080      2080      2119      2119      2223      2223 
dram[10]:      2496      2496      2496      2496      2249      2249      2210      2210      2002      2002      2002      2002      2184      2184      2223      2223 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       223       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       224       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       219       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       218       223       217       220       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       223       219       221       217       220       217       222       219       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       219       225       221
dram[9]:        225       222       223       219       223       219       224       219       222       216       219       217       221       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       468       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       386       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       515       392       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7feccf5cac20 :  mf: uid=16710188, sid07:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7276711), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420782 n_act=13003 n_pre=12987 n_req=110243 n_rd=297972 n_write=143000 bw_util=0.4672
n_activity=1502450 dram_eff=0.587
bk0: 19660a 1711384i bk1: 19656a 1708385i bk2: 19968a 1697236i bk3: 19968a 1706306i bk4: 19032a 1719804i bk5: 19032a 1725942i bk6: 18356a 1726164i bk7: 18356a 1730445i bk8: 17472a 1728089i bk9: 17472a 1735981i bk10: 17160a 1739264i bk11: 17160a 1738380i bk12: 18200a 1722280i bk13: 18200a 1730785i bk14: 19140a 1711685i bk15: 19140a 1720373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420390 n_act=13307 n_pre=13291 n_req=110189 n_rd=297860 n_write=142896 bw_util=0.467
n_activity=1501442 dram_eff=0.5871
bk0: 19656a 1710968i bk1: 19656a 1711015i bk2: 19656a 1701716i bk3: 19656a 1709729i bk4: 19292a 1716053i bk5: 19292a 1718631i bk6: 18356a 1721085i bk7: 18356a 1728038i bk8: 17472a 1728917i bk9: 17472a 1734802i bk10: 17160a 1738228i bk11: 17160a 1739237i bk12: 18200a 1723382i bk13: 18200a 1731714i bk14: 19140a 1713289i bk15: 19136a 1719397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420632 n_act=13240 n_pre=13224 n_req=110162 n_rd=297752 n_write=142896 bw_util=0.4669
n_activity=1497167 dram_eff=0.5886
bk0: 19968a 1706129i bk1: 19968a 1702604i bk2: 19656a 1696722i bk3: 19656a 1705393i bk4: 19292a 1714751i bk5: 19292a 1717900i bk6: 18304a 1725737i bk7: 18304a 1728518i bk8: 17472a 1726959i bk9: 17472a 1733972i bk10: 17160a 1740221i bk11: 17160a 1738535i bk12: 18200a 1721331i bk13: 18200a 1728359i bk14: 18824a 1715831i bk15: 18824a 1725206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420224 n_act=13236 n_pre=13220 n_req=110266 n_rd=297960 n_write=143104 bw_util=0.4673
n_activity=1500871 dram_eff=0.5877
bk0: 19968a 1707168i bk1: 19968a 1709410i bk2: 19656a 1701795i bk3: 19656a 1710836i bk4: 19292a 1716674i bk5: 19292a 1717080i bk6: 18304a 1722081i bk7: 18304a 1730569i bk8: 17472a 1727696i bk9: 17472a 1735093i bk10: 17264a 1735398i bk11: 17264a 1734496i bk12: 18200a 1719751i bk13: 18200a 1728486i bk14: 18824a 1716341i bk15: 18824a 1725886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=2.00824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420452 n_act=13326 n_pre=13310 n_req=110164 n_rd=297760 n_write=142896 bw_util=0.4669
n_activity=1502280 dram_eff=0.5866
bk0: 19968a 1705211i bk1: 19968a 1706837i bk2: 19656a 1699872i bk3: 19656a 1711040i bk4: 18980a 1718577i bk5: 18980a 1723769i bk6: 18512a 1726505i bk7: 18512a 1728088i bk8: 17472a 1724133i bk9: 17472a 1734014i bk10: 17264a 1737330i bk11: 17264a 1737978i bk12: 18200a 1722624i bk13: 18200a 1725518i bk14: 18828a 1714429i bk15: 18828a 1725308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420456 n_act=13324 n_pre=13308 n_req=110164 n_rd=297760 n_write=142896 bw_util=0.4669
n_activity=1503979 dram_eff=0.586
bk0: 19656a 1710139i bk1: 19656a 1712729i bk2: 19968a 1698706i bk3: 19968a 1705669i bk4: 18980a 1717846i bk5: 18980a 1722056i bk6: 18512a 1721690i bk7: 18512a 1725962i bk8: 17472a 1727563i bk9: 17472a 1733956i bk10: 17264a 1739374i bk11: 17264a 1738926i bk12: 18200a 1723450i bk13: 18200a 1728977i bk14: 18828a 1717324i bk15: 18828a 1725500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06055
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7fecad145360 :  mf: uid=16710185, sid07:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7276715), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420050 n_act=13319 n_pre=13303 n_req=110268 n_rd=297968 n_write=143104 bw_util=0.4673
n_activity=1503272 dram_eff=0.5868
bk0: 19656a 1709637i bk1: 19656a 1709419i bk2: 19968a 1694518i bk3: 19968a 1707994i bk4: 18980a 1717037i bk5: 18980a 1724873i bk6: 18512a 1726045i bk7: 18512a 1726965i bk8: 17472a 1725388i bk9: 17472a 1737370i bk10: 17264a 1738166i bk11: 17264a 1741022i bk12: 17992a 1727334i bk13: 17992a 1730551i bk14: 19140a 1711945i bk15: 19140a 1718740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420616 n_act=13244 n_pre=13228 n_req=110164 n_rd=297760 n_write=142896 bw_util=0.4669
n_activity=1500948 dram_eff=0.5872
bk0: 19656a 1709340i bk1: 19656a 1709725i bk2: 19968a 1698414i bk3: 19968a 1707129i bk4: 18980a 1718414i bk5: 18980a 1721315i bk6: 18512a 1722561i bk7: 18512a 1724687i bk8: 17160a 1730368i bk9: 17160a 1739593i bk10: 17472a 1735114i bk11: 17472a 1733469i bk12: 17992a 1725126i bk13: 17992a 1729694i bk14: 19140a 1713932i bk15: 19140a 1721405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03325
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecad0aac70 :  mf: uid=16710186, sid09:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7276712), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420376 n_act=13312 n_pre=13296 n_req=110190 n_rd=297864 n_write=142896 bw_util=0.467
n_activity=1503256 dram_eff=0.5864
bk0: 19656a 1709158i bk1: 19656a 1711081i bk2: 19968a 1693783i bk3: 19968a 1707345i bk4: 18980a 1718649i bk5: 18980a 1725011i bk6: 18512a 1722480i bk7: 18512a 1725090i bk8: 17160a 1729795i bk9: 17160a 1740007i bk10: 17472a 1735435i bk11: 17472a 1736402i bk12: 18044a 1726367i bk13: 18044a 1730240i bk14: 19140a 1714513i bk15: 19140a 1719521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04684
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420268 n_act=13262 n_pre=13246 n_req=110242 n_rd=297968 n_write=143000 bw_util=0.4672
n_activity=1501404 dram_eff=0.5874
bk0: 19968a 1706499i bk1: 19968a 1705508i bk2: 19968a 1695269i bk3: 19968a 1704835i bk4: 18980a 1719470i bk5: 18980a 1726588i bk6: 18512a 1720879i bk7: 18512a 1725859i bk8: 17160a 1730088i bk9: 17160a 1737549i bk10: 17472a 1734236i bk11: 17472a 1736628i bk12: 18044a 1727455i bk13: 18044a 1732001i bk14: 18880a 1717718i bk15: 18880a 1723722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01936
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x801ef280, atomic=0 1 entries : 0x7fecad15a280 :  mf: uid=16710187, sid09:w09, part=10, addr=0x801ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7276715), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1887744 n_nop=1420184 n_act=13409 n_pre=13393 n_req=110190 n_rd=297862 n_write=142896 bw_util=0.467
n_activity=1500504 dram_eff=0.5875
bk0: 19968a 1704862i bk1: 19968a 1707037i bk2: 19968a 1693277i bk3: 19968a 1703389i bk4: 18980a 1719630i bk5: 18980a 1723603i bk6: 18512a 1722893i bk7: 18510a 1726077i bk8: 17160a 1731092i bk9: 17160a 1736012i bk10: 17160a 1736739i bk11: 17160a 1738852i bk12: 18304a 1724908i bk13: 18304a 1727554i bk14: 18880a 1715929i bk15: 18880a 1720735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55033, Miss = 37247, Miss_rate = 0.677, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 55018, Miss = 37246, Miss_rate = 0.677, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 54992, Miss = 37233, Miss_rate = 0.677, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[3]: Access = 54938, Miss = 37232, Miss_rate = 0.678, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 54912, Miss = 37219, Miss_rate = 0.678, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[5]: Access = 54938, Miss = 37219, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 55016, Miss = 37245, Miss_rate = 0.677, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[7]: Access = 55016, Miss = 37245, Miss_rate = 0.677, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 54979, Miss = 37220, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[9]: Access = 54953, Miss = 37220, Miss_rate = 0.677, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 54953, Miss = 37220, Miss_rate = 0.677, Pending_hits = 126, Reservation_fails = 1
L2_cache_bank[11]: Access = 54979, Miss = 37220, Miss_rate = 0.677, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 55044, Miss = 37246, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 55044, Miss = 37246, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[14]: Access = 54966, Miss = 37220, Miss_rate = 0.677, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 54940, Miss = 37220, Miss_rate = 0.677, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[16]: Access = 54966, Miss = 37233, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[17]: Access = 54992, Miss = 37233, Miss_rate = 0.677, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[18]: Access = 55018, Miss = 37246, Miss_rate = 0.677, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 55005, Miss = 37246, Miss_rate = 0.677, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 54953, Miss = 37233, Miss_rate = 0.678, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[21]: Access = 54953, Miss = 37233, Miss_rate = 0.678, Pending_hits = 166, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 819122
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3263
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 387129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2871
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48319
	minimum = 6
	maximum = 42
Network latency average = 8.3663
	minimum = 6
	maximum = 37
Slowest packet = 2327049
Flit latency average = 6.80381
	minimum = 6
	maximum = 35
Slowest flit = 6419929
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238067
	minimum = 0.0188389 (at node 0)
	maximum = 0.0282584 (at node 7)
Accepted packet rate average = 0.0238067
	minimum = 0.0188389 (at node 0)
	maximum = 0.0282584 (at node 7)
Injected flit rate average = 0.0656148
	minimum = 0.0434115 (at node 0)
	maximum = 0.0869766 (at node 34)
Accepted flit rate average= 0.0656148
	minimum = 0.0604075 (at node 0)
	maximum = 0.0906112 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53379 (26 samples)
	minimum = 6 (26 samples)
	maximum = 46.1538 (26 samples)
Network latency average = 8.40985 (26 samples)
	minimum = 6 (26 samples)
	maximum = 42.5 (26 samples)
Flit latency average = 6.86694 (26 samples)
	minimum = 6 (26 samples)
	maximum = 39.4615 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0238024 (26 samples)
	minimum = 0.0188365 (26 samples)
	maximum = 0.0282507 (26 samples)
Accepted packet rate average = 0.0238024 (26 samples)
	minimum = 0.0188365 (26 samples)
	maximum = 0.0282507 (26 samples)
Injected flit rate average = 0.0656048 (26 samples)
	minimum = 0.0433952 (26 samples)
	maximum = 0.087026 (26 samples)
Accepted flit rate average = 0.0656048 (26 samples)
	minimum = 0.0604134 (26 samples)
	maximum = 0.0906002 (26 samples)
Injected packet size average = 2.75622 (26 samples)
Accepted packet size average = 2.75622 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 44 sec (2324 sec)
gpgpu_simulation_rate = 322749 (inst/sec)
gpgpu_simulation_rate = 3131 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38872
gpu_sim_insn = 28848876
gpu_ipc =     742.1506
gpu_tot_sim_cycle = 7537738
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     103.3360
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13376
partiton_reqs_in_parallel = 855184
partiton_reqs_in_parallel_total    = 22366388
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0807
partiton_reqs_in_parallel_util = 855184
partiton_reqs_in_parallel_util_total    = 22366388
gpu_sim_cycle_parition_util = 38872
gpu_tot_sim_cycle_parition_util    = 1016654
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.3936 GB/Sec
L2_BW_total  =      15.7951 GB/Sec
gpu_total_sim_rate=322935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15634924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130340, 125267, 125471, 130052, 130357, 125320, 125485, 130013, 33863, 32480, 32600, 22892, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 2764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:817709	W0_Idle:616394	W0_Scoreboard:30542148	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 7537737 
mrq_lat_table:568840 	90714 	63412 	134869 	166459 	129454 	73627 	30200 	1291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	845862 	409411 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1202065 	53747 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	715821 	129646 	1929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2048 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5391      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5401      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5405      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5404      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5667 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5390      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5685 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5403      5389      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.932292  7.690909  9.843038  9.576355  8.423611  8.289294  8.859493  8.392086  9.259668  9.059460  8.869565  8.566929  9.551300  9.223249  8.197104  7.915054 
dram[1]:  8.441241  7.914761  8.978773  8.294118  7.868365  7.802105  8.973077  8.814861  9.084011  8.751958  8.019656  7.661972  9.710710  9.656984  8.308126  8.150609 
dram[2]:  8.066390  7.967213  9.400000  8.632653  7.609856  7.517241  9.072727  8.356460  9.522727  9.208791  8.774194  8.079208  9.577503  8.916986  8.379511  8.170261 
dram[3]:  8.150944  8.033058  9.217917  8.671982  7.594262  7.471774  8.843038  8.956410  9.084011  9.084011  8.438461  7.817102  9.903546  9.656984  8.399067  8.133333 
dram[4]:  8.325481  7.886410  9.042755  9.042755  7.413088  7.367886  8.779703  8.445238  9.234159  9.208791  8.846774  8.846774  8.738423  8.422195  8.631894  7.963496 
dram[5]:  8.240260  8.187097  9.323741  9.105387  7.413088  7.164032  8.445238  8.672372  8.486076  8.359102  8.205735  8.165012 10.192700  9.683772  8.370931  8.274713 
dram[6]:  8.403974  8.497767  8.937931  8.756757  7.505176  7.505176  8.526443  8.485646  9.604585  9.389356  8.659210  8.682058  8.985620  8.372716  8.106828  7.940669 
dram[7]:  8.593679  8.222463  9.768845  9.346154  7.631579  7.264529  8.779703  8.736453  8.430412  8.585301  8.687013  8.510179  9.695346  9.104636  8.001087  7.699791 
dram[8]:  8.403974  8.294118  9.062937  8.917431  8.019912  8.019912  8.345882  8.306791  9.481159  8.937159  8.217444  7.963095  9.099075  8.707965  8.270786  7.983731 
dram[9]:  8.452174  8.116910  9.623762  9.213270  8.091517  8.091517  8.287383  8.306791  8.793011  8.323155  8.403266  8.510179  9.526971  8.933852  8.210227  7.719017 
dram[10]:  8.237288  8.083160  8.678572  8.343348  8.238636  7.880435  8.736453  8.485646  9.266289  8.518229  8.199749  8.018428  9.504736  9.428188  8.036708  7.605263 
average row locality = 1258866/148115 = 8.499248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5104      5103      5184      5184      4935      4935      4763      4763      4544      4544      4449      4449      4724      4724      4977      4977 
dram[1]:      5103      5103      5103      5103      5002      5002      4763      4763      4544      4544      4449      4449      4724      4724      4977      4976 
dram[2]:      5184      5184      5103      5103      5002      5002      4750      4750      4544      4544      4449      4449      4724      4724      4895      4895 
dram[3]:      5184      5184      5103      5103      5002      5002      4750      4750      4544      4544      4476      4476      4724      4724      4895      4895 
dram[4]:      5184      5184      5103      5103      4921      4921      4804      4804      4544      4544      4476      4476      4724      4724      4896      4896 
dram[5]:      5103      5103      5184      5184      4921      4921      4804      4804      4544      4544      4475      4475      4724      4724      4896      4896 
dram[6]:      5103      5103      5184      5184      4921      4921      4804      4804      4544      4544      4475      4475      4670      4670      4977      4977 
dram[7]:      5103      5103      5184      5184      4921      4921      4804      4804      4463      4463      4529      4529      4670      4670      4977      4977 
dram[8]:      5103      5103      5184      5184      4921      4921      4804      4804      4463      4463      4529      4529      4684      4684      4977      4977 
dram[9]:      5184      5184      5184      5184      4921      4921      4804      4804      4463      4463      4529      4529      4684      4684      4909      4909 
dram[10]:      5184      5184      5184      5184      4921      4921      4804      4804      4463      4463      4448      4448      4752      4752      4909      4909 
total reads: 850626
bank skew: 5184/4448 = 1.17
chip skew: 77359/77302 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2592      2592      2343      2343      2236      2236      2160      2160      2079      2079      2258      2258      2384      2384 
dram[1]:      2511      2511      2511      2511      2410      2410      2236      2236      2160      2160      2079      2079      2258      2258      2384      2384 
dram[2]:      2592      2592      2511      2511      2410      2410      2236      2236      2160      2160      2079      2079      2258      2258      2303      2303 
dram[3]:      2592      2592      2511      2511      2410      2410      2236      2236      2160      2160      2106      2106      2258      2258      2303      2303 
dram[4]:      2592      2592      2511      2511      2329      2329      2290      2290      2160      2160      2106      2106      2258      2258      2303      2303 
dram[5]:      2511      2511      2592      2592      2329      2329      2290      2290      2160      2160      2106      2106      2258      2258      2303      2303 
dram[6]:      2511      2511      2592      2592      2329      2329      2290      2290      2160      2160      2106      2106      2204      2204      2384      2384 
dram[7]:      2511      2511      2592      2592      2329      2329      2290      2290      2079      2079      2160      2160      2204      2204      2384      2384 
dram[8]:      2511      2511      2592      2592      2329      2329      2290      2290      2079      2079      2160      2160      2204      2204      2384      2384 
dram[9]:      2592      2592      2592      2592      2329      2329      2290      2290      2079      2079      2160      2160      2204      2204      2316      2316 
dram[10]:      2592      2592      2592      2592      2329      2329      2290      2290      2079      2079      2079      2079      2272      2272      2316      2316 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       224       219       221       217       220       219       223       218       225       221
dram[1]:        224       221       221       217       222       221       224       220       220       217       221       218       223       218       224       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       224       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       218       222       218       222       219       223       217       219       217       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        225       223       222       218       223       220       223       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       224       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       217       221       218       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       224       221
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       468       521       417       480       371       493       417       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       506       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       386       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       438       522       422       504       414       515       392       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475604 n_act=13197 n_pre=13181 n_req=114485 n_rd=309436 n_write=148504 bw_util=0.4673
n_activity=1558489 dram_eff=0.5877
bk0: 20416a 1777233i bk1: 20412a 1774057i bk2: 20736a 1762227i bk3: 20736a 1771446i bk4: 19740a 1786272i bk5: 19740a 1792679i bk6: 19052a 1792857i bk7: 19052a 1797084i bk8: 18176a 1794438i bk9: 18176a 1802619i bk10: 17796a 1806036i bk11: 17796a 1804895i bk12: 18896a 1788147i bk13: 18896a 1796978i bk14: 19908a 1776944i bk15: 19908a 1786170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475236 n_act=13497 n_pre=13481 n_req=114427 n_rd=309316 n_write=148392 bw_util=0.4671
n_activity=1557471 dram_eff=0.5878
bk0: 20412a 1776928i bk1: 20412a 1776999i bk2: 20412a 1766882i bk3: 20412a 1775607i bk4: 20008a 1782137i bk5: 20008a 1784964i bk6: 19052a 1787441i bk7: 19052a 1794608i bk8: 18176a 1795329i bk9: 18176a 1801479i bk10: 17796a 1805333i bk11: 17796a 1806454i bk12: 18896a 1789393i bk13: 18896a 1798096i bk14: 19908a 1778627i bk15: 19904a 1785063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475470 n_act=13434 n_pre=13418 n_req=114400 n_rd=309208 n_write=148392 bw_util=0.467
n_activity=1552830 dram_eff=0.5894
bk0: 20736a 1771727i bk1: 20736a 1768414i bk2: 20412a 1761991i bk3: 20412a 1771201i bk4: 20008a 1780696i bk5: 20008a 1784434i bk6: 19000a 1792203i bk7: 19000a 1795008i bk8: 18176a 1793119i bk9: 18176a 1800528i bk10: 17796a 1807331i bk11: 17796a 1805424i bk12: 18896a 1787105i bk13: 18896a 1794333i bk14: 19580a 1781148i bk15: 19580a 1790932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475042 n_act=13432 n_pre=13416 n_req=114508 n_rd=309424 n_write=148608 bw_util=0.4674
n_activity=1556715 dram_eff=0.5885
bk0: 20736a 1772712i bk1: 20736a 1775155i bk2: 20412a 1767204i bk3: 20412a 1776519i bk4: 20008a 1783065i bk5: 20008a 1783401i bk6: 19000a 1788173i bk7: 19000a 1796877i bk8: 18176a 1793870i bk9: 18176a 1801711i bk10: 17904a 1802209i bk11: 17904a 1801234i bk12: 18896a 1785512i bk13: 18896a 1794639i bk14: 19580a 1781396i bk15: 19580a 1791744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475286 n_act=13522 n_pre=13506 n_req=114402 n_rd=309216 n_write=148392 bw_util=0.467
n_activity=1558080 dram_eff=0.5874
bk0: 20736a 1770906i bk1: 20736a 1772675i bk2: 20412a 1765407i bk3: 20412a 1776723i bk4: 19684a 1784934i bk5: 19684a 1790449i bk6: 19216a 1792802i bk7: 19216a 1794609i bk8: 18176a 1790004i bk9: 18176a 1800536i bk10: 17904a 1804129i bk11: 17904a 1804841i bk12: 18896a 1788735i bk13: 18896a 1791626i bk14: 19584a 1780032i bk15: 19584a 1791024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475286 n_act=13526 n_pre=13510 n_req=114400 n_rd=309208 n_write=148392 bw_util=0.467
n_activity=1559992 dram_eff=0.5867
bk0: 20412a 1775883i bk1: 20412a 1778423i bk2: 20736a 1764025i bk3: 20736a 1771359i bk4: 19684a 1784443i bk5: 19684a 1788283i bk6: 19216a 1788224i bk7: 19216a 1792330i bk8: 18176a 1793941i bk9: 18176a 1800515i bk10: 17900a 1806349i bk11: 17900a 1805416i bk12: 18896a 1789587i bk13: 18896a 1795388i bk14: 19584a 1782791i bk15: 19584a 1791741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0574
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1474884 n_act=13511 n_pre=13495 n_req=114508 n_rd=309424 n_write=148608 bw_util=0.4674
n_activity=1559100 dram_eff=0.5876
bk0: 20412a 1775715i bk1: 20412a 1775102i bk2: 20736a 1759672i bk3: 20736a 1773681i bk4: 19684a 1783284i bk5: 19684a 1791280i bk6: 19216a 1792286i bk7: 19216a 1793212i bk8: 18176a 1791393i bk9: 18176a 1803648i bk10: 17900a 1804894i bk11: 17900a 1807969i bk12: 18680a 1793334i bk13: 18680a 1796900i bk14: 19908a 1777602i bk15: 19908a 1784340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.05503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475454 n_act=13442 n_pre=13426 n_req=114400 n_rd=309208 n_write=148392 bw_util=0.467
n_activity=1556885 dram_eff=0.5878
bk0: 20412a 1774979i bk1: 20412a 1775573i bk2: 20736a 1763442i bk3: 20736a 1773272i bk4: 19684a 1785351i bk5: 19684a 1787631i bk6: 19216a 1789179i bk7: 19216a 1791228i bk8: 17852a 1796795i bk9: 17852a 1806049i bk10: 18116a 1802208i bk11: 18116a 1800189i bk12: 18680a 1790915i bk13: 18680a 1796119i bk14: 19908a 1779412i bk15: 19908a 1787543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03095
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecad86c8f0 :  mf: uid=17352832, sid15:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7537737), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475224 n_act=13502 n_pre=13486 n_req=114428 n_rd=309318 n_write=148392 bw_util=0.4671
n_activity=1558973 dram_eff=0.5872
bk0: 20412a 1775167i bk1: 20412a 1776693i bk2: 20736a 1758852i bk3: 20736a 1773149i bk4: 19684a 1785035i bk5: 19682a 1791812i bk6: 19216a 1788596i bk7: 19216a 1791230i bk8: 17852a 1796070i bk9: 17852a 1806598i bk10: 18116a 1802397i bk11: 18116a 1802969i bk12: 18736a 1792753i bk13: 18736a 1796388i bk14: 19908a 1780043i bk15: 19908a 1785277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04617
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475110 n_act=13454 n_pre=13438 n_req=114480 n_rd=309424 n_write=148496 bw_util=0.4673
n_activity=1557207 dram_eff=0.5881
bk0: 20736a 1772054i bk1: 20736a 1770824i bk2: 20736a 1760131i bk3: 20736a 1770508i bk4: 19684a 1785864i bk5: 19684a 1793077i bk6: 19216a 1787530i bk7: 19216a 1792169i bk8: 17852a 1796433i bk9: 17852a 1804306i bk10: 18116a 1801307i bk11: 18116a 1803043i bk12: 18736a 1793336i bk13: 18736a 1798040i bk14: 19636a 1783654i bk15: 19636a 1789940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.01818
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1959922 n_nop=1475028 n_act=13599 n_pre=13583 n_req=114428 n_rd=309320 n_write=148392 bw_util=0.4671
n_activity=1556456 dram_eff=0.5881
bk0: 20736a 1771141i bk1: 20736a 1772862i bk2: 20736a 1758505i bk3: 20736a 1769480i bk4: 19684a 1785903i bk5: 19684a 1790367i bk6: 19216a 1788942i bk7: 19216a 1792411i bk8: 17852a 1797492i bk9: 17852a 1802333i bk10: 17792a 1803429i bk11: 17792a 1805773i bk12: 19008a 1791197i bk13: 19008a 1793545i bk14: 19636a 1781591i bk15: 19636a 1787056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57147, Miss = 38680, Miss_rate = 0.677, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 57133, Miss = 38679, Miss_rate = 0.677, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[2]: Access = 57106, Miss = 38665, Miss_rate = 0.677, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[3]: Access = 57051, Miss = 38664, Miss_rate = 0.678, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 57024, Miss = 38651, Miss_rate = 0.678, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[5]: Access = 57051, Miss = 38651, Miss_rate = 0.677, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 57132, Miss = 38678, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[7]: Access = 57132, Miss = 38678, Miss_rate = 0.677, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 57093, Miss = 38652, Miss_rate = 0.677, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[9]: Access = 57066, Miss = 38652, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[10]: Access = 57065, Miss = 38651, Miss_rate = 0.677, Pending_hits = 130, Reservation_fails = 1
L2_cache_bank[11]: Access = 57092, Miss = 38651, Miss_rate = 0.677, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 57160, Miss = 38678, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[13]: Access = 57160, Miss = 38678, Miss_rate = 0.677, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[14]: Access = 57079, Miss = 38651, Miss_rate = 0.677, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 57052, Miss = 38651, Miss_rate = 0.677, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[16]: Access = 57079, Miss = 38665, Miss_rate = 0.677, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[17]: Access = 57106, Miss = 38665, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[18]: Access = 57133, Miss = 38678, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 57120, Miss = 38678, Miss_rate = 0.677, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[20]: Access = 57066, Miss = 38665, Miss_rate = 0.678, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[21]: Access = 57065, Miss = 38665, Miss_rate = 0.678, Pending_hits = 170, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 850626
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3339
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 442368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57751
	minimum = 6
	maximum = 46
Network latency average = 8.45375
	minimum = 6
	maximum = 43
Slowest packet = 2499629
Flit latency average = 6.93112
	minimum = 6
	maximum = 39
Slowest flit = 6865251
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239273
	minimum = 0.0189344 (at node 0)
	maximum = 0.0284016 (at node 15)
Accepted packet rate average = 0.0239273
	minimum = 0.0189344 (at node 0)
	maximum = 0.0284016 (at node 15)
Injected flit rate average = 0.0659474
	minimum = 0.0436315 (at node 0)
	maximum = 0.0874174 (at node 34)
Accepted flit rate average= 0.0659474
	minimum = 0.0607136 (at node 0)
	maximum = 0.0910705 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53541 (27 samples)
	minimum = 6 (27 samples)
	maximum = 46.1481 (27 samples)
Network latency average = 8.41147 (27 samples)
	minimum = 6 (27 samples)
	maximum = 42.5185 (27 samples)
Flit latency average = 6.86932 (27 samples)
	minimum = 6 (27 samples)
	maximum = 39.4444 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0238071 (27 samples)
	minimum = 0.0188401 (27 samples)
	maximum = 0.0282563 (27 samples)
Accepted packet rate average = 0.0238071 (27 samples)
	minimum = 0.0188401 (27 samples)
	maximum = 0.0282563 (27 samples)
Injected flit rate average = 0.0656175 (27 samples)
	minimum = 0.043404 (27 samples)
	maximum = 0.0870405 (27 samples)
Accepted flit rate average = 0.0656175 (27 samples)
	minimum = 0.0604245 (27 samples)
	maximum = 0.0906176 (27 samples)
Injected packet size average = 2.75622 (27 samples)
Accepted packet size average = 2.75622 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 12 sec (2412 sec)
gpgpu_simulation_rate = 322935 (inst/sec)
gpgpu_simulation_rate = 3125 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39053
gpu_sim_insn = 28848876
gpu_ipc =     738.7109
gpu_tot_sim_cycle = 7798941
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     103.5741
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13609
partiton_reqs_in_parallel = 859166
partiton_reqs_in_parallel_total    = 23221572
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0877
partiton_reqs_in_parallel_util = 859166
partiton_reqs_in_parallel_util_total    = 23221572
gpu_sim_cycle_parition_util = 39053
gpu_tot_sim_cycle_parition_util    = 1055526
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.8680 GB/Sec
L2_BW_total  =      15.8313 GB/Sec
gpu_total_sim_rate=323236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16214152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135167, 129905, 130119, 134869, 135184, 129959, 130132, 134823, 38695, 37115, 37257, 24091, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 2789
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1345
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:847475	W0_Idle:631656	W0_Scoreboard:31685515	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 7798940 
mrq_lat_table:588273 	93382 	65483 	140386 	173561 	135100 	76724 	31267 	1314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	874786 	426981 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1246556 	55750 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	742462 	134335 	1983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2125 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5667 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5685 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.787969  7.534351  9.622911  9.354988  8.307693  8.164146  8.712231  8.200903  9.041667  8.902564  8.731958  8.303922  9.351421  9.024938  7.992655  7.780388 
dram[1]:  8.311579  7.817822  8.753881  8.106776  7.684631  7.638889  8.796610  8.670645  8.879795  8.615385  7.860789  7.446154  9.523685  9.523685  8.111821  7.983229 
dram[2]:  7.875000  7.753846  9.224299  8.435898  7.504873  7.432433  8.909091  8.148314  9.358491  9.041667  8.620865  7.897436  9.400000  8.741546  8.148796  8.008602 
dram[3]:  7.968379  7.859649  8.972727  8.472103  7.490273  7.305503  8.674642  8.800971  8.971577  8.948454  8.352078  7.746032  9.728495  9.523685  8.184615  7.974304 
dram[4]:  8.145454  7.724138  8.891891  8.871910  7.326848  7.270270  8.643192  8.330317  9.018182  8.971577  8.692112  8.692112  8.535378  8.262557  8.416949  7.783699 
dram[5]:  8.106776  8.040733  9.081081  8.861539  7.270270  7.013035  8.292792  8.464368  8.306220  8.188680  8.037647  7.944186 10.052778  9.498688  8.158817  8.087948 
dram[6]:  8.225000  8.311579  8.765218  8.597015  7.355469  7.298450  8.349206  8.292792  9.383783  9.136842  8.497513  8.497513  8.797531  8.209678  7.942648  7.788343 
dram[7]:  8.508620  8.140206  9.531915  9.122172  7.516966  7.132576  8.562791  8.523149  8.223301  8.406948  8.488997  8.346154  9.501333  8.929825  7.780388  7.549058 
dram[8]:  8.311579  8.157024  8.960000  8.784314  7.911765  7.797101  8.128036  8.092308  9.256830  8.754522  8.018476  7.819820  8.880597  8.540669  8.094581  7.780388 
dram[9]:  8.313402  7.968379  9.420561  9.000000  7.945148  8.012766  8.092308  8.128036  8.598985  8.144231  8.266666  8.326139  9.370079  8.750000  8.031149  7.544904 
dram[10]:  8.080160  7.921414  8.506330  8.195122  8.098925  7.701431  8.562791  8.368182  9.083110  8.344828  8.028436  7.897436  9.333333  9.285714  7.837526  7.439801 
average row locality = 1305490/156727 = 8.329707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5293      5292      5376      5376      5124      5124      4942      4942      4704      4704      4620      4620      4900      4900      5153      5153 
dram[1]:      5292      5292      5292      5292      5194      5194      4942      4942      4704      4704      4620      4620      4900      4900      5153      5152 
dram[2]:      5376      5376      5292      5292      5194      5194      4928      4928      4704      4704      4620      4620      4900      4900      5068      5068 
dram[3]:      5376      5376      5292      5292      5194      5194      4928      4928      4704      4704      4648      4648      4900      4900      5068      5068 
dram[4]:      5376      5376      5292      5292      5110      5110      4984      4984      4704      4704      4648      4648      4900      4900      5069      5069 
dram[5]:      5292      5292      5376      5376      5110      5110      4984      4984      4704      4704      4648      4648      4900      4900      5069      5069 
dram[6]:      5292      5292      5376      5376      5110      5110      4984      4984      4704      4704      4648      4648      4844      4844      5153      5153 
dram[7]:      5292      5292      5376      5376      5110      5110      4984      4984      4620      4620      4704      4704      4844      4844      5153      5153 
dram[8]:      5292      5292      5376      5376      5110      5110      4984      4984      4620      4620      4704      4704      4858      4858      5153      5153 
dram[9]:      5376      5376      5376      5376      5110      5110      4984      4984      4620      4620      4704      4704      4858      4858      5083      5083 
dram[10]:      5376      5376      5376      5376      5110      5110      4984      4984      4620      4620      4620      4620      4928      4928      5083      5083 
total reads: 882130
bank skew: 5376/4620 = 1.16
chip skew: 80223/80164 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2688      2688      2436      2436      2324      2324      2240      2240      2156      2156      2338      2338      2464      2464 
dram[1]:      2604      2604      2604      2604      2506      2506      2324      2324      2240      2240      2156      2156      2338      2338      2464      2464 
dram[2]:      2688      2688      2604      2604      2506      2506      2324      2324      2240      2240      2156      2156      2338      2338      2380      2380 
dram[3]:      2688      2688      2604      2604      2506      2506      2324      2324      2240      2240      2184      2184      2338      2338      2380      2380 
dram[4]:      2688      2688      2604      2604      2422      2422      2380      2380      2240      2240      2184      2184      2338      2338      2380      2380 
dram[5]:      2604      2604      2688      2688      2422      2422      2380      2380      2240      2240      2184      2184      2338      2338      2380      2380 
dram[6]:      2604      2604      2688      2688      2422      2422      2380      2380      2240      2240      2184      2184      2282      2282      2464      2464 
dram[7]:      2604      2604      2688      2688      2422      2422      2380      2380      2156      2156      2240      2240      2282      2282      2464      2464 
dram[8]:      2604      2604      2688      2688      2422      2422      2380      2380      2156      2156      2240      2240      2282      2282      2464      2464 
dram[9]:      2688      2688      2688      2688      2422      2422      2380      2380      2156      2156      2240      2240      2282      2282      2394      2394 
dram[10]:      2688      2688      2688      2688      2422      2422      2380      2380      2156      2156      2156      2156      2352      2352      2394      2394 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       224       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       218       223       217       220       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        226       224       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       219       225       221
dram[9]:        225       222       223       219       223       219       224       219       222       216       219       217       221       219       225       221
dram[10]:        225       223       222       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       487       521       417       480       400       522       487       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       533       407       490       440       497       543       644       434       587       523
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       387       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       476       522       422       504       414       515       392       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529626 n_act=13967 n_pre=13951 n_req=118723 n_rd=320892 n_write=154000 bw_util=0.4673
n_activity=1616869 dram_eff=0.5874
bk0: 21172a 1842274i bk1: 21168a 1839294i bk2: 21504a 1826638i bk3: 21504a 1836306i bk4: 20496a 1851573i bk5: 20496a 1858220i bk6: 19768a 1858543i bk7: 19768a 1862997i bk8: 18816a 1860437i bk9: 18816a 1869043i bk10: 18480a 1872078i bk11: 18480a 1870589i bk12: 19600a 1853530i bk13: 19600a 1862845i bk14: 20612a 1842739i bk15: 20612a 1852222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529226 n_act=14283 n_pre=14267 n_req=118665 n_rd=320772 n_write=153888 bw_util=0.4671
n_activity=1615843 dram_eff=0.5875
bk0: 21168a 1842112i bk1: 21168a 1842258i bk2: 21168a 1831225i bk3: 21168a 1840522i bk4: 20776a 1847192i bk5: 20776a 1849920i bk6: 19768a 1852400i bk7: 19768a 1860482i bk8: 18816a 1861342i bk9: 18816a 1867858i bk10: 18480a 1871589i bk11: 18480a 1872968i bk12: 19600a 1855214i bk13: 19600a 1864840i bk14: 20612a 1844042i bk15: 20608a 1850530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02391
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529472 n_act=14218 n_pre=14202 n_req=118636 n_rd=320656 n_write=153888 bw_util=0.467
n_activity=1611599 dram_eff=0.5889
bk0: 21504a 1836378i bk1: 21504a 1832964i bk2: 21168a 1826430i bk3: 21168a 1836245i bk4: 20776a 1846167i bk5: 20776a 1849823i bk6: 19712a 1857751i bk7: 19712a 1861074i bk8: 18816a 1859139i bk9: 18816a 1867359i bk10: 18480a 1873909i bk11: 18480a 1871286i bk12: 19600a 1852744i bk13: 19600a 1860302i bk14: 20272a 1846750i bk15: 20272a 1857092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801ef680, atomic=0 1 entries : 0x7fecadf3ec20 :  mf: uid=17995475, sid25:w11, part=3, addr=0x801ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7798940), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529080 n_act=14190 n_pre=14174 n_req=118748 n_rd=320880 n_write=154112 bw_util=0.4674
n_activity=1615384 dram_eff=0.5881
bk0: 21504a 1837562i bk1: 21504a 1840074i bk2: 21168a 1832067i bk3: 21168a 1841241i bk4: 20776a 1848275i bk5: 20776a 1848344i bk6: 19712a 1853419i bk7: 19712a 1862525i bk8: 18816a 1860406i bk9: 18816a 1868140i bk10: 18592a 1868532i bk11: 18592a 1867738i bk12: 19600a 1851388i bk13: 19600a 1860999i bk14: 20272a 1847151i bk15: 20272a 1857410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529312 n_act=14294 n_pre=14278 n_req=118638 n_rd=320664 n_write=153888 bw_util=0.467
n_activity=1616743 dram_eff=0.587
bk0: 21504a 1835935i bk1: 21504a 1837306i bk2: 21168a 1829984i bk3: 21168a 1841741i bk4: 20440a 1849857i bk5: 20440a 1856090i bk6: 19936a 1858414i bk7: 19936a 1860625i bk8: 18816a 1855924i bk9: 18816a 1866983i bk10: 18592a 1870362i bk11: 18592a 1870867i bk12: 19600a 1854612i bk13: 19600a 1857705i bk14: 20276a 1845900i bk15: 20276a 1857466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529236 n_act=14332 n_pre=14316 n_req=118638 n_rd=320664 n_write=153888 bw_util=0.467
n_activity=1618456 dram_eff=0.5864
bk0: 21168a 1840961i bk1: 21168a 1843341i bk2: 21504a 1828440i bk3: 21504a 1836137i bk4: 20440a 1849113i bk5: 20440a 1853350i bk6: 19936a 1853145i bk7: 19936a 1857849i bk8: 18816a 1860260i bk9: 18816a 1866831i bk10: 18592a 1872580i bk11: 18592a 1871729i bk12: 19600a 1855611i bk13: 19600a 1861406i bk14: 20276a 1848409i bk15: 20276a 1857727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06306
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1528818 n_act=14317 n_pre=14301 n_req=118750 n_rd=320888 n_write=154112 bw_util=0.4674
n_activity=1617886 dram_eff=0.5872
bk0: 21168a 1840917i bk1: 21168a 1840251i bk2: 21504a 1823765i bk3: 21504a 1838551i bk4: 20440a 1848117i bk5: 20440a 1856288i bk6: 19936a 1857686i bk7: 19936a 1858950i bk8: 18816a 1857142i bk9: 18816a 1870184i bk10: 18592a 1870569i bk11: 18592a 1874057i bk12: 19376a 1859285i bk13: 19376a 1863027i bk14: 20612a 1843004i bk15: 20612a 1850638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06587
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529448 n_act=14226 n_pre=14210 n_req=118638 n_rd=320664 n_write=153888 bw_util=0.467
n_activity=1615293 dram_eff=0.5876
bk0: 21168a 1839947i bk1: 21168a 1840476i bk2: 21504a 1828042i bk3: 21504a 1838253i bk4: 20440a 1850768i bk5: 20440a 1852869i bk6: 19936a 1854584i bk7: 19936a 1856599i bk8: 18480a 1863137i bk9: 18480a 1872220i bk10: 18816a 1868695i bk11: 18816a 1866203i bk12: 19376a 1856543i bk13: 19376a 1862217i bk14: 20612a 1844926i bk15: 20612a 1853650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7fecae0c1e60 :  mf: uid=17995476, sid25:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7798940), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529210 n_act=14290 n_pre=14274 n_req=118666 n_rd=320774 n_write=153888 bw_util=0.4671
n_activity=1617433 dram_eff=0.5869
bk0: 21168a 1840622i bk1: 21168a 1841374i bk2: 21504a 1823334i bk3: 21504a 1837694i bk4: 20440a 1849982i bk5: 20440a 1856925i bk6: 19936a 1853936i bk7: 19934a 1856735i bk8: 18480a 1862219i bk9: 18480a 1872956i bk10: 18816a 1868137i bk11: 18816a 1868812i bk12: 19432a 1858702i bk13: 19432a 1862859i bk14: 20612a 1845983i bk15: 20612a 1851127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04928
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529100 n_act=14232 n_pre=14216 n_req=118722 n_rd=320888 n_write=154000 bw_util=0.4673
n_activity=1615802 dram_eff=0.5878
bk0: 21504a 1836750i bk1: 21504a 1835563i bk2: 21504a 1824996i bk3: 21504a 1835340i bk4: 20440a 1851162i bk5: 20440a 1858836i bk6: 19936a 1852965i bk7: 19936a 1857695i bk8: 18480a 1862202i bk9: 18480a 1870967i bk10: 18816a 1867637i bk11: 18816a 1869303i bk12: 19432a 1859144i bk13: 19432a 1863973i bk14: 20332a 1849376i bk15: 20332a 1856039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02501
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032436 n_nop=1529030 n_act=14379 n_pre=14363 n_req=118666 n_rd=320776 n_write=153888 bw_util=0.4671
n_activity=1614876 dram_eff=0.5879
bk0: 21504a 1836033i bk1: 21504a 1837379i bk2: 21504a 1822913i bk3: 21504a 1834505i bk4: 20440a 1850886i bk5: 20440a 1855751i bk6: 19936a 1854095i bk7: 19936a 1857958i bk8: 18480a 1863506i bk9: 18480a 1869231i bk10: 18480a 1869433i bk11: 18480a 1871901i bk12: 19712a 1856982i bk13: 19712a 1860001i bk14: 20332a 1846961i bk15: 20332a 1852734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59262, Miss = 40112, Miss_rate = 0.677, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[1]: Access = 59248, Miss = 40111, Miss_rate = 0.677, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[2]: Access = 59220, Miss = 40097, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 59164, Miss = 40096, Miss_rate = 0.678, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[4]: Access = 59136, Miss = 40082, Miss_rate = 0.678, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[5]: Access = 59164, Miss = 40082, Miss_rate = 0.677, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[6]: Access = 59248, Miss = 40110, Miss_rate = 0.677, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 59248, Miss = 40110, Miss_rate = 0.677, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[8]: Access = 59206, Miss = 40083, Miss_rate = 0.677, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[9]: Access = 59178, Miss = 40083, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[10]: Access = 59178, Miss = 40083, Miss_rate = 0.677, Pending_hits = 135, Reservation_fails = 1
L2_cache_bank[11]: Access = 59206, Miss = 40083, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[12]: Access = 59276, Miss = 40111, Miss_rate = 0.677, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[13]: Access = 59276, Miss = 40111, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[14]: Access = 59192, Miss = 40083, Miss_rate = 0.677, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 59164, Miss = 40083, Miss_rate = 0.677, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[16]: Access = 59192, Miss = 40097, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 59220, Miss = 40097, Miss_rate = 0.677, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[18]: Access = 59248, Miss = 40111, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 59234, Miss = 40111, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[20]: Access = 59178, Miss = 40097, Miss_rate = 0.678, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 59178, Miss = 40097, Miss_rate = 0.678, Pending_hits = 179, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 882130
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3523
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 458752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51474
	minimum = 6
	maximum = 44
Network latency average = 8.38869
	minimum = 6
	maximum = 40
Slowest packet = 2513056
Flit latency average = 6.83281
	minimum = 6
	maximum = 36
Slowest flit = 7138167
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238164
	minimum = 0.0188467 (at node 1)
	maximum = 0.02827 (at node 23)
Accepted packet rate average = 0.0238164
	minimum = 0.0188467 (at node 1)
	maximum = 0.02827 (at node 23)
Injected flit rate average = 0.0656417
	minimum = 0.0434293 (at node 1)
	maximum = 0.0870122 (at node 34)
Accepted flit rate average= 0.0656417
	minimum = 0.0604322 (at node 1)
	maximum = 0.0906484 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53467 (28 samples)
	minimum = 6 (28 samples)
	maximum = 46.0714 (28 samples)
Network latency average = 8.41066 (28 samples)
	minimum = 6 (28 samples)
	maximum = 42.4286 (28 samples)
Flit latency average = 6.86802 (28 samples)
	minimum = 6 (28 samples)
	maximum = 39.3214 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0238074 (28 samples)
	minimum = 0.0188404 (28 samples)
	maximum = 0.0282568 (28 samples)
Accepted packet rate average = 0.0238074 (28 samples)
	minimum = 0.0188404 (28 samples)
	maximum = 0.0282568 (28 samples)
Injected flit rate average = 0.0656184 (28 samples)
	minimum = 0.0434049 (28 samples)
	maximum = 0.0870395 (28 samples)
Accepted flit rate average = 0.0656184 (28 samples)
	minimum = 0.0604248 (28 samples)
	maximum = 0.0906187 (28 samples)
Injected packet size average = 2.75622 (28 samples)
Accepted packet size average = 2.75622 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 39 sec (2499 sec)
gpgpu_simulation_rate = 323236 (inst/sec)
gpgpu_simulation_rate = 3120 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38828
gpu_sim_insn = 28848876
gpu_ipc =     742.9916
gpu_tot_sim_cycle = 8059919
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     103.7997
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14119
partiton_reqs_in_parallel = 854216
partiton_reqs_in_parallel_total    = 24080738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0937
partiton_reqs_in_parallel_util = 854216
partiton_reqs_in_parallel_util_total    = 24080738
gpu_sim_cycle_parition_util = 38828
gpu_tot_sim_cycle_parition_util    = 1094579
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.5221 GB/Sec
L2_BW_total  =      15.8655 GB/Sec
gpu_total_sim_rate=324019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16793380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139994, 134543, 134766, 139684, 140011, 134598, 134779, 139633, 38695, 37115, 37257, 24091, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 2821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:877539	W0_Idle:646847	W0_Scoreboard:32808832	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 221 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 8059918 
mrq_lat_table:610251 	97386 	67993 	144746 	178693 	139532 	79619 	32494 	1400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	908046 	440210 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1290885 	57915 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	768815 	139286 	2063 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2200 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5508      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5517      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5455      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5513      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5667 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5685 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5511      5661 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.956226  7.700565  9.825882  9.556064  8.461039  8.317021  8.897041  8.381271  9.242619  9.102402  8.887199  8.458384  9.540712  9.212531  8.191710  7.976791 
dram[1]:  8.483402  7.986328  8.947484  8.294118  7.836614  7.790606  8.982079  8.855124  9.079445  8.812730  8.032073  7.613463  9.713731  9.713731  8.294858  8.165289 
dram[2]:  8.046243  7.924098  9.421659  8.626582  7.670520  7.582857  9.095757  8.328524  9.561753  9.242619  8.775970  8.032073  9.589514  8.927381  8.347733  8.205945 
dram[3]:  8.156250  8.030769  9.168161  8.663136  7.641075  7.455056  8.859504  8.986826  9.171974  9.148665  8.528347  7.917133  9.919312  9.713731  8.365801  8.154009 
dram[4]:  8.318725  7.894140  9.086667  9.066519  7.474088  7.417143  8.829664  8.513967  9.218950  9.171974  8.870766  8.848560  8.719768  8.444819  8.618729  7.978328 
dram[5]:  8.277328  8.210843  9.280000  9.058568  7.417143  7.158088  8.476085  8.649262  8.500590  8.381840  8.210220  8.115958 10.244535  9.688630  8.339806  8.268449 
dram[6]:  8.396304  8.483402  8.961373  8.791579  7.517375  7.459770  8.533034  8.476085  9.587217  9.338521  8.673619  8.652387  8.981751  8.389772  8.141091  7.984848 
dram[7]:  8.681529  8.310976  9.734265  9.321428  7.665354  7.278505  8.748565  8.708571  8.414371  8.599755  8.646210  8.502958  9.688976  9.114815  7.976791  7.742409 
dram[8]:  8.483402  8.327902  9.157895  8.980645  8.078838  7.963190  8.309706  8.273616  9.456259  8.950318  8.192702  7.992214  9.066176  8.724056  8.294858  7.976791 
dram[9]:  8.487804  8.140351  9.622120  9.198237  8.095634  8.163522  8.273616  8.309706  8.793492  8.334519  8.423212  8.482881  9.558140  8.934783  8.227996  7.735793 
dram[10]:  8.252964  8.093023  8.700000  8.385542  8.267516  7.866667  8.748565  8.552189  9.281374  8.537060  8.200000  8.067894  9.525252  9.477386  8.032091  7.629302 
average row locality = 1352114/158879 = 8.510338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5482      5481      5568      5568      5301      5301      5116      5116      4880      4880      4779      4779      5074      5074      5345      5345 
dram[1]:      5481      5481      5481      5481      5373      5373      5116      5116      4880      4880      4779      4779      5074      5074      5345      5344 
dram[2]:      5568      5568      5481      5481      5373      5373      5102      5102      4880      4880      4779      4779      5074      5074      5257      5257 
dram[3]:      5568      5568      5481      5481      5373      5373      5102      5102      4880      4880      4808      4808      5074      5074      5257      5257 
dram[4]:      5568      5568      5481      5481      5286      5286      5160      5160      4880      4880      4808      4808      5074      5074      5258      5258 
dram[5]:      5481      5481      5568      5568      5286      5286      5160      5160      4880      4880      4807      4807      5074      5074      5258      5258 
dram[6]:      5481      5481      5568      5568      5286      5286      5160      5160      4880      4880      4807      4807      5016      5016      5345      5345 
dram[7]:      5481      5481      5568      5568      5286      5286      5160      5160      4793      4793      4865      4865      5016      5016      5345      5345 
dram[8]:      5481      5481      5568      5568      5286      5286      5160      5160      4793      4793      4865      4865      5031      5031      5345      5345 
dram[9]:      5568      5568      5568      5568      5286      5286      5160      5160      4793      4793      4865      4865      5031      5031      5272      5272 
dram[10]:      5568      5568      5568      5568      5286      5286      5160      5160      4793      4793      4778      4778      5104      5104      5272      5272 
total reads: 913634
bank skew: 5568/4778 = 1.17
chip skew: 83089/83028 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2784      2784      2517      2517      2402      2402      2320      2320      2233      2233      2425      2425      2560      2560 
dram[1]:      2697      2697      2697      2697      2589      2589      2402      2402      2320      2320      2233      2233      2425      2425      2560      2560 
dram[2]:      2784      2784      2697      2697      2589      2589      2402      2402      2320      2320      2233      2233      2425      2425      2473      2473 
dram[3]:      2784      2784      2697      2697      2589      2589      2402      2402      2320      2320      2262      2262      2425      2425      2473      2473 
dram[4]:      2784      2784      2697      2697      2502      2502      2460      2460      2320      2320      2262      2262      2425      2425      2473      2473 
dram[5]:      2697      2697      2784      2784      2502      2502      2460      2460      2320      2320      2262      2262      2425      2425      2473      2473 
dram[6]:      2697      2697      2784      2784      2502      2502      2460      2460      2320      2320      2262      2262      2367      2367      2560      2560 
dram[7]:      2697      2697      2784      2784      2502      2502      2460      2460      2233      2233      2320      2320      2367      2367      2560      2560 
dram[8]:      2697      2697      2784      2784      2502      2502      2460      2460      2233      2233      2320      2320      2367      2367      2560      2560 
dram[9]:      2784      2784      2784      2784      2502      2502      2460      2460      2233      2233      2320      2320      2367      2367      2487      2487 
dram[10]:      2784      2784      2784      2784      2502      2502      2460      2460      2233      2233      2233      2233      2440      2440      2487      2487 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       220       224       219       221       217       220       219       223       218       226       221
dram[1]:        224       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       224       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       224       222       218       224       220       223       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       220       222       216       219       217       221       219       225       221
dram[10]:        225       223       222       218       222       219       223       219       221       218       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       487       521       417       480       400       522       487       514       620       535       544
dram[1]:        528       538       516       439       508       505       526       423       522       400       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       675       485       536       521
dram[3]:        504       520       614       452       517       462       490       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       526       463       505       397       523       401       447       433       521       554
dram[6]:        542       555       514       445       526       519       533       407       490       440       497       543       644       434       587       534
dram[7]:        558       550       431       460       455       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       387       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       476       522       422       504       414       515       392       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x803ef680, atomic=0 1 entries : 0x7fecae6cc0f0 :  mf: uid=18638120, sid05:w11, part=0, addr=0x803ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8059918), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1584360 n_act=14165 n_pre=14149 n_req=122965 n_rd=332355 n_write=159504 bw_util=0.4674
n_activity=1672460 dram_eff=0.5882
bk0: 21928a 1907825i bk1: 21924a 1905063i bk2: 22272a 1891667i bk3: 22272a 1901723i bk4: 21204a 1917629i bk5: 21203a 1924665i bk6: 20464a 1925110i bk7: 20464a 1929543i bk8: 19520a 1926436i bk9: 19520a 1935435i bk10: 19116a 1938642i bk11: 19116a 1937009i bk12: 20296a 1919345i bk13: 20296a 1928969i bk14: 21380a 1907883i bk15: 21380a 1917513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583975 n_act=14481 n_pre=14465 n_req=122903 n_rd=332228 n_write=159384 bw_util=0.4672
n_activity=1671649 dram_eff=0.5882
bk0: 21924a 1907249i bk1: 21924a 1907864i bk2: 21924a 1896624i bk3: 21924a 1906064i bk4: 21492a 1913321i bk5: 21492a 1916567i bk6: 20464a 1918642i bk7: 20464a 1926953i bk8: 19520a 1927655i bk9: 19520a 1934090i bk10: 19116a 1938047i bk11: 19116a 1939829i bk12: 20296a 1921540i bk13: 20296a 1930906i bk14: 21380a 1909262i bk15: 21376a 1916187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02628
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1584221 n_act=14416 n_pre=14400 n_req=122874 n_rd=332112 n_write=159384 bw_util=0.4671
n_activity=1667223 dram_eff=0.5896
bk0: 22272a 1901949i bk1: 22272a 1898671i bk2: 21924a 1891807i bk3: 21924a 1901846i bk4: 21492a 1912105i bk5: 21492a 1916074i bk6: 20408a 1924006i bk7: 20408a 1927269i bk8: 19520a 1925460i bk9: 19520a 1933817i bk10: 19116a 1940410i bk11: 19116a 1937487i bk12: 20296a 1918792i bk13: 20296a 1926063i bk14: 21028a 1911823i bk15: 21028a 1922798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583817 n_act=14386 n_pre=14370 n_req=122990 n_rd=332344 n_write=159616 bw_util=0.4675
n_activity=1671333 dram_eff=0.5887
bk0: 22272a 1903194i bk1: 22272a 1905643i bk2: 21924a 1897179i bk3: 21924a 1906808i bk4: 21492a 1914674i bk5: 21492a 1914412i bk6: 20408a 1919619i bk7: 20408a 1929177i bk8: 19520a 1926620i bk9: 19520a 1934375i bk10: 19232a 1934686i bk11: 19232a 1934282i bk12: 20296a 1917191i bk13: 20296a 1926890i bk14: 21028a 1912574i bk15: 21028a 1923385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1584065 n_act=14490 n_pre=14474 n_req=122876 n_rd=332120 n_write=159384 bw_util=0.4671
n_activity=1672711 dram_eff=0.5877
bk0: 22272a 1901186i bk1: 22272a 1903128i bk2: 21924a 1895285i bk3: 21924a 1907395i bk4: 21144a 1916321i bk5: 21144a 1922781i bk6: 20640a 1924596i bk7: 20640a 1926925i bk8: 19520a 1922246i bk9: 19520a 1933329i bk10: 19232a 1937265i bk11: 19232a 1937394i bk12: 20296a 1920901i bk13: 20296a 1923500i bk14: 21032a 1911311i bk15: 21032a 1923281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583993 n_act=14530 n_pre=14514 n_req=122874 n_rd=332112 n_write=159384 bw_util=0.4671
n_activity=1674451 dram_eff=0.5871
bk0: 21924a 1906224i bk1: 21924a 1909037i bk2: 22272a 1893514i bk3: 22272a 1901870i bk4: 21144a 1915405i bk5: 21144a 1919609i bk6: 20640a 1919336i bk7: 20640a 1924294i bk8: 19520a 1926101i bk9: 19520a 1933243i bk10: 19228a 1939409i bk11: 19228a 1938509i bk12: 20296a 1921818i bk13: 20296a 1927681i bk14: 21032a 1914234i bk15: 21032a 1923301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583571 n_act=14509 n_pre=14493 n_req=122990 n_rd=332344 n_write=159616 bw_util=0.4675
n_activity=1673597 dram_eff=0.5879
bk0: 21924a 1906592i bk1: 21924a 1905637i bk2: 22272a 1888890i bk3: 22272a 1903830i bk4: 21144a 1914410i bk5: 21144a 1922818i bk6: 20640a 1924081i bk7: 20640a 1925036i bk8: 19520a 1923173i bk9: 19520a 1936538i bk10: 19228a 1937281i bk11: 19228a 1940925i bk12: 20064a 1925350i bk13: 20064a 1928955i bk14: 21380a 1908190i bk15: 21380a 1916071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.06702
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1584205 n_act=14424 n_pre=14408 n_req=122874 n_rd=332112 n_write=159384 bw_util=0.4671
n_activity=1670861 dram_eff=0.5883
bk0: 21924a 1905717i bk1: 21924a 1906042i bk2: 22272a 1893162i bk3: 22272a 1903726i bk4: 21144a 1917145i bk5: 21144a 1919426i bk6: 20640a 1920736i bk7: 20640a 1922639i bk8: 19172a 1929596i bk9: 19172a 1938858i bk10: 19460a 1935303i bk11: 19460a 1932486i bk12: 20064a 1922253i bk13: 20064a 1928363i bk14: 21380a 1910284i bk15: 21380a 1919303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583973 n_act=14480 n_pre=14464 n_req=122904 n_rd=332232 n_write=159384 bw_util=0.4672
n_activity=1673638 dram_eff=0.5875
bk0: 21924a 1905995i bk1: 21924a 1907045i bk2: 22272a 1888305i bk3: 22272a 1903382i bk4: 21144a 1916437i bk5: 21144a 1923431i bk6: 20640a 1920650i bk7: 20640a 1922800i bk8: 19172a 1928338i bk9: 19172a 1939444i bk10: 19460a 1934681i bk11: 19460a 1935423i bk12: 20124a 1924977i bk13: 20124a 1929155i bk14: 21380a 1911502i bk15: 21380a 1916665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583849 n_act=14430 n_pre=14414 n_req=122960 n_rd=332344 n_write=159496 bw_util=0.4674
n_activity=1671431 dram_eff=0.5885
bk0: 22272a 1902201i bk1: 22272a 1900930i bk2: 22272a 1890081i bk3: 22272a 1900811i bk4: 21144a 1917045i bk5: 21144a 1925106i bk6: 20640a 1918868i bk7: 20640a 1923973i bk8: 19172a 1928267i bk9: 19172a 1937467i bk10: 19460a 1934243i bk11: 19460a 1935837i bk12: 20124a 1925378i bk13: 20124a 1930231i bk14: 21088a 1914771i bk15: 21088a 1921780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02741
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2104533 n_nop=1583795 n_act=14569 n_pre=14553 n_req=122904 n_rd=332232 n_write=159384 bw_util=0.4672
n_activity=1670712 dram_eff=0.5885
bk0: 22272a 1901559i bk1: 22272a 1902844i bk2: 22272a 1887832i bk3: 22272a 1899953i bk4: 21144a 1917008i bk5: 21144a 1922597i bk6: 20640a 1920508i bk7: 20640a 1924315i bk8: 19172a 1929884i bk9: 19172a 1935432i bk10: 19112a 1936126i bk11: 19112a 1938604i bk12: 20416a 1923023i bk13: 20416a 1925911i bk14: 21088a 1912472i bk15: 21088a 1918641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61376, Miss = 41545, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[1]: Access = 61363, Miss = 41544, Miss_rate = 0.677, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[2]: Access = 61334, Miss = 41529, Miss_rate = 0.677, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 61277, Miss = 41528, Miss_rate = 0.678, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[4]: Access = 61248, Miss = 41514, Miss_rate = 0.678, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[5]: Access = 61277, Miss = 41514, Miss_rate = 0.677, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[6]: Access = 61364, Miss = 41543, Miss_rate = 0.677, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 61364, Miss = 41543, Miss_rate = 0.677, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[8]: Access = 61320, Miss = 41515, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[9]: Access = 61291, Miss = 41515, Miss_rate = 0.677, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 61290, Miss = 41514, Miss_rate = 0.677, Pending_hits = 137, Reservation_fails = 1
L2_cache_bank[11]: Access = 61319, Miss = 41514, Miss_rate = 0.677, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 61392, Miss = 41543, Miss_rate = 0.677, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 61392, Miss = 41543, Miss_rate = 0.677, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[14]: Access = 61305, Miss = 41514, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 61276, Miss = 41514, Miss_rate = 0.677, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[16]: Access = 61305, Miss = 41529, Miss_rate = 0.677, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 61334, Miss = 41529, Miss_rate = 0.677, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[18]: Access = 61363, Miss = 41543, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 61349, Miss = 41543, Miss_rate = 0.677, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[20]: Access = 61291, Miss = 41529, Miss_rate = 0.678, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[21]: Access = 61290, Miss = 41529, Miss_rate = 0.678, Pending_hits = 182, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 913634
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3588
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 475136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57088
	minimum = 6
	maximum = 42
Network latency average = 8.44683
	minimum = 6
	maximum = 41
Slowest packet = 2635748
Flit latency average = 6.91762
	minimum = 6
	maximum = 37
Slowest flit = 7265043
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239545
	minimum = 0.0189559 (at node 0)
	maximum = 0.0284338 (at node 3)
Accepted packet rate average = 0.0239545
	minimum = 0.0189559 (at node 0)
	maximum = 0.0284338 (at node 3)
Injected flit rate average = 0.0660221
	minimum = 0.0436809 (at node 0)
	maximum = 0.0875164 (at node 34)
Accepted flit rate average= 0.0660221
	minimum = 0.0607824 (at node 0)
	maximum = 0.0911737 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53592 (29 samples)
	minimum = 6 (29 samples)
	maximum = 45.931 (29 samples)
Network latency average = 8.41191 (29 samples)
	minimum = 6 (29 samples)
	maximum = 42.3793 (29 samples)
Flit latency average = 6.86973 (29 samples)
	minimum = 6 (29 samples)
	maximum = 39.2414 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0238125 (29 samples)
	minimum = 0.0188444 (29 samples)
	maximum = 0.0282629 (29 samples)
Accepted packet rate average = 0.0238125 (29 samples)
	minimum = 0.0188444 (29 samples)
	maximum = 0.0282629 (29 samples)
Injected flit rate average = 0.0656323 (29 samples)
	minimum = 0.0434144 (29 samples)
	maximum = 0.0870559 (29 samples)
Accepted flit rate average = 0.0656323 (29 samples)
	minimum = 0.0604371 (29 samples)
	maximum = 0.0906378 (29 samples)
Injected packet size average = 2.75621 (29 samples)
Accepted packet size average = 2.75621 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 2 sec (2582 sec)
gpgpu_simulation_rate = 324019 (inst/sec)
gpgpu_simulation_rate = 3121 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 38998
gpu_sim_insn = 28848876
gpu_ipc =     739.7527
gpu_tot_sim_cycle = 8321067
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     104.0091
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 14505
partiton_reqs_in_parallel = 857956
partiton_reqs_in_parallel_total    = 24934954
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.0997
partiton_reqs_in_parallel_util = 857956
partiton_reqs_in_parallel_util_total    = 24934954
gpu_sim_cycle_parition_util = 38998
gpu_tot_sim_cycle_parition_util    = 1133407
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     113.0272 GB/Sec
L2_BW_total  =      15.8973 GB/Sec
gpu_total_sim_rate=325853

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17372608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144821, 139187, 139413, 144502, 144839, 139239, 139426, 144442, 38695, 37115, 37257, 24091, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 2854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:907677	W0_Idle:662025	W0_Scoreboard:33947066	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 8321066 
mrq_lat_table:630446 	100091 	70042 	150366 	185665 	144834 	82508 	33370 	1416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	937213 	457535 	400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1335429 	59874 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	795581 	143830 	2137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2276 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.790976  7.526690  9.707865  9.391304  8.231708  8.132530  8.678929  8.186120  9.106487  8.910180  8.736462  8.335247  9.400000  9.027940  8.000980  7.787214 
dram[1]:  8.294118  7.847867  8.739670  8.087955  7.681564  7.624769  8.796610  8.698324  8.867700  8.661234  7.831715  7.400611  9.562269  9.585909  8.144711  8.023599 
dram[2]:  7.883212  7.741935  9.296703  8.476954  7.486388  7.419065  8.839590  8.102190  9.405815  9.128835  8.612100  7.848649  9.422843  8.762712  8.134557  8.004012 
dram[3]:  8.000000  7.840291  8.961864  8.493976  7.527372  7.326820  8.701008  8.799547  8.974669  8.910180  8.308740  7.713383  9.754717  9.585909  8.201439  7.956131 
dram[4]:  8.166351  7.755835  8.905263  8.886555  7.336364  7.270270  8.660812  8.349206  9.084249  8.996372  8.703924  8.662722  8.550165  8.258786  8.418777  7.778752 
dram[5]:  8.087955  8.026566  9.018789  8.870637  7.283393  7.017391  8.331573  8.420491  8.312849  8.202867  8.017525  7.965179 10.084525  9.562269  8.143878  8.045362 
dram[6]:  8.294118  8.326772  8.780488  8.622754  7.349727  7.270270  8.402555  8.296530  9.405815  9.151292  8.462428  8.462428  8.785961  8.218514  7.954191  7.779790 
dram[7]:  8.493976  8.134615  9.515418  9.133192  7.527985  7.128975  8.511327  8.474758  8.221971  8.432055  8.502857  8.368954  9.508095  8.867596  7.802103  7.584572 
dram[8]:  8.343195  8.134615  8.962656  8.780488  7.880859  7.804642  8.193147  8.108941  9.248407  8.757539  7.957219  7.790576  8.864427  8.453038  8.177355  7.817050 
dram[9]:  8.323699  7.941176  9.432315  9.018789  7.942914  7.974308  8.075742  8.108941  8.612100  8.166479  8.368954  8.368954  9.363525  8.722919  8.043173  7.543314 
dram[10]:  8.120300  7.883212  8.503937  8.166351  8.102409  7.715105  8.566775  8.366914  9.041096  8.316152  8.004410  7.882736  9.296782  9.252669  7.908194  7.472948 
average row locality = 1398738/167859 = 8.332815
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5671      5670      5760      5760      5490      5490      5295      5295      5040      5040      4950      4950      5250      5250      5521      5521 
dram[1]:      5670      5670      5670      5670      5565      5565      5295      5295      5040      5040      4950      4950      5250      5250      5521      5520 
dram[2]:      5760      5760      5670      5670      5565      5565      5280      5280      5040      5040      4950      4950      5250      5250      5430      5430 
dram[3]:      5760      5760      5670      5670      5565      5565      5280      5280      5040      5040      4980      4980      5250      5250      5430      5430 
dram[4]:      5760      5760      5670      5670      5475      5475      5340      5340      5040      5040      4980      4980      5250      5250      5431      5431 
dram[5]:      5670      5670      5760      5760      5475      5475      5340      5340      5040      5040      4980      4980      5250      5250      5431      5431 
dram[6]:      5670      5670      5760      5760      5475      5475      5340      5340      5040      5040      4980      4980      5190      5190      5521      5521 
dram[7]:      5670      5670      5760      5760      5475      5475      5340      5340      4950      4950      5040      5040      5190      5190      5521      5521 
dram[8]:      5670      5670      5760      5760      5475      5475      5340      5340      4950      4950      5040      5040      5205      5205      5521      5521 
dram[9]:      5760      5760      5760      5760      5475      5475      5340      5340      4950      4950      5040      5040      5205      5205      5446      5446 
dram[10]:      5760      5760      5760      5760      5475      5475      5340      5340      4950      4950      4950      4950      5280      5280      5446      5446 
total reads: 945138
bank skew: 5760/4950 = 1.16
chip skew: 85953/85890 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2880      2880      2610      2610      2490      2490      2400      2400      2310      2310      2505      2505      2640      2640 
dram[1]:      2790      2790      2790      2790      2685      2685      2490      2490      2400      2400      2310      2310      2505      2505      2640      2640 
dram[2]:      2880      2880      2790      2790      2685      2685      2490      2490      2400      2400      2310      2310      2505      2505      2550      2550 
dram[3]:      2880      2880      2790      2790      2685      2685      2490      2490      2400      2400      2340      2340      2505      2505      2550      2550 
dram[4]:      2880      2880      2790      2790      2595      2595      2550      2550      2400      2400      2340      2340      2505      2505      2550      2550 
dram[5]:      2790      2790      2880      2880      2595      2595      2550      2550      2400      2400      2340      2340      2505      2505      2550      2550 
dram[6]:      2790      2790      2880      2880      2595      2595      2550      2550      2400      2400      2340      2340      2445      2445      2640      2640 
dram[7]:      2790      2790      2880      2880      2595      2595      2550      2550      2310      2310      2400      2400      2445      2445      2640      2640 
dram[8]:      2790      2790      2880      2880      2595      2595      2550      2550      2310      2310      2400      2400      2445      2445      2640      2640 
dram[9]:      2880      2880      2880      2880      2595      2595      2550      2550      2310      2310      2400      2400      2445      2445      2565      2565 
dram[10]:      2880      2880      2880      2880      2595      2595      2550      2550      2310      2310      2310      2310      2520      2520      2565      2565 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       219       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       218       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        226       224       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       223       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       219       225       221
dram[9]:        225       222       223       219       223       219       224       219       222       216       219       217       221       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       487       521       417       480       400       522       487       514       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       520       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       537       463       505       416       523       412       447       433       521       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       534
dram[7]:        558       550       431       460       489       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       387       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7fecaee9a780 :  mf: uid=19280764, sid11:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8321062), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1638239 n_act=14955 n_pre=14939 n_req=127203 n_rd=343812 n_write=165000 bw_util=0.4675
n_activity=1731587 dram_eff=0.5877
bk0: 22684a 1972920i bk1: 22680a 1969860i bk2: 23040a 1956323i bk3: 23040a 1966910i bk4: 21960a 1982737i bk5: 21960a 1990342i bk6: 21180a 1990413i bk7: 21180a 1995056i bk8: 20160a 1992323i bk9: 20160a 2001864i bk10: 19800a 2005024i bk11: 19800a 2003634i bk12: 21000a 1985294i bk13: 21000a 1995297i bk14: 22084a 1973464i bk15: 22084a 1983394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637811 n_act=15293 n_pre=15277 n_req=127141 n_rd=343684 n_write=164880 bw_util=0.4672
n_activity=1730436 dram_eff=0.5878
bk0: 22680a 1972622i bk1: 22680a 1972922i bk2: 22680a 1961333i bk3: 22680a 1970528i bk4: 22260a 1978493i bk5: 22260a 1981619i bk6: 21180a 1983891i bk7: 21180a 1992739i bk8: 20160a 1993766i bk9: 20160a 2000648i bk10: 19800a 2003862i bk11: 19800a 2005392i bk12: 21000a 1987648i bk13: 21000a 1997164i bk14: 22084a 1975012i bk15: 22080a 1982217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1638057 n_act=15232 n_pre=15216 n_req=127110 n_rd=343560 n_write=164880 bw_util=0.4671
n_activity=1726717 dram_eff=0.5889
bk0: 23040a 1966728i bk1: 23040a 1963249i bk2: 22680a 1956904i bk3: 22680a 1967337i bk4: 22260a 1977179i bk5: 22260a 1981303i bk6: 21120a 1989448i bk7: 21120a 1992809i bk8: 20160a 1991478i bk9: 20160a 2000546i bk10: 19800a 2006833i bk11: 19800a 2003816i bk12: 21000a 1984450i bk13: 21000a 1992302i bk14: 21720a 1977527i bk15: 21720a 1988705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.04865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637653 n_act=15194 n_pre=15178 n_req=127230 n_rd=343800 n_write=165120 bw_util=0.4676
n_activity=1730722 dram_eff=0.5881
bk0: 23040a 1968367i bk1: 23040a 1970391i bk2: 22680a 1961801i bk3: 22680a 1971814i bk4: 22260a 1980027i bk5: 22260a 1980091i bk6: 21120a 1985124i bk7: 21120a 1995132i bk8: 20160a 1992431i bk9: 20160a 2000635i bk10: 19920a 2000421i bk11: 19920a 2000161i bk12: 21000a 1982741i bk13: 21000a 1992966i bk14: 21720a 1978537i bk15: 21720a 1989724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637929 n_act=15292 n_pre=15276 n_req=127112 n_rd=343568 n_write=164880 bw_util=0.4671
n_activity=1731735 dram_eff=0.5872
bk0: 23040a 1966078i bk1: 23040a 1968166i bk2: 22680a 1960045i bk3: 22680a 1972348i bk4: 21900a 1981358i bk5: 21900a 1988008i bk6: 21360a 1990140i bk7: 21360a 1992391i bk8: 20160a 1988159i bk9: 20160a 1999746i bk10: 19920a 2003500i bk11: 19920a 2003854i bk12: 21000a 1986570i bk13: 21000a 1989367i bk14: 21724a 1977380i bk15: 21724a 1989373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02585
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637793 n_act=15360 n_pre=15344 n_req=127112 n_rd=343568 n_write=164880 bw_util=0.4671
n_activity=1734195 dram_eff=0.5864
bk0: 22680a 1971166i bk1: 22680a 1974119i bk2: 23040a 1958024i bk3: 23040a 1966905i bk4: 21900a 1980760i bk5: 21900a 1985395i bk6: 21360a 1984983i bk7: 21360a 1990108i bk8: 20160a 1991882i bk9: 20160a 1999433i bk10: 19920a 2005405i bk11: 19920a 2004826i bk12: 21000a 1987736i bk13: 21000a 1993835i bk14: 21724a 1979854i bk15: 21724a 1989617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.06415
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7fecae0cebc0 :  mf: uid=19280763, sid11:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8321066), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637380 n_act=15327 n_pre=15311 n_req=127232 n_rd=343807 n_write=165120 bw_util=0.4676
n_activity=1732664 dram_eff=0.5875
bk0: 22680a 1971806i bk1: 22680a 1970758i bk2: 23040a 1953318i bk3: 23040a 1968595i bk4: 21900a 1979218i bk5: 21900a 1988210i bk6: 21360a 1989678i bk7: 21359a 1990700i bk8: 20160a 1989112i bk9: 20160a 2002883i bk10: 19920a 2003353i bk11: 19920a 2007210i bk12: 20760a 1990933i bk13: 20760a 1994903i bk14: 22084a 1973635i bk15: 22084a 1982133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1638021 n_act=15246 n_pre=15230 n_req=127112 n_rd=343568 n_write=164880 bw_util=0.4671
n_activity=1730434 dram_eff=0.5877
bk0: 22680a 1970850i bk1: 22680a 1971152i bk2: 23040a 1958121i bk3: 23040a 1968995i bk4: 21900a 1982471i bk5: 21900a 1984894i bk6: 21360a 1986348i bk7: 21360a 1988374i bk8: 19800a 1995541i bk9: 19800a 2005295i bk10: 20160a 2001120i bk11: 20160a 1998426i bk12: 20760a 1988244i bk13: 20760a 1994839i bk14: 22084a 1975889i bk15: 22084a 1985393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.03806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637773 n_act=15310 n_pre=15294 n_req=127142 n_rd=343688 n_write=164880 bw_util=0.4672
n_activity=1733412 dram_eff=0.5868
bk0: 22680a 1971654i bk1: 22680a 1972551i bk2: 23040a 1952931i bk3: 23040a 1968416i bk4: 21900a 1981760i bk5: 21900a 1988959i bk6: 21360a 1986411i bk7: 21360a 1988146i bk8: 19800a 1994422i bk9: 19800a 2006248i bk10: 20160a 2000619i bk11: 20160a 2001286i bk12: 20820a 1991011i bk13: 20820a 1994989i bk14: 22084a 1977187i bk15: 22084a 1982724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04978
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637673 n_act=15240 n_pre=15224 n_req=127202 n_rd=343808 n_write=165000 bw_util=0.4675
n_activity=1730422 dram_eff=0.5881
bk0: 23040a 1967218i bk1: 23040a 1965676i bk2: 23040a 1954784i bk3: 23040a 1965868i bk4: 21900a 1982288i bk5: 21900a 1990513i bk6: 21360a 1984266i bk7: 21360a 1989358i bk8: 19800a 1994339i bk9: 19800a 2003590i bk10: 20160a 2000703i bk11: 20160a 2002059i bk12: 20820a 1991471i bk13: 20820a 1996595i bk14: 21784a 1980879i bk15: 21784a 1987536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.02779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176945 n_nop=1637571 n_act=15411 n_pre=15395 n_req=127142 n_rd=343688 n_write=164880 bw_util=0.4672
n_activity=1729717 dram_eff=0.588
bk0: 23040a 1966495i bk1: 23040a 1967701i bk2: 23040a 1952112i bk3: 23040a 1964587i bk4: 21900a 1982419i bk5: 21900a 1988271i bk6: 21360a 1986057i bk7: 21360a 1990307i bk8: 19800a 1995878i bk9: 19800a 2001949i bk10: 19800a 2002029i bk11: 19800a 2004700i bk12: 21120a 1988696i bk13: 21120a 1991743i bk14: 21784a 1978236i bk15: 21784a 1984662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04293

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63491, Miss = 42977, Miss_rate = 0.677, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[1]: Access = 63478, Miss = 42976, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[2]: Access = 63448, Miss = 42961, Miss_rate = 0.677, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[3]: Access = 63390, Miss = 42960, Miss_rate = 0.678, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[4]: Access = 63360, Miss = 42945, Miss_rate = 0.678, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[5]: Access = 63390, Miss = 42945, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[6]: Access = 63480, Miss = 42975, Miss_rate = 0.677, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 63480, Miss = 42975, Miss_rate = 0.677, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[8]: Access = 63433, Miss = 42946, Miss_rate = 0.677, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[9]: Access = 63403, Miss = 42946, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[10]: Access = 63403, Miss = 42946, Miss_rate = 0.677, Pending_hits = 141, Reservation_fails = 1
L2_cache_bank[11]: Access = 63433, Miss = 42946, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 63508, Miss = 42976, Miss_rate = 0.677, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 63508, Miss = 42976, Miss_rate = 0.677, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[14]: Access = 63418, Miss = 42946, Miss_rate = 0.677, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 63388, Miss = 42946, Miss_rate = 0.678, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[16]: Access = 63418, Miss = 42961, Miss_rate = 0.677, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 63448, Miss = 42961, Miss_rate = 0.677, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[18]: Access = 63478, Miss = 42976, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[19]: Access = 63463, Miss = 42976, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[20]: Access = 63403, Miss = 42961, Miss_rate = 0.678, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 63403, Miss = 42961, Miss_rate = 0.678, Pending_hits = 190, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 945138
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3722
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 491520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49708
	minimum = 6
	maximum = 43
Network latency average = 8.37749
	minimum = 6
	maximum = 40
Slowest packet = 2699925
Flit latency average = 6.82141
	minimum = 6
	maximum = 36
Slowest flit = 7612813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02385
	minimum = 0.0188732 (at node 0)
	maximum = 0.0283099 (at node 11)
Accepted packet rate average = 0.02385
	minimum = 0.0188732 (at node 0)
	maximum = 0.0283099 (at node 11)
Injected flit rate average = 0.0657343
	minimum = 0.0434905 (at node 0)
	maximum = 0.0871349 (at node 34)
Accepted flit rate average= 0.0657343
	minimum = 0.0605175 (at node 0)
	maximum = 0.0907762 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53462 (30 samples)
	minimum = 6 (30 samples)
	maximum = 45.8333 (30 samples)
Network latency average = 8.41076 (30 samples)
	minimum = 6 (30 samples)
	maximum = 42.3 (30 samples)
Flit latency average = 6.86812 (30 samples)
	minimum = 6 (30 samples)
	maximum = 39.1333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0238137 (30 samples)
	minimum = 0.0188453 (30 samples)
	maximum = 0.0282644 (30 samples)
Accepted packet rate average = 0.0238137 (30 samples)
	minimum = 0.0188453 (30 samples)
	maximum = 0.0282644 (30 samples)
Injected flit rate average = 0.0656357 (30 samples)
	minimum = 0.0434169 (30 samples)
	maximum = 0.0870586 (30 samples)
Accepted flit rate average = 0.0656357 (30 samples)
	minimum = 0.0604398 (30 samples)
	maximum = 0.0906424 (30 samples)
Injected packet size average = 2.75621 (30 samples)
Accepted packet size average = 2.75621 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 16 sec (2656 sec)
gpgpu_simulation_rate = 325853 (inst/sec)
gpgpu_simulation_rate = 3132 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38922
gpu_sim_insn = 28848876
gpu_ipc =     741.1971
gpu_tot_sim_cycle = 8582139
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     104.2066
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15125
partiton_reqs_in_parallel = 856284
partiton_reqs_in_parallel_total    = 25792910
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1052
partiton_reqs_in_parallel_util = 856284
partiton_reqs_in_parallel_util_total    = 25792910
gpu_sim_cycle_parition_util = 38922
gpu_tot_sim_cycle_parition_util    = 1172405
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.2479 GB/Sec
L2_BW_total  =      15.9273 GB/Sec
gpu_total_sim_rate=327587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17951836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149648, 143831, 144060, 149316, 149666, 143880, 144073, 149254, 38695, 37115, 37257, 24091, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 2883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1439
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:937652	W0_Idle:677657	W0_Scoreboard:35071340	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 8582138 
mrq_lat_table:651488 	104092 	72569 	154681 	190894 	149716 	85648 	34778 	1496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	969847 	471391 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1379784 	62009 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	821913 	148805 	2214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2351 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5054      5016      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5229      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.948182  7.681898  9.898005  9.579399  8.391566  8.275248  8.851321  8.354470  9.294686  9.096927  8.902613  8.498866  9.577061  9.203215  8.187016  7.970755 
dram[1]:  8.470930  8.020184  8.920408  8.262760  7.823529  7.766423  8.969866  8.870861  9.054117  8.845977  7.974468  7.541247  9.739976  9.763702  8.315945  8.193987 
dram[2]:  8.043243  7.900885  9.481562  8.655445  7.640934  7.572954  9.013483  8.270103  9.596010  9.317191  8.777517  8.008547  9.600000  8.936455  8.320242  8.188305 
dram[3]:  8.175824  8.014362  9.144351  8.672619  7.668468  7.466667  8.873894  8.973154  9.161904  9.096927  8.454139  7.856549  9.933085  9.763702  8.370821  8.123894 
dram[4]:  8.328359  7.914894  9.087318  9.068464  7.473968  7.407473  8.835141  8.520921  9.272289  9.183771  8.870892  8.829439  8.722525  8.429022  8.607291  7.960501 
dram[5]:  8.247169  8.185393  9.204123  9.054767  7.420677  7.152921  8.503132  8.592827  8.494481  8.383442  8.160907  8.108369 10.263764  9.739976  8.312878  8.213717 
dram[6]:  8.454545  8.487379  8.963856  8.804733  7.487410  7.420677  8.574737  8.467775  9.596010  9.339806  8.626713  8.626713  8.958002  8.386823  8.139691  7.963242 
dram[7]:  8.655445  8.294118  9.704348  9.319415  7.666667  7.265271  8.684435  8.647558  8.400448  8.612386  8.669300  8.515521  9.683435  9.040092  7.970755  7.751376 
dram[8]:  8.503891  8.278409  9.147541  8.963856  8.021194  7.944656  8.363450  8.278456  9.434673  8.940476  8.119451  7.951346  9.037714  8.623774  8.365347  8.000947 
dram[9]:  8.486692  8.101633  9.620689  9.204123  8.099222  8.115009  8.244939  8.278456  8.793911  8.344444  8.515521  8.515521  9.539204  8.895388  8.227182  7.721601 
dram[10]:  8.297398  8.057762  8.684825  8.343925  8.243565  7.854717  8.740343  8.538784  9.226045  8.495475  8.146739  8.024625  9.475911  9.431579  8.090732  7.650369 
average row locality = 1445362/170011 = 8.501579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5860      5859      5952      5952      5667      5667      5469      5469      5216      5216      5109      5109      5424      5424      5713      5713 
dram[1]:      5859      5859      5859      5859      5744      5744      5469      5469      5216      5216      5109      5109      5424      5424      5713      5712 
dram[2]:      5952      5952      5859      5859      5744      5744      5454      5454      5216      5216      5109      5109      5424      5424      5619      5619 
dram[3]:      5952      5952      5859      5859      5744      5744      5454      5454      5216      5216      5140      5140      5424      5424      5619      5619 
dram[4]:      5952      5952      5859      5859      5651      5651      5516      5516      5216      5216      5140      5140      5424      5424      5620      5620 
dram[5]:      5859      5859      5952      5952      5651      5651      5516      5516      5216      5216      5139      5139      5424      5424      5620      5620 
dram[6]:      5859      5859      5952      5952      5651      5651      5516      5516      5216      5216      5139      5139      5362      5362      5713      5713 
dram[7]:      5859      5859      5952      5952      5651      5651      5516      5516      5123      5123      5201      5201      5362      5362      5713      5713 
dram[8]:      5859      5859      5952      5952      5651      5651      5516      5516      5123      5123      5201      5201      5378      5378      5713      5713 
dram[9]:      5952      5952      5952      5952      5651      5651      5516      5516      5123      5123      5201      5201      5378      5378      5635      5635 
dram[10]:      5952      5952      5952      5952      5651      5651      5516      5516      5123      5123      5108      5108      5456      5456      5635      5635 
total reads: 976642
bank skew: 5952/5108 = 1.17
chip skew: 88819/88754 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2976      2976      2691      2691      2568      2568      2480      2480      2387      2387      2592      2592      2736      2736 
dram[1]:      2883      2883      2883      2883      2768      2768      2568      2568      2480      2480      2387      2387      2592      2592      2736      2736 
dram[2]:      2976      2976      2883      2883      2768      2768      2568      2568      2480      2480      2387      2387      2592      2592      2643      2643 
dram[3]:      2976      2976      2883      2883      2768      2768      2568      2568      2480      2480      2418      2418      2592      2592      2643      2643 
dram[4]:      2976      2976      2883      2883      2675      2675      2630      2630      2480      2480      2418      2418      2592      2592      2643      2643 
dram[5]:      2883      2883      2976      2976      2675      2675      2630      2630      2480      2480      2418      2418      2592      2592      2643      2643 
dram[6]:      2883      2883      2976      2976      2675      2675      2630      2630      2480      2480      2418      2418      2530      2530      2736      2736 
dram[7]:      2883      2883      2976      2976      2675      2675      2630      2630      2387      2387      2480      2480      2530      2530      2736      2736 
dram[8]:      2883      2883      2976      2976      2675      2675      2630      2630      2387      2387      2480      2480      2530      2530      2736      2736 
dram[9]:      2976      2976      2976      2976      2675      2675      2630      2630      2387      2387      2480      2480      2530      2530      2658      2658 
dram[10]:      2976      2976      2976      2976      2675      2675      2630      2630      2387      2387      2387      2387      2608      2608      2658      2658 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        225       220       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       224       222       218       224       220       224       219       221       217       220       217       222       218       225       222
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       219       217       223       218       225       221
dram[9]:        225       223       223       218       223       219       224       220       222       216       219       217       221       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       519       499       432       518       487       521       417       480       400       522       487       514       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       520       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       455       575       532       433       562       546
dram[5]:        542       544       461       548       466       414       537       463       505       416       523       412       447       433       521       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       535
dram[7]:        558       550       431       460       489       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       494       463       492       442       494       434       478       387       486       475       689       448       579       531
dram[9]:        564       529       485       436       481       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       502       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1693158 n_act=15147 n_pre=15131 n_req=131445 n_rd=355276 n_write=170504 bw_util=0.4675
n_activity=1787444 dram_eff=0.5883
bk0: 23440a 2038456i bk1: 23436a 2035410i bk2: 23808a 2021439i bk3: 23808a 2032734i bk4: 22668a 2049367i bk5: 22668a 2056636i bk6: 21876a 2056927i bk7: 21876a 2061869i bk8: 20864a 2058456i bk9: 20864a 2068343i bk10: 20436a 2071881i bk11: 20436a 2070637i bk12: 21696a 2051426i bk13: 21696a 2061606i bk14: 22852a 2039064i bk15: 22852a 2049113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692734 n_act=15491 n_pre=15475 n_req=131379 n_rd=355140 n_write=170376 bw_util=0.4673
n_activity=1785988 dram_eff=0.5885
bk0: 23436a 2038694i bk1: 23436a 2038995i bk2: 23436a 2026480i bk3: 23436a 2035804i bk4: 22976a 2044883i bk5: 22976a 2048146i bk6: 21876a 2049983i bk7: 21876a 2059054i bk8: 20864a 2060094i bk9: 20864a 2067031i bk10: 20436a 2070699i bk11: 20436a 2072274i bk12: 21696a 2053621i bk13: 21696a 2063382i bk14: 22852a 2040540i bk15: 22848a 2048077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692996 n_act=15422 n_pre=15406 n_req=131348 n_rd=355016 n_write=170376 bw_util=0.4672
n_activity=1782096 dram_eff=0.5896
bk0: 23808a 2032692i bk1: 23808a 2028959i bk2: 23436a 2022340i bk3: 23436a 2033153i bk4: 22976a 2043530i bk5: 22976a 2047640i bk6: 21816a 2055858i bk7: 21816a 2059294i bk8: 20864a 2057567i bk9: 20864a 2067031i bk10: 20436a 2073658i bk11: 20436a 2070826i bk12: 21696a 2050469i bk13: 21696a 2058398i bk14: 22476a 2043135i bk15: 22476a 2054445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803eee80, atomic=0 1 entries : 0x7fecaf4831f0 :  mf: uid=19923407, sid19:w11, part=3, addr=0x803eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8582138), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692560 n_act=15392 n_pre=15376 n_req=131472 n_rd=355264 n_write=170624 bw_util=0.4676
n_activity=1786707 dram_eff=0.5887
bk0: 23808a 2033721i bk1: 23808a 2036306i bk2: 23436a 2027158i bk3: 23436a 2037441i bk4: 22976a 2046151i bk5: 22976a 2046377i bk6: 21816a 2051654i bk7: 21816a 2061684i bk8: 20864a 2058638i bk9: 20864a 2067335i bk10: 20560a 2067091i bk11: 20560a 2067019i bk12: 21696a 2048783i bk13: 21696a 2058980i bk14: 22476a 2044263i bk15: 22476a 2055651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692860 n_act=15486 n_pre=15470 n_req=131350 n_rd=355024 n_write=170376 bw_util=0.4672
n_activity=1787468 dram_eff=0.5879
bk0: 23808a 2031607i bk1: 23808a 2033943i bk2: 23436a 2025359i bk3: 23436a 2037948i bk4: 22604a 2047889i bk5: 22604a 2054414i bk6: 22064a 2056238i bk7: 22064a 2058776i bk8: 20864a 2054433i bk9: 20864a 2066420i bk10: 20560a 2070341i bk11: 20560a 2070858i bk12: 21696a 2052805i bk13: 21696a 2055343i bk14: 22480a 2042718i bk15: 22480a 2055476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692716 n_act=15562 n_pre=15546 n_req=131348 n_rd=355016 n_write=170376 bw_util=0.4672
n_activity=1789999 dram_eff=0.587
bk0: 23436a 2036555i bk1: 23436a 2039904i bk2: 23808a 2023201i bk3: 23808a 2032472i bk4: 22604a 2047132i bk5: 22604a 2051720i bk6: 22064a 2051799i bk7: 22064a 2056534i bk8: 20864a 2057964i bk9: 20864a 2066012i bk10: 20556a 2072150i bk11: 20556a 2071699i bk12: 21696a 2053547i bk13: 21696a 2060251i bk14: 22480a 2045436i bk15: 22480a 2056038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07106
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692306 n_act=15519 n_pre=15503 n_req=131472 n_rd=355264 n_write=170624 bw_util=0.4676
n_activity=1788365 dram_eff=0.5881
bk0: 23436a 2037443i bk1: 23436a 2036626i bk2: 23808a 2018871i bk3: 23808a 2034214i bk4: 22604a 2045971i bk5: 22604a 2054940i bk6: 22064a 2056101i bk7: 22064a 2056917i bk8: 20864a 2055187i bk9: 20864a 2069491i bk10: 20556a 2070091i bk11: 20556a 2074485i bk12: 21448a 2056912i bk13: 21448a 2061491i bk14: 22852a 2039057i bk15: 22852a 2048137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.0759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692948 n_act=15446 n_pre=15430 n_req=131348 n_rd=355016 n_write=170376 bw_util=0.4672
n_activity=1786147 dram_eff=0.5883
bk0: 23436a 2036137i bk1: 23436a 2036873i bk2: 23808a 2023427i bk3: 23808a 2034290i bk4: 22604a 2049384i bk5: 22604a 2051481i bk6: 22064a 2052913i bk7: 22064a 2055111i bk8: 20492a 2061524i bk9: 20492a 2071877i bk10: 20804a 2067657i bk11: 20804a 2065052i bk12: 21448a 2054426i bk13: 21448a 2061366i bk14: 22852a 2041358i bk15: 22852a 2051191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04458
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7fecaf4cb630 :  mf: uid=19923408, sid19:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8582138), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692702 n_act=15506 n_pre=15490 n_req=131380 n_rd=355142 n_write=170376 bw_util=0.4673
n_activity=1788651 dram_eff=0.5876
bk0: 23436a 2037527i bk1: 23436a 2038409i bk2: 23808a 2017753i bk3: 23808a 2033876i bk4: 22604a 2047966i bk5: 22602a 2055629i bk6: 22064a 2052839i bk7: 22064a 2054540i bk8: 20492a 2060563i bk9: 20492a 2072834i bk10: 20804a 2067134i bk11: 20804a 2068421i bk12: 21512a 2056663i bk13: 21512a 2061047i bk14: 22852a 2042748i bk15: 22852a 2048180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692600 n_act=15436 n_pre=15420 n_req=131440 n_rd=355264 n_write=170496 bw_util=0.4675
n_activity=1786203 dram_eff=0.5887
bk0: 23808a 2032516i bk1: 23808a 2030755i bk2: 23808a 2019581i bk3: 23808a 2031586i bk4: 22604a 2048820i bk5: 22604a 2057104i bk6: 22064a 2050792i bk7: 22064a 2055907i bk8: 20492a 2060601i bk9: 20492a 2070510i bk10: 20804a 2067600i bk11: 20804a 2068795i bk12: 21512a 2057556i bk13: 21512a 2063259i bk14: 22540a 2046714i bk15: 22540a 2053553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03206
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249216 n_nop=1692502 n_act=15605 n_pre=15589 n_req=131380 n_rd=355144 n_write=170376 bw_util=0.4673
n_activity=1785215 dram_eff=0.5887
bk0: 23808a 2032182i bk1: 23808a 2033727i bk2: 23808a 2017208i bk3: 23808a 2030103i bk4: 22604a 2048683i bk5: 22604a 2054964i bk6: 22064a 2052401i bk7: 22064a 2056682i bk8: 20492a 2062361i bk9: 20492a 2068496i bk10: 20432a 2068748i bk11: 20432a 2071659i bk12: 21824a 2054774i bk13: 21824a 2057558i bk14: 22540a 2044027i bk15: 22540a 2050756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04709

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65605, Miss = 44410, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[1]: Access = 65593, Miss = 44409, Miss_rate = 0.677, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[2]: Access = 65562, Miss = 44393, Miss_rate = 0.677, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 65503, Miss = 44392, Miss_rate = 0.678, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[4]: Access = 65472, Miss = 44377, Miss_rate = 0.678, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[5]: Access = 65503, Miss = 44377, Miss_rate = 0.677, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[6]: Access = 65596, Miss = 44408, Miss_rate = 0.677, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 65596, Miss = 44408, Miss_rate = 0.677, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[8]: Access = 65547, Miss = 44378, Miss_rate = 0.677, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[9]: Access = 65516, Miss = 44378, Miss_rate = 0.677, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[10]: Access = 65515, Miss = 44377, Miss_rate = 0.677, Pending_hits = 144, Reservation_fails = 1
L2_cache_bank[11]: Access = 65546, Miss = 44377, Miss_rate = 0.677, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[12]: Access = 65624, Miss = 44408, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[13]: Access = 65624, Miss = 44408, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[14]: Access = 65531, Miss = 44377, Miss_rate = 0.677, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[15]: Access = 65500, Miss = 44377, Miss_rate = 0.678, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[16]: Access = 65531, Miss = 44393, Miss_rate = 0.677, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[17]: Access = 65562, Miss = 44393, Miss_rate = 0.677, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[18]: Access = 65593, Miss = 44408, Miss_rate = 0.677, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[19]: Access = 65578, Miss = 44408, Miss_rate = 0.677, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[20]: Access = 65516, Miss = 44393, Miss_rate = 0.678, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[21]: Access = 65515, Miss = 44393, Miss_rate = 0.678, Pending_hits = 193, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 976642
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3788
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58242
	minimum = 6
	maximum = 50
Network latency average = 8.4541
	minimum = 6
	maximum = 50
Slowest packet = 2863001
Flit latency average = 6.92397
	minimum = 6
	maximum = 46
Slowest flit = 7891110
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238966
	minimum = 0.0189101 (at node 0)
	maximum = 0.0283651 (at node 19)
Accepted packet rate average = 0.0238966
	minimum = 0.0189101 (at node 0)
	maximum = 0.0283651 (at node 19)
Injected flit rate average = 0.0658626
	minimum = 0.0435754 (at node 0)
	maximum = 0.0873051 (at node 34)
Accepted flit rate average= 0.0658626
	minimum = 0.0606356 (at node 0)
	maximum = 0.0909535 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53616 (31 samples)
	minimum = 6 (31 samples)
	maximum = 45.9677 (31 samples)
Network latency average = 8.41216 (31 samples)
	minimum = 6 (31 samples)
	maximum = 42.5484 (31 samples)
Flit latency average = 6.86992 (31 samples)
	minimum = 6 (31 samples)
	maximum = 39.3548 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0238164 (31 samples)
	minimum = 0.0188474 (31 samples)
	maximum = 0.0282677 (31 samples)
Accepted packet rate average = 0.0238164 (31 samples)
	minimum = 0.0188474 (31 samples)
	maximum = 0.0282677 (31 samples)
Injected flit rate average = 0.065643 (31 samples)
	minimum = 0.0434221 (31 samples)
	maximum = 0.0870665 (31 samples)
Accepted flit rate average = 0.065643 (31 samples)
	minimum = 0.0604461 (31 samples)
	maximum = 0.0906525 (31 samples)
Injected packet size average = 2.75621 (31 samples)
Accepted packet size average = 2.75621 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 30 sec (2730 sec)
gpgpu_simulation_rate = 327587 (inst/sec)
gpgpu_simulation_rate = 3143 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39129
gpu_sim_insn = 28848876
gpu_ipc =     737.2761
gpu_tot_sim_cycle = 8843418
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     104.3900
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15310
partiton_reqs_in_parallel = 860838
partiton_reqs_in_parallel_total    = 26649194
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1108
partiton_reqs_in_parallel_util = 860838
partiton_reqs_in_parallel_util_total    = 26649194
gpu_sim_cycle_parition_util = 39129
gpu_tot_sim_cycle_parition_util    = 1211327
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.6488 GB/Sec
L2_BW_total  =      15.9552 GB/Sec
gpu_total_sim_rate=329113

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18531064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154475, 148466, 148707, 154133, 154495, 148516, 148723, 154072, 43526, 41752, 41915, 28917, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 2917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:967720	W0_Idle:692591	W0_Scoreboard:36207397	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 8843417 
mrq_lat_table:671477 	106689 	74576 	160229 	198013 	155255 	88546 	35694 	1507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	998875 	488856 	425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	43 	1424507 	63788 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	848658 	153399 	2259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2428 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.807094  7.520000  9.701053  9.346856  8.228572  8.089888  8.686193  8.157171  9.121840  8.916854  8.740406  8.380953  9.400000  9.030568  7.993572  7.835284 
dram[1]:  8.324723  7.888112  8.727273  8.100538  7.692307  7.625650  8.834043  8.686193  8.896861  8.682714  7.822222  7.403442  9.508046  9.551963  8.143125  8.059259 
dram[2]:  7.903945  7.744538  9.341615  8.497175  7.495741  7.382550  8.854701  8.077972  9.425179  9.121840  8.585366  7.838057  9.336343  8.725739  8.122137  8.000000 
dram[3]:  8.041884  7.876923  8.970179  8.465291  7.534246  7.370184  8.705882  8.742616  8.936937  8.876958  8.324094  7.700197  9.686183  9.551963  8.216216  7.955140 
dram[4]:  8.184725  7.757576  8.899408  8.847059  7.307301  7.209380  8.658436  8.299803  9.080091  8.977376  8.637168  8.637168  8.510288  8.255489  8.420376  7.774429 
dram[5]:  8.129729  8.014210  9.035295  8.827586  7.319728  7.044190  8.332673  8.416000  8.318658  8.181443  8.032922  7.934959 10.038835  9.529954  8.193456  8.084520 
dram[6]:  8.340111  8.386617  8.827586  8.645403  7.319728  7.258010  8.382470  8.267191  9.402843  9.142858  8.431966  8.413794  8.738197  8.209678  7.993572  7.814183 
dram[7]:  8.513207  8.100538  9.501031  9.088758  7.537653  7.161397  8.501010  8.466801  8.186047  8.399133  8.478633  8.301255  9.514019  8.852174  7.877828  7.602620 
dram[8]:  8.294118  8.086021  9.000000  8.793893  7.839708  7.754955  8.186770  8.076776  9.241050  8.720720  7.967872  7.841897  8.831169  8.447205  8.235573  7.849414 
dram[9]:  8.332730  7.958549  9.384929  9.017612  7.970370  7.970370  8.123552  8.170874  8.585366  8.134454  8.318658  8.371308  9.357799  8.717949  8.038570  7.528635 
dram[10]:  8.155752  7.850085  8.517560  8.213903  8.059925  7.699463  8.587755  8.382470  9.025641  8.344828  7.967078  7.885947  9.265034  9.265034  7.912037  7.489045 
average row locality = 1491986/179093 = 8.330789
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6049      6048      6144      6144      5856      5856      5648      5648      5376      5376      5280      5280      5600      5600      5889      5889 
dram[1]:      6048      6048      6048      6048      5936      5936      5648      5648      5376      5376      5280      5280      5600      5600      5889      5888 
dram[2]:      6144      6144      6048      6048      5936      5936      5632      5632      5376      5376      5280      5280      5600      5600      5792      5792 
dram[3]:      6144      6144      6048      6048      5936      5936      5632      5632      5376      5376      5312      5312      5600      5600      5792      5792 
dram[4]:      6144      6144      6048      6048      5840      5840      5696      5696      5376      5376      5312      5312      5600      5600      5793      5793 
dram[5]:      6048      6048      6144      6144      5840      5840      5696      5696      5376      5376      5312      5312      5600      5600      5793      5793 
dram[6]:      6048      6048      6144      6144      5840      5840      5696      5696      5376      5376      5312      5312      5536      5536      5889      5889 
dram[7]:      6048      6048      6144      6144      5840      5840      5696      5696      5280      5280      5376      5376      5536      5536      5889      5889 
dram[8]:      6048      6048      6144      6144      5840      5840      5696      5696      5280      5280      5376      5376      5552      5552      5889      5889 
dram[9]:      6144      6144      6144      6144      5840      5840      5696      5696      5280      5280      5376      5376      5552      5552      5809      5809 
dram[10]:      6144      6144      6144      6144      5840      5840      5696      5696      5280      5280      5280      5280      5632      5632      5809      5809 
total reads: 1008146
bank skew: 6144/5280 = 1.16
chip skew: 91683/91616 = 1.00
number of total write accesses:
dram[0]:      2976      2976      3072      3072      2784      2784      2656      2656      2560      2560      2464      2464      2672      2672      2816      2816 
dram[1]:      2976      2976      2976      2976      2864      2864      2656      2656      2560      2560      2464      2464      2672      2672      2816      2816 
dram[2]:      3072      3072      2976      2976      2864      2864      2656      2656      2560      2560      2464      2464      2672      2672      2720      2720 
dram[3]:      3072      3072      2976      2976      2864      2864      2656      2656      2560      2560      2496      2496      2672      2672      2720      2720 
dram[4]:      3072      3072      2976      2976      2768      2768      2720      2720      2560      2560      2496      2496      2672      2672      2720      2720 
dram[5]:      2976      2976      3072      3072      2768      2768      2720      2720      2560      2560      2496      2496      2672      2672      2720      2720 
dram[6]:      2976      2976      3072      3072      2768      2768      2720      2720      2560      2560      2496      2496      2608      2608      2816      2816 
dram[7]:      2976      2976      3072      3072      2768      2768      2720      2720      2464      2464      2560      2560      2608      2608      2816      2816 
dram[8]:      2976      2976      3072      3072      2768      2768      2720      2720      2464      2464      2560      2560      2608      2608      2816      2816 
dram[9]:      3072      3072      3072      3072      2768      2768      2720      2720      2464      2464      2560      2560      2608      2608      2736      2736 
dram[10]:      3072      3072      3072      3072      2768      2768      2720      2720      2464      2464      2464      2464      2688      2688      2736      2736 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       220       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       223       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       219       225       221
dram[9]:        225       223       223       219       223       219       223       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       519       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       520       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       460       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       535
dram[7]:        558       550       431       460       489       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       478       387       486       475       689       572       579       531
dram[9]:        564       529       485       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7fecafbfc740 :  mf: uid=20566052, sid27:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8843417), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1747254 n_act=15951 n_pre=15935 n_req=135683 n_rd=366731 n_write=176000 bw_util=0.4675
n_activity=1846403 dram_eff=0.5879
bk0: 24196a 2103520i bk1: 24192a 2100211i bk2: 24576a 2086130i bk3: 24576a 2097971i bk4: 23424a 2114390i bk5: 23424a 2122299i bk6: 22592a 2122841i bk7: 22591a 2128115i bk8: 21504a 2125009i bk9: 21504a 2134727i bk10: 21120a 2138458i bk11: 21120a 2137410i bk12: 22400a 2117714i bk13: 22400a 2128054i bk14: 23556a 2104697i bk15: 23556a 2115332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06922
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746825 n_act=16297 n_pre=16281 n_req=135617 n_rd=366596 n_write=175872 bw_util=0.4673
n_activity=1845351 dram_eff=0.5879
bk0: 24192a 2104074i bk1: 24192a 2104059i bk2: 24192a 2091399i bk3: 24192a 2100852i bk4: 23744a 2109938i bk5: 23744a 2113527i bk6: 22592a 2116293i bk7: 22592a 2125145i bk8: 21504a 2126643i bk9: 21504a 2133704i bk10: 21120a 2137197i bk11: 21120a 2139123i bk12: 22400a 2119489i bk13: 22400a 2129632i bk14: 23556a 2106543i bk15: 23552a 2114692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1747031 n_act=16260 n_pre=16244 n_req=135584 n_rd=366464 n_write=175872 bw_util=0.4672
n_activity=1841318 dram_eff=0.5891
bk0: 24576a 2097988i bk1: 24576a 2094013i bk2: 24192a 2087719i bk3: 24192a 2098103i bk4: 23744a 2108610i bk5: 23744a 2112909i bk6: 22528a 2121730i bk7: 22528a 2125241i bk8: 21504a 2123941i bk9: 21504a 2133718i bk10: 21120a 2140368i bk11: 21120a 2137035i bk12: 22400a 2116555i bk13: 22400a 2124765i bk14: 23168a 2109034i bk15: 23168a 2120508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746619 n_act=16210 n_pre=16194 n_req=135712 n_rd=366720 n_write=176128 bw_util=0.4676
n_activity=1845597 dram_eff=0.5883
bk0: 24576a 2098894i bk1: 24576a 2101577i bk2: 24192a 2091880i bk3: 24192a 2102442i bk4: 23744a 2111192i bk5: 23744a 2111640i bk6: 22528a 2117532i bk7: 22528a 2127555i bk8: 21504a 2124845i bk9: 21504a 2134080i bk10: 21248a 2133909i bk11: 21248a 2133296i bk12: 22400a 2115026i bk13: 22400a 2125581i bk14: 23168a 2110281i bk15: 23168a 2121758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.01903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746839 n_act=16352 n_pre=16336 n_req=135586 n_rd=366472 n_write=175872 bw_util=0.4672
n_activity=1847028 dram_eff=0.5873
bk0: 24576a 2097335i bk1: 24576a 2098965i bk2: 24192a 2090597i bk3: 24192a 2103245i bk4: 23360a 2113467i bk5: 23360a 2119743i bk6: 22784a 2121877i bk7: 22784a 2124483i bk8: 21504a 2120793i bk9: 21504a 2132907i bk10: 21248a 2136516i bk11: 21248a 2137691i bk12: 22400a 2118840i bk13: 22400a 2121163i bk14: 23172a 2108372i bk15: 23172a 2121820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746799 n_act=16372 n_pre=16356 n_req=135586 n_rd=366472 n_write=175872 bw_util=0.4672
n_activity=1849530 dram_eff=0.5865
bk0: 24192a 2102472i bk1: 24192a 2105258i bk2: 24576a 2088359i bk3: 24576a 2097444i bk4: 23360a 2112403i bk5: 23360a 2117104i bk6: 22784a 2117202i bk7: 22784a 2122669i bk8: 21504a 2124159i bk9: 21504a 2132276i bk10: 21248a 2138858i bk11: 21248a 2138020i bk12: 22400a 2120026i bk13: 22400a 2126466i bk14: 23172a 2111874i bk15: 23172a 2122528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746341 n_act=16345 n_pre=16329 n_req=135714 n_rd=366728 n_write=176128 bw_util=0.4676
n_activity=1848457 dram_eff=0.5874
bk0: 24192a 2103076i bk1: 24192a 2102594i bk2: 24576a 2083679i bk3: 24576a 2099606i bk4: 23360a 2111198i bk5: 23360a 2120690i bk6: 22784a 2121466i bk7: 22784a 2122948i bk8: 21504a 2121333i bk9: 21504a 2136129i bk10: 21248a 2136483i bk11: 21248a 2141302i bk12: 22144a 2122945i bk13: 22144a 2127901i bk14: 23556a 2104895i bk15: 23556a 2114183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746999 n_act=16272 n_pre=16256 n_req=135586 n_rd=366472 n_write=175872 bw_util=0.4672
n_activity=1845717 dram_eff=0.5877
bk0: 24192a 2101531i bk1: 24192a 2102074i bk2: 24576a 2088214i bk3: 24576a 2099411i bk4: 23360a 2114704i bk5: 23360a 2117260i bk6: 22784a 2118557i bk7: 22784a 2121483i bk8: 21120a 2127740i bk9: 21120a 2138588i bk10: 21504a 2134024i bk11: 21504a 2131252i bk12: 22144a 2120839i bk13: 22144a 2127538i bk14: 23556a 2108005i bk15: 23556a 2117127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746727 n_act=16344 n_pre=16328 n_req=135618 n_rd=366600 n_write=175872 bw_util=0.4673
n_activity=1849002 dram_eff=0.5868
bk0: 24192a 2103093i bk1: 24192a 2104205i bk2: 24576a 2082355i bk3: 24576a 2099150i bk4: 23360a 2113048i bk5: 23360a 2121299i bk6: 22784a 2118642i bk7: 22784a 2120465i bk8: 21120a 2127082i bk9: 21120a 2139636i bk10: 21504a 2133404i bk11: 21504a 2134916i bk12: 22208a 2122729i bk13: 22208a 2127298i bk14: 23556a 2108749i bk15: 23556a 2114517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746647 n_act=16256 n_pre=16240 n_req=135682 n_rd=366728 n_write=176000 bw_util=0.4675
n_activity=1845149 dram_eff=0.5883
bk0: 24576a 2097811i bk1: 24576a 2095950i bk2: 24576a 2084068i bk3: 24576a 2096543i bk4: 23360a 2114129i bk5: 23360a 2122427i bk6: 22784a 2116498i bk7: 22784a 2122149i bk8: 21120a 2126923i bk9: 21120a 2136754i bk10: 21504a 2133654i bk11: 21504a 2135429i bk12: 22208a 2123993i bk13: 22208a 2129866i bk14: 23236a 2112525i bk15: 23236a 2119384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03496
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2321871 n_nop=1746545 n_act=16435 n_pre=16419 n_req=135618 n_rd=366600 n_write=175872 bw_util=0.4673
n_activity=1844774 dram_eff=0.5881
bk0: 24576a 2097788i bk1: 24576a 2098968i bk2: 24576a 2081936i bk3: 24576a 2095146i bk4: 23360a 2114193i bk5: 23360a 2120620i bk6: 22784a 2118135i bk7: 22784a 2122879i bk8: 21120a 2129132i bk9: 21120a 2135506i bk10: 21120a 2135401i bk11: 21120a 2138149i bk12: 22528a 2120726i bk13: 22528a 2124012i bk14: 23236a 2109939i bk15: 23236a 2116997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67720, Miss = 45842, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[1]: Access = 67708, Miss = 45841, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[2]: Access = 67676, Miss = 45825, Miss_rate = 0.677, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 67616, Miss = 45824, Miss_rate = 0.678, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[4]: Access = 67584, Miss = 45808, Miss_rate = 0.678, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[5]: Access = 67616, Miss = 45808, Miss_rate = 0.677, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[6]: Access = 67712, Miss = 45840, Miss_rate = 0.677, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 67712, Miss = 45840, Miss_rate = 0.677, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[8]: Access = 67660, Miss = 45809, Miss_rate = 0.677, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 67628, Miss = 45809, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[10]: Access = 67628, Miss = 45809, Miss_rate = 0.677, Pending_hits = 147, Reservation_fails = 1
L2_cache_bank[11]: Access = 67660, Miss = 45809, Miss_rate = 0.677, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[12]: Access = 67740, Miss = 45841, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 67740, Miss = 45841, Miss_rate = 0.677, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[14]: Access = 67644, Miss = 45809, Miss_rate = 0.677, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[15]: Access = 67612, Miss = 45809, Miss_rate = 0.678, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[16]: Access = 67644, Miss = 45825, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[17]: Access = 67676, Miss = 45825, Miss_rate = 0.677, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[18]: Access = 67708, Miss = 45841, Miss_rate = 0.677, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[19]: Access = 67692, Miss = 45841, Miss_rate = 0.677, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[20]: Access = 67628, Miss = 45825, Miss_rate = 0.678, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 67628, Miss = 45825, Miss_rate = 0.678, Pending_hits = 200, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1008146
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3915
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48509
	minimum = 6
	maximum = 38
Network latency average = 8.36589
	minimum = 6
	maximum = 38
Slowest packet = 2885273
Flit latency average = 6.80145
	minimum = 6
	maximum = 36
Slowest flit = 8134066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237702
	minimum = 0.0188101 (at node 5)
	maximum = 0.0282151 (at node 0)
Accepted packet rate average = 0.0237702
	minimum = 0.0188101 (at node 5)
	maximum = 0.0282151 (at node 0)
Injected flit rate average = 0.0655142
	minimum = 0.0433449 (at node 5)
	maximum = 0.0868432 (at node 34)
Accepted flit rate average= 0.0655142
	minimum = 0.0603149 (at node 5)
	maximum = 0.0904723 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53457 (32 samples)
	minimum = 6 (32 samples)
	maximum = 45.7188 (32 samples)
Network latency average = 8.41071 (32 samples)
	minimum = 6 (32 samples)
	maximum = 42.4062 (32 samples)
Flit latency average = 6.86778 (32 samples)
	minimum = 6 (32 samples)
	maximum = 39.25 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.023815 (32 samples)
	minimum = 0.0188462 (32 samples)
	maximum = 0.028266 (32 samples)
Accepted packet rate average = 0.023815 (32 samples)
	minimum = 0.0188462 (32 samples)
	maximum = 0.028266 (32 samples)
Injected flit rate average = 0.065639 (32 samples)
	minimum = 0.0434196 (32 samples)
	maximum = 0.0870595 (32 samples)
Accepted flit rate average = 0.065639 (32 samples)
	minimum = 0.060442 (32 samples)
	maximum = 0.0906468 (32 samples)
Injected packet size average = 2.75621 (32 samples)
Accepted packet size average = 2.75621 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 45 sec (2805 sec)
gpgpu_simulation_rate = 329113 (inst/sec)
gpgpu_simulation_rate = 3152 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38817
gpu_sim_insn = 28848876
gpu_ipc =     743.2021
gpu_tot_sim_cycle = 9104385
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     104.5664
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15694
partiton_reqs_in_parallel = 853974
partiton_reqs_in_parallel_total    = 27510032
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1154
partiton_reqs_in_parallel_util = 853974
partiton_reqs_in_parallel_util_total    = 27510032
gpu_sim_cycle_parition_util = 38817
gpu_tot_sim_cycle_parition_util    = 1250456
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.5542 GB/Sec
L2_BW_total  =      15.9820 GB/Sec
gpu_total_sim_rate=330674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19110292
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159302, 153107, 153354, 158950, 159322, 153167, 153370, 158878, 43526, 41752, 41915, 28917, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 2939
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1495
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:997749	W0_Idle:707877	W0_Scoreboard:37331238	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 9104384 
mrq_lat_table:693249 	110655 	77062 	164654 	203286 	159658 	91459 	37021 	1566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1032069 	502153 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1468823 	65960 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	874921 	158436 	2343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2503 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4857      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5501      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.954701  7.665568  9.879417  9.523046  8.378531  8.223660  8.847983  8.314869  9.298525  9.092120  8.876530  8.516542  9.566143  9.195044  8.168029  8.008015 
dram[1]:  8.490876  8.036269  8.896749  8.264653  7.825562  7.758562  8.996845  8.847983  9.071982  8.856216  7.956131  7.535411  9.674603  9.718678  8.319149  8.234432 
dram[2]:  8.054237  7.893688  9.515337  8.664804  7.627946  7.514096  9.017951  8.235294  9.603751  9.298525  8.721312  7.972028  9.502227  8.888541  8.296227  8.172862 
dram[3]:  8.207253  8.027027  9.141454  8.632653  7.666667  7.501656  8.868120  8.905109  9.112347  9.051933  8.460567  7.834469  9.853349  9.718678  8.375238  8.112546 
dram[4]:  8.336843  7.906822  9.070175  9.017442  7.436242  7.337749  8.821974  8.460487  9.256497  9.153072  8.793443  8.793443  8.671748  8.415188  8.597263  7.944896 
dram[5]:  8.279360  8.163157  9.209302  9.000000  7.448740  7.171521  8.493633  8.577646  8.489120  8.350662  8.184131  8.069207 10.206938  9.696591  8.368220  8.242737 
dram[6]:  8.490876  8.521978  9.000000  8.816326  7.448740  7.398998  8.543842  8.427600  9.581286  9.319681  8.585913  8.567625  8.899364  8.367530  8.168029  7.986679 
dram[7]:  8.664804  8.235398  9.678207  9.263158  7.667820  7.289474  8.663337  8.628856  8.353187  8.568060  8.634636  8.456050  9.678572  9.013948  8.051029  7.772688 
dram[8]:  8.444646  8.220848  9.173745  8.966038  7.985586  7.900178  8.346487  8.235518  9.415783  8.892102  8.120159  7.993157  8.993589  8.607362  8.412535  8.022302 
dram[9]:  8.485714  8.095401  9.561368  9.191489  8.117216  8.117216  8.282713  8.330452  8.755751  8.301143  8.473576  8.526590  9.522624  8.879746  8.211163  7.695728 
dram[10]:  8.322242  8.000000  8.687386  8.380953  8.207407  7.844248  8.750757  8.543842  9.199080  8.513312  8.100508  8.019095  9.432967  9.432967  8.083333  7.655681 
average row locality = 1538610/181241 = 8.489305
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6238      6237      6336      6336      6033      6033      5822      5822      5552      5552      5439      5439      5774      5774      6081      6081 
dram[1]:      6237      6237      6237      6237      6115      6115      5822      5822      5552      5552      5439      5439      5774      5774      6081      6080 
dram[2]:      6336      6336      6237      6237      6115      6115      5806      5806      5552      5552      5439      5439      5774      5774      5981      5981 
dram[3]:      6336      6336      6237      6237      6115      6115      5806      5806      5552      5552      5472      5472      5774      5774      5981      5981 
dram[4]:      6336      6336      6237      6237      6016      6016      5872      5872      5552      5552      5472      5472      5774      5774      5982      5982 
dram[5]:      6237      6237      6336      6336      6016      6016      5872      5872      5552      5552      5471      5471      5774      5774      5982      5982 
dram[6]:      6237      6237      6336      6336      6016      6016      5872      5872      5552      5552      5471      5471      5708      5708      6081      6081 
dram[7]:      6237      6237      6336      6336      6016      6016      5872      5872      5453      5453      5537      5537      5708      5708      6081      6081 
dram[8]:      6237      6237      6336      6336      6016      6016      5872      5872      5453      5453      5537      5537      5725      5725      6081      6081 
dram[9]:      6336      6336      6336      6336      6016      6016      5872      5872      5453      5453      5537      5537      5725      5725      5998      5998 
dram[10]:      6336      6336      6336      6336      6016      6016      5872      5872      5453      5453      5438      5438      5808      5808      5998      5998 
total reads: 1039650
bank skew: 6336/5438 = 1.17
chip skew: 94549/94480 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3168      3168      2865      2865      2734      2734      2640      2640      2541      2541      2759      2759      2912      2912 
dram[1]:      3069      3069      3069      3069      2947      2947      2734      2734      2640      2640      2541      2541      2759      2759      2912      2912 
dram[2]:      3168      3168      3069      3069      2947      2947      2734      2734      2640      2640      2541      2541      2759      2759      2813      2813 
dram[3]:      3168      3168      3069      3069      2947      2947      2734      2734      2640      2640      2574      2574      2759      2759      2813      2813 
dram[4]:      3168      3168      3069      3069      2848      2848      2800      2800      2640      2640      2574      2574      2759      2759      2813      2813 
dram[5]:      3069      3069      3168      3168      2848      2848      2800      2800      2640      2640      2574      2574      2759      2759      2813      2813 
dram[6]:      3069      3069      3168      3168      2848      2848      2800      2800      2640      2640      2574      2574      2693      2693      2912      2912 
dram[7]:      3069      3069      3168      3168      2848      2848      2800      2800      2541      2541      2640      2640      2693      2693      2912      2912 
dram[8]:      3069      3069      3168      3168      2848      2848      2800      2800      2541      2541      2640      2640      2693      2693      2912      2912 
dram[9]:      3168      3168      3168      3168      2848      2848      2800      2800      2541      2541      2640      2640      2693      2693      2829      2829 
dram[10]:      3168      3168      3168      3168      2848      2848      2800      2800      2541      2541      2541      2541      2776      2776      2829      2829 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       218       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       224       220       224       219       221       217       220       217       222       218       225       223
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       220       217       219       217       223       218       225       221
dram[9]:        225       223       223       218       223       219       224       220       222       216       219       217       221       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       519       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       520       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       460       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       427       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       478       387       486       475       689       572       579       531
dram[9]:        564       529       485       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801969 n_act=16147 n_pre=16131 n_req=139925 n_rd=378196 n_write=181504 bw_util=0.4676
n_activity=1903087 dram_eff=0.5882
bk0: 24952a 2169536i bk1: 24948a 2165965i bk2: 25344a 2151338i bk3: 25344a 2163502i bk4: 24132a 2180798i bk5: 24132a 2188820i bk6: 23288a 2189292i bk7: 23288a 2194677i bk8: 22208a 2191222i bk9: 22208a 2201127i bk10: 21756a 2205184i bk11: 21756a 2204231i bk12: 23096a 2183802i bk13: 23096a 2194777i bk14: 24324a 2170057i bk15: 24324a 2181507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801557 n_act=16493 n_pre=16477 n_req=139855 n_rd=378052 n_write=181368 bw_util=0.4674
n_activity=1901166 dram_eff=0.5885
bk0: 24948a 2169765i bk1: 24948a 2169504i bk2: 24948a 2156431i bk3: 24948a 2166350i bk4: 24460a 2175736i bk5: 24460a 2179780i bk6: 23288a 2182502i bk7: 23288a 2191890i bk8: 22208a 2192902i bk9: 22208a 2200124i bk10: 21756a 2203741i bk11: 21756a 2206342i bk12: 23096a 2185420i bk13: 23096a 2195797i bk14: 24324a 2171921i bk15: 24320a 2180395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801759 n_act=16458 n_pre=16442 n_req=139822 n_rd=377920 n_write=181368 bw_util=0.4673
n_activity=1897430 dram_eff=0.5895
bk0: 25344a 2163550i bk1: 25344a 2159373i bk2: 24948a 2152978i bk3: 24948a 2164146i bk4: 24460a 2174270i bk5: 24460a 2179233i bk6: 23224a 2188272i bk7: 23224a 2191428i bk8: 22208a 2190112i bk9: 22208a 2200328i bk10: 21756a 2207093i bk11: 21756a 2203568i bk12: 23096a 2182414i bk13: 23096a 2191388i bk14: 23924a 2174633i bk15: 23924a 2186388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803eee80, atomic=0 1 entries : 0x7feca4252a10 :  mf: uid=21208695, sid07:w11, part=3, addr=0x803eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9104384), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801327 n_act=16410 n_pre=16394 n_req=139954 n_rd=378184 n_write=181632 bw_util=0.4677
n_activity=1901805 dram_eff=0.5887
bk0: 25344a 2164229i bk1: 25344a 2167265i bk2: 24948a 2156999i bk3: 24948a 2168002i bk4: 24460a 2177352i bk5: 24460a 2177832i bk6: 23224a 2183776i bk7: 23224a 2194311i bk8: 22208a 2190965i bk9: 22208a 2200511i bk10: 21888a 2200485i bk11: 21888a 2200277i bk12: 23096a 2181115i bk13: 23096a 2191748i bk14: 23924a 2175997i bk15: 23924a 2187820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801575 n_act=16546 n_pre=16530 n_req=139824 n_rd=377928 n_write=181368 bw_util=0.4673
n_activity=1903034 dram_eff=0.5878
bk0: 25344a 2162850i bk1: 25344a 2164486i bk2: 24948a 2156042i bk3: 24948a 2169163i bk4: 24064a 2179856i bk5: 24064a 2186116i bk6: 23488a 2188293i bk7: 23488a 2190707i bk8: 22208a 2186669i bk9: 22208a 2199397i bk10: 21888a 2203552i bk11: 21888a 2204273i bk12: 23096a 2184888i bk13: 23096a 2186954i bk14: 23928a 2173671i bk15: 23928a 2187526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801535 n_act=16570 n_pre=16554 n_req=139822 n_rd=377920 n_write=181368 bw_util=0.4673
n_activity=1905861 dram_eff=0.5869
bk0: 24948a 2167822i bk1: 24948a 2171174i bk2: 25344a 2153800i bk3: 25344a 2163120i bk4: 24064a 2178696i bk5: 24064a 2183559i bk6: 23488a 2183629i bk7: 23488a 2188842i bk8: 22208a 2190153i bk9: 22208a 2198868i bk10: 21884a 2205787i bk11: 21884a 2204920i bk12: 23096a 2186024i bk13: 23096a 2192953i bk14: 23928a 2177863i bk15: 23928a 2188529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801069 n_act=16539 n_pre=16523 n_req=139954 n_rd=378184 n_write=181632 bw_util=0.4677
n_activity=1904615 dram_eff=0.5879
bk0: 24948a 2168896i bk1: 24948a 2168376i bk2: 25344a 2148862i bk3: 25344a 2165278i bk4: 24064a 2177611i bk5: 24064a 2187466i bk6: 23488a 2187793i bk7: 23488a 2189324i bk8: 22208a 2187163i bk9: 22208a 2202552i bk10: 21884a 2203176i bk11: 21884a 2208202i bk12: 22832a 2189214i bk13: 22832a 2194075i bk14: 24324a 2170351i bk15: 24324a 2179823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801739 n_act=16468 n_pre=16452 n_req=139822 n_rd=377920 n_write=181368 bw_util=0.4673
n_activity=1901791 dram_eff=0.5882
bk0: 24948a 2167207i bk1: 24948a 2167625i bk2: 25344a 2153335i bk3: 25344a 2165479i bk4: 24064a 2180905i bk5: 24064a 2183710i bk6: 23488a 2184744i bk7: 23488a 2187734i bk8: 21812a 2193603i bk9: 21812a 2205338i bk10: 22148a 2200740i bk11: 22148a 2197917i bk12: 22832a 2186790i bk13: 22832a 2194079i bk14: 24324a 2173647i bk15: 24324a 2182904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7feca43f6590 :  mf: uid=21208696, sid07:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9104384), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801469 n_act=16536 n_pre=16520 n_req=139856 n_rd=378054 n_write=181368 bw_util=0.4674
n_activity=1905003 dram_eff=0.5873
bk0: 24948a 2168824i bk1: 24948a 2170123i bk2: 25344a 2147188i bk3: 25344a 2164965i bk4: 24064a 2179267i bk5: 24062a 2187763i bk6: 23488a 2184801i bk7: 23488a 2186579i bk8: 21812a 2193482i bk9: 21812a 2206025i bk10: 22148a 2199787i bk11: 22148a 2201723i bk12: 22900a 2188835i bk13: 22900a 2193940i bk14: 24324a 2174515i bk15: 24324a 2180352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05595
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801387 n_act=16448 n_pre=16432 n_req=139920 n_rd=378184 n_write=181496 bw_util=0.4676
n_activity=1900975 dram_eff=0.5888
bk0: 25344a 2163598i bk1: 25344a 2161278i bk2: 25344a 2148976i bk3: 25344a 2162312i bk4: 24064a 2180526i bk5: 24064a 2189044i bk6: 23488a 2182542i bk7: 23488a 2188215i bk8: 21812a 2193214i bk9: 21812a 2203006i bk10: 22148a 2200369i bk11: 22148a 2202241i bk12: 22900a 2190152i bk13: 22900a 2196121i bk14: 23992a 2178170i bk15: 23992a 2185484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03666
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2393947 n_nop=1801285 n_act=16627 n_pre=16611 n_req=139856 n_rd=378056 n_write=181368 bw_util=0.4674
n_activity=1900657 dram_eff=0.5887
bk0: 25344a 2163407i bk1: 25344a 2164763i bk2: 25344a 2147003i bk3: 25344a 2160210i bk4: 24064a 2180409i bk5: 24064a 2186975i bk6: 23488a 2184529i bk7: 23488a 2189441i bk8: 21812a 2195177i bk9: 21812a 2202119i bk10: 21752a 2201989i bk11: 21752a 2205126i bk12: 23232a 2186739i bk13: 23232a 2190164i bk14: 23992a 2175362i bk15: 23992a 2183048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04626

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69834, Miss = 47275, Miss_rate = 0.677, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[1]: Access = 69823, Miss = 47274, Miss_rate = 0.677, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[2]: Access = 69790, Miss = 47257, Miss_rate = 0.677, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 69729, Miss = 47256, Miss_rate = 0.678, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[4]: Access = 69696, Miss = 47240, Miss_rate = 0.678, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 69729, Miss = 47240, Miss_rate = 0.677, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[6]: Access = 69828, Miss = 47273, Miss_rate = 0.677, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 69828, Miss = 47273, Miss_rate = 0.677, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[8]: Access = 69774, Miss = 47241, Miss_rate = 0.677, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 69741, Miss = 47241, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[10]: Access = 69740, Miss = 47240, Miss_rate = 0.677, Pending_hits = 149, Reservation_fails = 1
L2_cache_bank[11]: Access = 69773, Miss = 47240, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[12]: Access = 69856, Miss = 47273, Miss_rate = 0.677, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[13]: Access = 69856, Miss = 47273, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[14]: Access = 69757, Miss = 47240, Miss_rate = 0.677, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[15]: Access = 69724, Miss = 47240, Miss_rate = 0.678, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[16]: Access = 69757, Miss = 47257, Miss_rate = 0.677, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[17]: Access = 69790, Miss = 47257, Miss_rate = 0.677, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[18]: Access = 69823, Miss = 47273, Miss_rate = 0.677, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 69807, Miss = 47273, Miss_rate = 0.677, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[20]: Access = 69741, Miss = 47257, Miss_rate = 0.678, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[21]: Access = 69740, Miss = 47257, Miss_rate = 0.678, Pending_hits = 205, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1039650
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 3981
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 540672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58022
	minimum = 6
	maximum = 44
Network latency average = 8.4584
	minimum = 6
	maximum = 44
Slowest packet = 3056779
Flit latency average = 6.94006
	minimum = 6
	maximum = 42
Slowest flit = 8428003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239613
	minimum = 0.0189613 (at node 0)
	maximum = 0.0284419 (at node 7)
Accepted packet rate average = 0.0239613
	minimum = 0.0189613 (at node 0)
	maximum = 0.0284419 (at node 7)
Injected flit rate average = 0.0660408
	minimum = 0.0436933 (at node 0)
	maximum = 0.0875412 (at node 34)
Accepted flit rate average= 0.0660408
	minimum = 0.0607997 (at node 0)
	maximum = 0.0911995 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53595 (33 samples)
	minimum = 6 (33 samples)
	maximum = 45.6667 (33 samples)
Network latency average = 8.41216 (33 samples)
	minimum = 6 (33 samples)
	maximum = 42.4545 (33 samples)
Flit latency average = 6.86997 (33 samples)
	minimum = 6 (33 samples)
	maximum = 39.3333 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0238194 (33 samples)
	minimum = 0.0188497 (33 samples)
	maximum = 0.0282714 (33 samples)
Accepted packet rate average = 0.0238194 (33 samples)
	minimum = 0.0188497 (33 samples)
	maximum = 0.0282714 (33 samples)
Injected flit rate average = 0.0656512 (33 samples)
	minimum = 0.0434279 (33 samples)
	maximum = 0.0870741 (33 samples)
Accepted flit rate average = 0.0656512 (33 samples)
	minimum = 0.0604529 (33 samples)
	maximum = 0.0906636 (33 samples)
Injected packet size average = 2.75621 (33 samples)
Accepted packet size average = 2.75621 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 59 sec (2879 sec)
gpgpu_simulation_rate = 330674 (inst/sec)
gpgpu_simulation_rate = 3162 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39203
gpu_sim_insn = 28848876
gpu_ipc =     735.8844
gpu_tot_sim_cycle = 9365738
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     104.7287
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 15989
partiton_reqs_in_parallel = 862466
partiton_reqs_in_parallel_total    = 28364006
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1206
partiton_reqs_in_parallel_util = 862466
partiton_reqs_in_parallel_util_total    = 28364006
gpu_sim_cycle_parition_util = 39203
gpu_tot_sim_cycle_parition_util    = 1289273
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.4362 GB/Sec
L2_BW_total  =      16.0067 GB/Sec
gpu_total_sim_rate=332045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19689520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164129, 157752, 158001, 163770, 164149, 157809, 158017, 163694, 43526, 41752, 41915, 28917, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 2972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1027909	W0_Idle:723052	W0_Scoreboard:38469858	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 9365737 
mrq_lat_table:713443 	113404 	79121 	170209 	210429 	164946 	94179 	37914 	1589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1061473 	519241 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1513292 	67987 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	901670 	163013 	2401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2580 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4971      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.808632  7.490625  9.656805  9.343512  8.255396  8.123894  8.727003  8.177015  9.115676  8.903907  8.762513  8.404494  9.400000  9.032888  8.042608  7.891638 
dram[1]:  8.294118  7.884869  8.732241  8.153061  7.638889  7.626427  8.831832  8.624634  8.903907  8.701755  7.799052  7.405941  9.440387  9.542889  8.184956  8.090988 
dram[2]:  7.896774  7.746835  9.363281  8.515098  7.516077  7.408875  8.850251  8.116129  9.442329  9.096008  8.615706  7.858644  9.400000  8.710605  8.111211  7.982348 
dram[3]:  8.039409  7.896774  8.910781  8.425307  7.564725  7.420635  8.675862  8.727453  8.979766  8.903907  8.354482  7.731594  9.690187  9.563656  8.229300  7.996463 
dram[4]:  8.201005  7.783784  8.877778  8.845018  7.340289  7.270270  8.639613  8.302692  9.175190  9.037514  8.632674  8.650678  8.491788  8.252583  8.390538  7.783993 
dram[5]:  8.111675  8.003339  9.016575  8.805756  7.352090  7.089922  8.318139  8.443815  8.274779  8.210321  8.062197  7.923591 10.044572  9.563656  8.237705  8.119390 
dram[6]:  8.351916  8.351916  8.853526  8.665486  7.352090  7.293461  8.380507  8.287303  9.442329  9.195202  8.439471  8.405269  8.784772  8.233111  8.000865  7.805063 
dram[7]:  8.469965  8.070707  9.415384  9.066667  7.521381  7.190251  8.524309  8.491928  8.187065  8.404494  8.543059  8.340258  9.561326  8.893114  7.878194  7.643802 
dram[8]:  8.322917  8.057143  9.049908  8.821622  7.843911  7.764007  8.211203  8.077687  9.255343  8.743890  7.977294  7.843721  8.855975  8.475073  8.228647  7.851443 
dram[9]:  8.298306  7.948052  9.361377  9.033211  8.008757  8.008757  8.136488  8.166210  8.544133  8.154609  8.356789  8.373386  9.372973  8.696088  8.077402  7.578464 
dram[10]:  8.160000  7.871383  8.544502  8.256324  8.051056  7.698653  8.589817  8.380507  9.012048  8.353299  7.996113  7.903938  9.217936  9.256544  7.971027  7.503306 
average row locality = 1585234/190057 = 8.340835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6427      6426      6528      6528      6222      6222      6001      6001      5712      5712      5610      5610      5950      5950      6257      6257 
dram[1]:      6426      6426      6426      6426      6307      6307      6001      6001      5712      5712      5610      5610      5950      5950      6257      6256 
dram[2]:      6528      6528      6426      6426      6307      6307      5984      5984      5712      5712      5610      5610      5950      5950      6154      6154 
dram[3]:      6528      6528      6426      6426      6307      6307      5984      5984      5712      5712      5644      5644      5950      5950      6154      6154 
dram[4]:      6528      6528      6426      6426      6205      6205      6052      6052      5712      5712      5644      5644      5950      5950      6155      6155 
dram[5]:      6426      6426      6528      6528      6205      6205      6052      6052      5712      5712      5644      5644      5950      5950      6155      6155 
dram[6]:      6426      6426      6528      6528      6205      6205      6052      6052      5712      5712      5644      5644      5882      5882      6257      6257 
dram[7]:      6426      6426      6528      6528      6205      6205      6052      6052      5610      5610      5712      5712      5882      5882      6257      6257 
dram[8]:      6426      6426      6528      6528      6205      6205      6052      6052      5610      5610      5712      5712      5899      5899      6257      6257 
dram[9]:      6528      6528      6528      6528      6205      6205      6052      6052      5610      5610      5712      5712      5899      5899      6172      6172 
dram[10]:      6528      6528      6528      6528      6205      6205      6052      6052      5610      5610      5610      5610      5984      5984      6172      6172 
total reads: 1071154
bank skew: 6528/5610 = 1.16
chip skew: 97413/97342 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3264      3264      2958      2958      2822      2822      2720      2720      2618      2618      2839      2839      2992      2992 
dram[1]:      3162      3162      3162      3162      3043      3043      2822      2822      2720      2720      2618      2618      2839      2839      2992      2992 
dram[2]:      3264      3264      3162      3162      3043      3043      2822      2822      2720      2720      2618      2618      2839      2839      2890      2890 
dram[3]:      3264      3264      3162      3162      3043      3043      2822      2822      2720      2720      2652      2652      2839      2839      2890      2890 
dram[4]:      3264      3264      3162      3162      2941      2941      2890      2890      2720      2720      2652      2652      2839      2839      2890      2890 
dram[5]:      3162      3162      3264      3264      2941      2941      2890      2890      2720      2720      2652      2652      2839      2839      2890      2890 
dram[6]:      3162      3162      3264      3264      2941      2941      2890      2890      2720      2720      2652      2652      2771      2771      2992      2992 
dram[7]:      3162      3162      3264      3264      2941      2941      2890      2890      2618      2618      2720      2720      2771      2771      2992      2992 
dram[8]:      3162      3162      3264      3264      2941      2941      2890      2890      2618      2618      2720      2720      2771      2771      2992      2992 
dram[9]:      3264      3264      3264      3264      2941      2941      2890      2890      2618      2618      2720      2720      2771      2771      2907      2907 
dram[10]:      3264      3264      3264      3264      2941      2941      2890      2890      2618      2618      2618      2618      2856      2856      2907      2907 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       220       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       219       226       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       219       226       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       223       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       219       217       223       219       225       221
dram[9]:        225       223       223       219       223       219       223       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       486       475       689       572       579       531
dram[9]:        564       529       485       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1856258 n_act=16923 n_pre=16907 n_req=144163 n_rd=389652 n_write=187000 bw_util=0.4675
n_activity=1962113 dram_eff=0.5878
bk0: 25708a 2234891i bk1: 25704a 2231346i bk2: 26112a 2216897i bk3: 26112a 2228862i bk4: 24888a 2246310i bk5: 24888a 2254977i bk6: 24004a 2255298i bk7: 24004a 2260726i bk8: 22848a 2257583i bk9: 22848a 2267606i bk10: 22440a 2271914i bk11: 22440a 2271384i bk12: 23800a 2250088i bk13: 23800a 2261192i bk14: 25028a 2236148i bk15: 25028a 2247948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x801ef480, atomic=0 1 entries : 0x7feca4ae7aa0 :  mf: uid=21851339, sid17:w10, part=1, addr=0x801ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (9365736), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855734 n_act=17325 n_pre=17309 n_req=144093 n_rd=389508 n_write=186864 bw_util=0.4673
n_activity=1960569 dram_eff=0.588
bk0: 25704a 2235695i bk1: 25704a 2235403i bk2: 25704a 2221747i bk3: 25704a 2232281i bk4: 25228a 2240820i bk5: 25228a 2245280i bk6: 24004a 2248296i bk7: 24004a 2257969i bk8: 22848a 2259140i bk9: 22848a 2266844i bk10: 22440a 2270300i bk11: 22440a 2272680i bk12: 23800a 2251625i bk13: 23800a 2262010i bk14: 25028a 2237791i bk15: 25024a 2246716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1856016 n_act=17254 n_pre=17238 n_req=144058 n_rd=389368 n_write=186864 bw_util=0.4672
n_activity=1956673 dram_eff=0.589
bk0: 26112a 2228775i bk1: 26112a 2224567i bk2: 25704a 2218586i bk3: 25704a 2229606i bk4: 25228a 2239413i bk5: 25228a 2245303i bk6: 23936a 2254372i bk7: 23936a 2257679i bk8: 22848a 2256773i bk9: 22848a 2266971i bk10: 22440a 2273845i bk11: 22440a 2270250i bk12: 23800a 2249127i bk13: 23800a 2257943i bk14: 24616a 2240788i bk15: 24616a 2253055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x801ef680, atomic=0 1 entries : 0x7feca4b81430 :  mf: uid=21851338, sid17:w11, part=3, addr=0x801ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9365733), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855580 n_act=17200 n_pre=17184 n_req=144194 n_rd=389640 n_write=187136 bw_util=0.4676
n_activity=1961112 dram_eff=0.5882
bk0: 26112a 2229829i bk1: 26112a 2232894i bk2: 25704a 2222115i bk3: 25704a 2233216i bk4: 25228a 2242874i bk5: 25228a 2243567i bk6: 23936a 2249750i bk7: 23936a 2260763i bk8: 22848a 2257643i bk9: 22848a 2267185i bk10: 22576a 2267220i bk11: 22576a 2266997i bk12: 23800a 2247589i bk13: 23800a 2258419i bk14: 24616a 2242018i bk15: 24616a 2254283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855828 n_act=17344 n_pre=17328 n_req=144060 n_rd=389376 n_write=186864 bw_util=0.4672
n_activity=1962490 dram_eff=0.5873
bk0: 26112a 2228193i bk1: 26112a 2230056i bk2: 25704a 2221185i bk3: 25704a 2234655i bk4: 24820a 2245454i bk5: 24820a 2252472i bk6: 24208a 2254177i bk7: 24208a 2256941i bk8: 22848a 2253268i bk9: 22848a 2266241i bk10: 22576a 2270066i bk11: 22576a 2270937i bk12: 23800a 2251267i bk13: 23800a 2253329i bk14: 24620a 2239755i bk15: 24620a 2253915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855768 n_act=17374 n_pre=17358 n_req=144060 n_rd=389376 n_write=186864 bw_util=0.4672
n_activity=1965138 dram_eff=0.5865
bk0: 25704a 2233357i bk1: 25704a 2236620i bk2: 26112a 2218619i bk3: 26112a 2228281i bk4: 24820a 2244105i bk5: 24820a 2249523i bk6: 24208a 2249283i bk7: 24208a 2255004i bk8: 22848a 2256240i bk9: 22848a 2265437i bk10: 22576a 2272377i bk11: 22576a 2271521i bk12: 23800a 2252319i bk13: 23800a 2259564i bk14: 24620a 2243796i bk15: 24620a 2255298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855306 n_act=17333 n_pre=17317 n_req=144196 n_rd=389648 n_write=187136 bw_util=0.4676
n_activity=1964348 dram_eff=0.5873
bk0: 25704a 2234490i bk1: 25704a 2234040i bk2: 26112a 2213873i bk3: 26112a 2231027i bk4: 24820a 2243334i bk5: 24820a 2253466i bk6: 24208a 2253628i bk7: 24208a 2255233i bk8: 22848a 2253705i bk9: 22848a 2269515i bk10: 22576a 2269893i bk11: 22576a 2274790i bk12: 23528a 2255981i bk13: 23528a 2260520i bk14: 25028a 2236367i bk15: 25028a 2246077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07403
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855968 n_act=17274 n_pre=17258 n_req=144060 n_rd=389376 n_write=186864 bw_util=0.4672
n_activity=1961608 dram_eff=0.5875
bk0: 25704a 2232674i bk1: 25704a 2233013i bk2: 26112a 2218376i bk3: 26112a 2231043i bk4: 24820a 2246449i bk5: 24820a 2249451i bk6: 24208a 2250811i bk7: 24208a 2253905i bk8: 22440a 2260312i bk9: 22440a 2271987i bk10: 22848a 2267466i bk11: 22848a 2264647i bk12: 23528a 2253461i bk13: 23528a 2260818i bk14: 25028a 2239537i bk15: 25028a 2249097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7feca4a68140 :  mf: uid=21851340, sid17:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9365737), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855702 n_act=17340 n_pre=17324 n_req=144094 n_rd=389510 n_write=186864 bw_util=0.4673
n_activity=1964825 dram_eff=0.5867
bk0: 25704a 2234649i bk1: 25704a 2235749i bk2: 26112a 2212566i bk3: 26112a 2230565i bk4: 24820a 2244826i bk5: 24820a 2253739i bk6: 24208a 2250639i bk7: 24206a 2252606i bk8: 22440a 2260157i bk9: 22440a 2273124i bk10: 22848a 2266295i bk11: 22848a 2268298i bk12: 23596a 2255242i bk13: 23596a 2260640i bk14: 25028a 2240794i bk15: 25028a 2246931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05444
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855604 n_act=17252 n_pre=17236 n_req=144162 n_rd=389648 n_write=187000 bw_util=0.4675
n_activity=1960592 dram_eff=0.5882
bk0: 26112a 2229182i bk1: 26112a 2226793i bk2: 26112a 2214515i bk3: 26112a 2227973i bk4: 24820a 2245884i bk5: 24820a 2255202i bk6: 24208a 2247879i bk7: 24208a 2254143i bk8: 22440a 2259598i bk9: 22440a 2269722i bk10: 22848a 2267005i bk11: 22848a 2268878i bk12: 23596a 2256644i bk13: 23596a 2262720i bk14: 24688a 2244662i bk15: 24688a 2252191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03434
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2466740 n_nop=1855502 n_act=17439 n_pre=17423 n_req=144094 n_rd=389512 n_write=186864 bw_util=0.4673
n_activity=1960130 dram_eff=0.5881
bk0: 26112a 2228550i bk1: 26112a 2230170i bk2: 26112a 2212304i bk3: 26112a 2225836i bk4: 24820a 2246408i bk5: 24820a 2253057i bk6: 24208a 2250124i bk7: 24208a 2255635i bk8: 22440a 2261752i bk9: 22440a 2269066i bk10: 22440a 2268687i bk11: 22440a 2271694i bk12: 23936a 2253035i bk13: 23936a 2256627i bk14: 24688a 2241638i bk15: 24688a 2249441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71949, Miss = 48707, Miss_rate = 0.677, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[1]: Access = 71938, Miss = 48706, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[2]: Access = 71904, Miss = 48689, Miss_rate = 0.677, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[3]: Access = 71842, Miss = 48688, Miss_rate = 0.678, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[4]: Access = 71808, Miss = 48671, Miss_rate = 0.678, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 71842, Miss = 48671, Miss_rate = 0.677, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[6]: Access = 71944, Miss = 48705, Miss_rate = 0.677, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[7]: Access = 71944, Miss = 48705, Miss_rate = 0.677, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[8]: Access = 71887, Miss = 48672, Miss_rate = 0.677, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 71853, Miss = 48672, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[10]: Access = 71853, Miss = 48672, Miss_rate = 0.677, Pending_hits = 156, Reservation_fails = 1
L2_cache_bank[11]: Access = 71887, Miss = 48672, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[12]: Access = 71972, Miss = 48706, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 71972, Miss = 48706, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[14]: Access = 71870, Miss = 48672, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[15]: Access = 71836, Miss = 48672, Miss_rate = 0.678, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[16]: Access = 71870, Miss = 48689, Miss_rate = 0.677, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 71904, Miss = 48689, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[18]: Access = 71938, Miss = 48706, Miss_rate = 0.677, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[19]: Access = 71921, Miss = 48706, Miss_rate = 0.677, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[20]: Access = 71853, Miss = 48689, Miss_rate = 0.678, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[21]: Access = 71853, Miss = 48689, Miss_rate = 0.678, Pending_hits = 213, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1071154
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 4143
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 557056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49956
	minimum = 6
	maximum = 39
Network latency average = 8.37786
	minimum = 6
	maximum = 38
Slowest packet = 3071036
Flit latency average = 6.82321
	minimum = 6
	maximum = 34
Slowest flit = 8464092
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237253
	minimum = 0.0187746 (at node 0)
	maximum = 0.0281618 (at node 15)
Accepted packet rate average = 0.0237253
	minimum = 0.0187746 (at node 0)
	maximum = 0.0281618 (at node 15)
Injected flit rate average = 0.0653905
	minimum = 0.0432631 (at node 0)
	maximum = 0.0866793 (at node 34)
Accepted flit rate average= 0.0653905
	minimum = 0.060201 (at node 0)
	maximum = 0.0903015 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53488 (34 samples)
	minimum = 6 (34 samples)
	maximum = 45.4706 (34 samples)
Network latency average = 8.41115 (34 samples)
	minimum = 6 (34 samples)
	maximum = 42.3235 (34 samples)
Flit latency average = 6.86859 (34 samples)
	minimum = 6 (34 samples)
	maximum = 39.1765 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0238166 (34 samples)
	minimum = 0.0188475 (34 samples)
	maximum = 0.0282682 (34 samples)
Accepted packet rate average = 0.0238166 (34 samples)
	minimum = 0.0188475 (34 samples)
	maximum = 0.0282682 (34 samples)
Injected flit rate average = 0.0656435 (34 samples)
	minimum = 0.0434231 (34 samples)
	maximum = 0.0870625 (34 samples)
Accepted flit rate average = 0.0656435 (34 samples)
	minimum = 0.0604455 (34 samples)
	maximum = 0.0906529 (34 samples)
Injected packet size average = 2.75621 (34 samples)
Accepted packet size average = 2.75621 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 14 sec (2954 sec)
gpgpu_simulation_rate = 332045 (inst/sec)
gpgpu_simulation_rate = 3170 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38964
gpu_sim_insn = 28848876
gpu_ipc =     740.3982
gpu_tot_sim_cycle = 9626852
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     104.8848
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16488
partiton_reqs_in_parallel = 857208
partiton_reqs_in_parallel_total    = 29226472
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1250
partiton_reqs_in_parallel_util = 857208
partiton_reqs_in_parallel_util_total    = 29226472
gpu_sim_cycle_parition_util = 38964
gpu_tot_sim_cycle_parition_util    = 1328476
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.1258 GB/Sec
L2_BW_total  =      16.0304 GB/Sec
gpu_total_sim_rate=333457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20268748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168957, 162390, 162648, 168587, 168982, 162452, 162668, 168510, 48366, 46390, 46575, 30116, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 3005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1058191	W0_Idle:738130	W0_Scoreboard:39593861	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 9626851 
mrq_lat_table:734757 	117369 	81770 	174645 	215721 	169537 	97157 	39254 	1648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1094392 	532814 	462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1557634 	70141 	319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	927836 	168161 	2471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2654 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5417      5393      5239      5276      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5426      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5353      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5079      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5414      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.947665  7.627512  9.824561  9.509434  8.396797  8.250000  8.879648  8.325688  9.282051  9.068893  8.909473  8.549495  9.556494  9.187818  8.207401  8.054898 
dram[1]:  8.450342  8.024390  8.891891  8.308081  7.764136  7.751613  8.985148  8.776596  9.068893  8.865306  7.925094  7.530249  9.597031  9.699893  8.351138  8.256277 
dram[2]:  8.038278  7.887324  9.527027  8.673111  7.652866  7.544741  9.003976  8.264599  9.610620  9.262260  8.761905  8.000000  9.556494  8.863859  8.275066  8.144979 
dram[3]:  8.195122  8.051118  9.071692  8.582608  7.689600  7.544741  8.828460  8.880392  9.145263  9.068893  8.483102  7.858195  9.847660  9.720731  8.394239  8.144979 
dram[4]:  8.344371  7.924528  9.038462  9.005474  7.461905  7.391510  8.793499  8.454044  9.341935  9.203390  8.779836  8.797938  8.643744  8.402971  8.556881  7.944634 
dram[5]:  8.252508  8.143564  9.180327  8.967972  7.473768  7.210123  8.469613  8.596262  8.434952  8.369943  8.189059  8.050000 10.202931  9.720731  8.402702  8.283303 
dram[6]:  8.493976  8.493976  9.016100  8.826620  7.473768  7.414826  8.532468  8.438532  9.610620  9.362069  8.584507  8.550100  8.936810  8.381938  8.165239  7.967419 
dram[7]:  8.612565  8.211314  9.581749  9.230769  7.643902  7.311042  8.677359  8.644737  8.344488  8.563637  8.690381  8.486301  9.716467  9.045685  8.041315  7.804419 
dram[8]:  8.464837  8.197675  9.213894  8.983957  7.981324  7.900840  8.361818  8.227191  9.420000  8.905462  8.120787  7.986188  9.009082  8.626087  8.395247  8.014286 
dram[9]:  8.442211  8.089888  9.527411  9.197081  8.147314  8.133218  8.286487  8.316456  8.704312  8.311765  8.502941  8.519647  9.528282  8.848365  8.240317  7.736363 
dram[10]:  8.316832  8.012718  8.704663  8.414023  8.189896  7.835000  8.743346  8.532468  9.175324  8.512048  8.121881  8.029411  9.375901  9.414684  8.132928  7.660393 
average row locality = 1631858/192185 = 8.491079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6616      6615      6720      6720      6399      6399      6175      6175      5888      5888      5769      5769      6124      6124      6449      6449 
dram[1]:      6615      6615      6615      6615      6486      6486      6175      6175      5888      5888      5769      5769      6124      6124      6449      6448 
dram[2]:      6720      6720      6615      6615      6486      6486      6158      6158      5888      5888      5769      5769      6124      6124      6343      6343 
dram[3]:      6720      6720      6615      6615      6486      6486      6158      6158      5888      5888      5804      5804      6124      6124      6343      6343 
dram[4]:      6720      6720      6615      6615      6381      6381      6228      6228      5888      5888      5804      5804      6124      6124      6344      6344 
dram[5]:      6615      6615      6720      6720      6381      6381      6228      6228      5888      5888      5803      5803      6124      6124      6344      6344 
dram[6]:      6615      6615      6720      6720      6381      6381      6228      6228      5888      5888      5803      5803      6054      6054      6449      6449 
dram[7]:      6615      6615      6720      6720      6381      6381      6228      6228      5783      5783      5873      5873      6054      6054      6449      6449 
dram[8]:      6615      6615      6720      6720      6381      6381      6228      6228      5783      5783      5873      5873      6072      6072      6449      6449 
dram[9]:      6720      6720      6720      6720      6381      6381      6228      6228      5783      5783      5873      5873      6072      6072      6361      6361 
dram[10]:      6720      6720      6720      6720      6381      6381      6228      6228      5783      5783      5768      5768      6160      6160      6361      6361 
total reads: 1102658
bank skew: 6720/5768 = 1.17
chip skew: 100279/100206 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3360      3360      3039      3039      2900      2900      2800      2800      2695      2695      2926      2926      3088      3088 
dram[1]:      3255      3255      3255      3255      3126      3126      2900      2900      2800      2800      2695      2695      2926      2926      3088      3088 
dram[2]:      3360      3360      3255      3255      3126      3126      2900      2900      2800      2800      2695      2695      2926      2926      2983      2983 
dram[3]:      3360      3360      3255      3255      3126      3126      2900      2900      2800      2800      2730      2730      2926      2926      2983      2983 
dram[4]:      3360      3360      3255      3255      3021      3021      2970      2970      2800      2800      2730      2730      2926      2926      2983      2983 
dram[5]:      3255      3255      3360      3360      3021      3021      2970      2970      2800      2800      2730      2730      2926      2926      2983      2983 
dram[6]:      3255      3255      3360      3360      3021      3021      2970      2970      2800      2800      2730      2730      2856      2856      3088      3088 
dram[7]:      3255      3255      3360      3360      3021      3021      2970      2970      2695      2695      2800      2800      2856      2856      3088      3088 
dram[8]:      3255      3255      3360      3360      3021      3021      2970      2970      2695      2695      2800      2800      2856      2856      3088      3088 
dram[9]:      3360      3360      3360      3360      3021      3021      2970      2970      2695      2695      2800      2800      2856      2856      3000      3000 
dram[10]:      3360      3360      3360      3360      3021      3021      2970      2970      2695      2695      2695      2695      2944      2944      3000      3000 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       218       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       224       220       224       219       221       217       220       217       222       218       225       223
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       219       217       223       218       225       221
dram[9]:        225       223       223       218       223       219       224       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       491       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       486       475       689       572       579       532
dram[9]:        564       529       485       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1911255 n_act=17115 n_pre=17099 n_req=148405 n_rd=401116 n_write=192504 bw_util=0.4676
n_activity=2018306 dram_eff=0.5882
bk0: 26464a 2300787i bk1: 26460a 2297377i bk2: 26880a 2282226i bk3: 26880a 2294710i bk4: 25596a 2313149i bk5: 25596a 2321816i bk6: 24700a 2322076i bk7: 24700a 2327695i bk8: 23552a 2323903i bk9: 23552a 2334049i bk10: 23076a 2338706i bk11: 23076a 2338331i bk12: 24496a 2316255i bk13: 24496a 2327863i bk14: 25796a 2301906i bk15: 25796a 2313402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x803eec80, atomic=0 1 entries : 0x7feca4f79590 :  mf: uid=22493982, sid23:w10, part=1, addr=0x803eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9626851), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910739 n_act=17521 n_pre=17505 n_req=148331 n_rd=400964 n_write=192360 bw_util=0.4674
n_activity=2016251 dram_eff=0.5885
bk0: 26460a 2301986i bk1: 26460a 2301540i bk2: 26460a 2287262i bk3: 26460a 2298005i bk4: 25944a 2307256i bk5: 25944a 2311118i bk6: 24700a 2314860i bk7: 24700a 2324651i bk8: 23552a 2325646i bk9: 23552a 2333496i bk10: 23076a 2337099i bk11: 23076a 2339601i bk12: 24496a 2317769i bk13: 24496a 2328363i bk14: 25796a 2303084i bk15: 25792a 2312397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1911033 n_act=17444 n_pre=17428 n_req=148296 n_rd=400824 n_write=192360 bw_util=0.4672
n_activity=2012356 dram_eff=0.5895
bk0: 26880a 2294897i bk1: 26880a 2290309i bk2: 26460a 2284119i bk3: 26460a 2295791i bk4: 25944a 2305686i bk5: 25944a 2311619i bk6: 24632a 2320798i bk7: 24632a 2324519i bk8: 23552a 2323171i bk9: 23552a 2333927i bk10: 23076a 2341144i bk11: 23076a 2337272i bk12: 24496a 2315418i bk13: 24496a 2324469i bk14: 25372a 2306712i bk15: 25372a 2319219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803eee80, atomic=0 1 entries : 0x7feca4e875e0 :  mf: uid=22493983, sid23:w11, part=3, addr=0x803eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9626847), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910569 n_act=17396 n_pre=17380 n_req=148436 n_rd=401104 n_write=192640 bw_util=0.4677
n_activity=2017049 dram_eff=0.5887
bk0: 26880a 2295495i bk1: 26880a 2299053i bk2: 26460a 2287968i bk3: 26460a 2299362i bk4: 25944a 2309326i bk5: 25944a 2310175i bk6: 24632a 2316613i bk7: 24632a 2327861i bk8: 23552a 2323952i bk9: 23552a 2333691i bk10: 23216a 2334268i bk11: 23216a 2334229i bk12: 24496a 2313281i bk13: 24496a 2324758i bk14: 25372a 2307480i bk15: 25372a 2320498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910837 n_act=17538 n_pre=17522 n_req=148298 n_rd=400832 n_write=192360 bw_util=0.4672
n_activity=2018416 dram_eff=0.5878
bk0: 26880a 2294075i bk1: 26880a 2296098i bk2: 26460a 2286607i bk3: 26460a 2300554i bk4: 25524a 2312020i bk5: 25524a 2319231i bk6: 24912a 2320968i bk7: 24912a 2323359i bk8: 23552a 2319187i bk9: 23552a 2332745i bk10: 23216a 2337231i bk11: 23216a 2337672i bk12: 24496a 2317687i bk13: 24496a 2319977i bk14: 25376a 2305487i bk15: 25376a 2320271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03291
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910777 n_act=17572 n_pre=17556 n_req=148296 n_rd=400824 n_write=192360 bw_util=0.4672
n_activity=2021231 dram_eff=0.587
bk0: 26460a 2299365i bk1: 26460a 2302563i bk2: 26880a 2284317i bk3: 26880a 2294035i bk4: 25524a 2310742i bk5: 25524a 2316144i bk6: 24912a 2315895i bk7: 24912a 2321581i bk8: 23552a 2322331i bk9: 23552a 2332162i bk10: 23212a 2339076i bk11: 23212a 2338484i bk12: 24496a 2318485i bk13: 24496a 2326134i bk14: 25376a 2309564i bk15: 25376a 2321778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0776
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910307 n_act=17527 n_pre=17511 n_req=148436 n_rd=401104 n_write=192640 bw_util=0.4677
n_activity=2020239 dram_eff=0.5878
bk0: 26460a 2300269i bk1: 26460a 2299827i bk2: 26880a 2279288i bk3: 26880a 2296834i bk4: 25524a 2309923i bk5: 25524a 2320015i bk6: 24912a 2320265i bk7: 24912a 2322094i bk8: 23552a 2319952i bk9: 23552a 2336427i bk10: 23212a 2336730i bk11: 23212a 2341981i bk12: 24216a 2322022i bk13: 24216a 2326832i bk14: 25796a 2301802i bk15: 25796a 2311895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.0759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910985 n_act=17468 n_pre=17452 n_req=148296 n_rd=400824 n_write=192360 bw_util=0.4672
n_activity=2017018 dram_eff=0.5882
bk0: 26460a 2298525i bk1: 26460a 2299279i bk2: 26880a 2283622i bk3: 26880a 2296897i bk4: 25524a 2313537i bk5: 25524a 2315655i bk6: 24912a 2317337i bk7: 24912a 2320586i bk8: 23132a 2326841i bk9: 23132a 2338706i bk10: 23492a 2334259i bk11: 23492a 2331400i bk12: 24216a 2319423i bk13: 24216a 2327361i bk14: 25796a 2305350i bk15: 25796a 2314973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04888
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7feca529b080 :  mf: uid=22493984, sid23:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9626851), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910719 n_act=17530 n_pre=17514 n_req=148332 n_rd=400966 n_write=192360 bw_util=0.4674
n_activity=2020630 dram_eff=0.5873
bk0: 26460a 2300240i bk1: 26460a 2301573i bk2: 26880a 2277807i bk3: 26880a 2296460i bk4: 25524a 2311344i bk5: 25522a 2320832i bk6: 24912a 2316948i bk7: 24912a 2319237i bk8: 23132a 2326612i bk9: 23132a 2339724i bk10: 23492a 2332778i bk11: 23492a 2335160i bk12: 24288a 2321679i bk13: 24288a 2327248i bk14: 25796a 2306835i bk15: 25796a 2312700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05545
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910617 n_act=17444 n_pre=17428 n_req=148400 n_rd=401104 n_write=192496 bw_util=0.4676
n_activity=2016488 dram_eff=0.5887
bk0: 26880a 2294982i bk1: 26880a 2292798i bk2: 26880a 2279764i bk3: 26880a 2293854i bk4: 25524a 2312376i bk5: 25524a 2321877i bk6: 24912a 2314369i bk7: 24912a 2320703i bk8: 23132a 2325622i bk9: 23132a 2336628i bk10: 23492a 2333625i bk11: 23492a 2336091i bk12: 24288a 2322717i bk13: 24288a 2329271i bk14: 25444a 2310417i bk15: 25444a 2318292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2539089 n_nop=1910515 n_act=17631 n_pre=17615 n_req=148332 n_rd=400968 n_write=192360 bw_util=0.4674
n_activity=2016012 dram_eff=0.5886
bk0: 26880a 2294714i bk1: 26880a 2295930i bk2: 26880a 2277369i bk3: 26880a 2291476i bk4: 25524a 2312550i bk5: 25524a 2319535i bk6: 24912a 2316660i bk7: 24912a 2322269i bk8: 23132a 2328440i bk9: 23132a 2335861i bk10: 23072a 2335657i bk11: 23072a 2338998i bk12: 24640a 2319165i bk13: 24640a 2322847i bk14: 25444a 2307445i bk15: 25444a 2315646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74063, Miss = 50140, Miss_rate = 0.677, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[1]: Access = 74053, Miss = 50139, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[2]: Access = 74018, Miss = 50121, Miss_rate = 0.677, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[3]: Access = 73955, Miss = 50120, Miss_rate = 0.678, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[4]: Access = 73920, Miss = 50103, Miss_rate = 0.678, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[5]: Access = 73955, Miss = 50103, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[6]: Access = 74060, Miss = 50138, Miss_rate = 0.677, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[7]: Access = 74060, Miss = 50138, Miss_rate = 0.677, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[8]: Access = 74001, Miss = 50104, Miss_rate = 0.677, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 73966, Miss = 50104, Miss_rate = 0.677, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[10]: Access = 73965, Miss = 50103, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 1
L2_cache_bank[11]: Access = 74000, Miss = 50103, Miss_rate = 0.677, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[12]: Access = 74088, Miss = 50138, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[13]: Access = 74088, Miss = 50138, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[14]: Access = 73983, Miss = 50103, Miss_rate = 0.677, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[15]: Access = 73948, Miss = 50103, Miss_rate = 0.678, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[16]: Access = 73983, Miss = 50121, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[17]: Access = 74018, Miss = 50121, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[18]: Access = 74053, Miss = 50138, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[19]: Access = 74036, Miss = 50138, Miss_rate = 0.677, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[20]: Access = 73966, Miss = 50121, Miss_rate = 0.678, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[21]: Access = 73965, Miss = 50121, Miss_rate = 0.678, Pending_hits = 216, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1102658
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 4213
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58014
	minimum = 6
	maximum = 44
Network latency average = 8.4524
	minimum = 6
	maximum = 41
Slowest packet = 3165981
Flit latency average = 6.92602
	minimum = 6
	maximum = 37
Slowest flit = 8777927
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238709
	minimum = 0.0188897 (at node 1)
	maximum = 0.0283346 (at node 23)
Accepted packet rate average = 0.0238709
	minimum = 0.0188897 (at node 1)
	maximum = 0.0283346 (at node 23)
Injected flit rate average = 0.0657916
	minimum = 0.0435285 (at node 1)
	maximum = 0.0872109 (at node 34)
Accepted flit rate average= 0.0657916
	minimum = 0.0605703 (at node 1)
	maximum = 0.0908554 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53617 (35 samples)
	minimum = 6 (35 samples)
	maximum = 45.4286 (35 samples)
Network latency average = 8.41233 (35 samples)
	minimum = 6 (35 samples)
	maximum = 42.2857 (35 samples)
Flit latency average = 6.87023 (35 samples)
	minimum = 6 (35 samples)
	maximum = 39.1143 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0238182 (35 samples)
	minimum = 0.0188487 (35 samples)
	maximum = 0.02827 (35 samples)
Accepted packet rate average = 0.0238182 (35 samples)
	minimum = 0.0188487 (35 samples)
	maximum = 0.02827 (35 samples)
Injected flit rate average = 0.0656477 (35 samples)
	minimum = 0.0434261 (35 samples)
	maximum = 0.0870668 (35 samples)
Accepted flit rate average = 0.0656477 (35 samples)
	minimum = 0.060449 (35 samples)
	maximum = 0.0906587 (35 samples)
Injected packet size average = 2.7562 (35 samples)
Accepted packet size average = 2.7562 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 28 sec (3028 sec)
gpgpu_simulation_rate = 333457 (inst/sec)
gpgpu_simulation_rate = 3179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39013
gpu_sim_insn = 28848876
gpu_ipc =     739.4683
gpu_tot_sim_cycle = 9888015
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     105.0322
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16705
partiton_reqs_in_parallel = 858286
partiton_reqs_in_parallel_total    = 30083680
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1292
partiton_reqs_in_parallel_util = 858286
partiton_reqs_in_parallel_util_total    = 30083680
gpu_sim_cycle_parition_util = 39013
gpu_tot_sim_cycle_parition_util    = 1367440
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.9838 GB/Sec
L2_BW_total  =      16.0528 GB/Sec
gpu_total_sim_rate=334695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20847976
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173784, 167026, 167295, 173405, 173809, 167098, 167315, 173313, 48366, 46390, 46575, 30116, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 3036
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1592
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1087991	W0_Idle:753616	W0_Scoreboard:40731772	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 9888014 
mrq_lat_table:755325 	120076 	84053 	180261 	222794 	174529 	99638 	40143 	1663 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1124187 	549518 	467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1602293 	71982 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	954568 	172769 	2515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2731 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5428      5393      5239      5276      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5430      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5378      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5084      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5424      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.822034  7.508876  9.707865  9.357401  8.265306  8.140703  8.698324  8.166084  9.054767  8.857142  8.712000  8.376923  9.419028  9.052529  8.007359  7.865863 
dram[1]:  8.294118  7.894246  8.751724  8.147673  7.674418  7.638889  8.863378  8.634011  8.928000  8.735812  7.848649  7.433447  9.419028  9.554415  8.194979  8.105960 
dram[2]:  7.950920  7.795489  9.348066  8.531093  7.545732  7.443609  8.880000  8.107826  9.397895  9.073171  8.591716  7.820467  9.476579  8.762712  8.142858  7.993322 
dram[3]:  8.012364  7.866464  8.952381  8.417911  7.545732  7.410180  8.697762  8.714019  8.945891  8.928000  8.333966  7.705263  9.734309  9.633540  8.240964  7.966722 
dram[4]:  8.241653  7.842663  8.858639  8.797227  7.369863  7.281203  8.638686  8.290718  9.204123  9.054767  8.628684  8.679842  8.537615  8.308928  8.393515  7.792514 
dram[5]:  8.095694  7.981132  9.047120  8.831346  7.336364  7.110132  8.393617  8.529730  8.236162  8.220995  8.088398  7.927798 10.093275  9.593815  8.263158  8.164536 
dram[6]:  8.334975  8.321312  8.876713  8.668897  7.369863  7.314199  8.408525  8.305264  9.417722  9.185185  8.429942  8.413794  8.860735  8.298913  8.020475  7.796975 
dram[7]:  8.403974  8.018957  9.391304  9.015652  7.506977  7.216095  8.607273  8.576087  8.157304  8.441860  8.601156  8.390978  9.603773  8.895145  7.929554  7.704957 
dram[8]:  8.280587  8.006310  9.015652  8.846416  7.873171  7.834951  8.305264  8.120069  9.287847  8.782258  8.028777  7.914894  8.878143  8.484288  8.208717  7.853248 
dram[9]:  8.307693  7.987673  9.374322  9.031359  8.056572  8.029851  8.162069  8.204506  8.524462  8.142056  8.375235  8.343925  9.405738  8.742857  8.071368  7.587214 
dram[10]:  8.189573  7.890411  8.568595  8.294400  8.043189  7.697933  8.638686  8.453571  8.981443  8.376923  8.066667  7.948905  9.304175  9.341317  7.997504  7.551453 
average row locality = 1678482/200891 = 8.355187
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6805      6804      6912      6912      6588      6588      6354      6354      6048      6048      5940      5940      6300      6300      6625      6625 
dram[1]:      6804      6804      6804      6804      6678      6678      6354      6354      6048      6048      5940      5940      6300      6300      6625      6624 
dram[2]:      6912      6912      6804      6804      6678      6678      6336      6336      6048      6048      5940      5940      6300      6300      6516      6516 
dram[3]:      6912      6912      6804      6804      6678      6678      6336      6336      6048      6048      5976      5976      6300      6300      6516      6516 
dram[4]:      6912      6912      6804      6804      6570      6570      6408      6408      6048      6048      5976      5976      6300      6300      6517      6517 
dram[5]:      6804      6804      6912      6912      6570      6570      6408      6408      6048      6048      5976      5976      6300      6300      6517      6517 
dram[6]:      6804      6804      6912      6912      6570      6570      6408      6408      6048      6048      5976      5976      6228      6228      6625      6625 
dram[7]:      6804      6804      6912      6912      6570      6570      6408      6408      5940      5940      6048      6048      6228      6228      6625      6625 
dram[8]:      6804      6804      6912      6912      6570      6570      6408      6408      5940      5940      6048      6048      6246      6246      6625      6625 
dram[9]:      6912      6912      6912      6912      6570      6570      6408      6408      5940      5940      6048      6048      6246      6246      6535      6535 
dram[10]:      6912      6912      6912      6912      6570      6570      6408      6408      5940      5940      5940      5940      6336      6336      6535      6535 
total reads: 1134162
bank skew: 6912/5940 = 1.16
chip skew: 103143/103068 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3456      3456      3132      3132      2988      2988      2880      2880      2772      2772      3006      3006      3168      3168 
dram[1]:      3348      3348      3348      3348      3222      3222      2988      2988      2880      2880      2772      2772      3006      3006      3168      3168 
dram[2]:      3456      3456      3348      3348      3222      3222      2988      2988      2880      2880      2772      2772      3006      3006      3060      3060 
dram[3]:      3456      3456      3348      3348      3222      3222      2988      2988      2880      2880      2808      2808      3006      3006      3060      3060 
dram[4]:      3456      3456      3348      3348      3114      3114      3060      3060      2880      2880      2808      2808      3006      3006      3060      3060 
dram[5]:      3348      3348      3456      3456      3114      3114      3060      3060      2880      2880      2808      2808      3006      3006      3060      3060 
dram[6]:      3348      3348      3456      3456      3114      3114      3060      3060      2880      2880      2808      2808      2934      2934      3168      3168 
dram[7]:      3348      3348      3456      3456      3114      3114      3060      3060      2772      2772      2880      2880      2934      2934      3168      3168 
dram[8]:      3348      3348      3456      3456      3114      3114      3060      3060      2772      2772      2880      2880      2934      2934      3168      3168 
dram[9]:      3456      3456      3456      3456      3114      3114      3060      3060      2772      2772      2880      2880      2934      2934      3078      3078 
dram[10]:      3456      3456      3456      3456      3114      3114      3060      3060      2772      2772      2772      2772      3024      3024      3078      3078 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       220       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       220       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       221       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       219       217       223       219       225       221
dram[9]:        225       223       223       219       223       219       223       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       217       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       493       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       486       475       689       572       579       532
dram[9]:        564       529       524       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7feca580b970 :  mf: uid=23136628, sid03:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9888014), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1965109 n_act=17933 n_pre=17917 n_req=152643 n_rd=412570 n_write=198000 bw_util=0.4676
n_activity=2078516 dram_eff=0.5875
bk0: 27220a 2365937i bk1: 27216a 2362661i bk2: 27648a 2347197i bk3: 27648a 2360303i bk4: 26352a 2378650i bk5: 26352a 2387493i bk6: 25416a 2387874i bk7: 25414a 2393793i bk8: 24192a 2390134i bk9: 24192a 2400305i bk10: 23760a 2405170i bk11: 23760a 2405004i bk12: 25200a 2382434i bk13: 25200a 2394344i bk14: 26500a 2367790i bk15: 26500a 2379484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07055
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964655 n_act=18307 n_pre=18291 n_req=152569 n_rd=412420 n_write=197856 bw_util=0.4674
n_activity=2075982 dram_eff=0.5879
bk0: 27216a 2367351i bk1: 27216a 2367042i bk2: 27216a 2352375i bk3: 27216a 2363335i bk4: 26712a 2372886i bk5: 26712a 2376416i bk6: 25416a 2380703i bk7: 25416a 2390463i bk8: 24192a 2391955i bk9: 24192a 2399696i bk10: 23760a 2403914i bk11: 23760a 2406228i bk12: 25200a 2383775i bk13: 25200a 2394645i bk14: 26500a 2369003i bk15: 26496a 2378492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964953 n_act=18232 n_pre=18216 n_req=152532 n_rd=412272 n_write=197856 bw_util=0.4673
n_activity=2072320 dram_eff=0.5888
bk0: 27648a 2360089i bk1: 27648a 2355444i bk2: 27216a 2349071i bk3: 27216a 2361144i bk4: 26712a 2370695i bk5: 26712a 2377061i bk6: 25344a 2386677i bk7: 25344a 2390233i bk8: 24192a 2389397i bk9: 24192a 2400327i bk10: 23760a 2407742i bk11: 23760a 2403721i bk12: 25200a 2381617i bk13: 25200a 2390651i bk14: 26064a 2372833i bk15: 26064a 2385240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05056
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964401 n_act=18220 n_pre=18204 n_req=152676 n_rd=412560 n_write=198144 bw_util=0.4677
n_activity=2076965 dram_eff=0.5881
bk0: 27648a 2360926i bk1: 27648a 2364175i bk2: 27216a 2353125i bk3: 27216a 2364473i bk4: 26712a 2374306i bk5: 26712a 2375374i bk6: 25344a 2382470i bk7: 25344a 2394070i bk8: 24192a 2390162i bk9: 24192a 2400134i bk10: 23904a 2400715i bk11: 23904a 2400249i bk12: 25200a 2379272i bk13: 25200a 2391279i bk14: 26064a 2373383i bk15: 26064a 2386262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964753 n_act=18328 n_pre=18312 n_req=152534 n_rd=412280 n_write=197856 bw_util=0.4673
n_activity=2078310 dram_eff=0.5871
bk0: 27648a 2359730i bk1: 27648a 2361167i bk2: 27216a 2351516i bk3: 27216a 2365824i bk4: 26280a 2377847i bk5: 26280a 2384943i bk6: 25632a 2386737i bk7: 25632a 2389191i bk8: 24192a 2385652i bk9: 24192a 2399196i bk10: 23904a 2403808i bk11: 23904a 2404072i bk12: 25200a 2383742i bk13: 25200a 2386213i bk14: 26068a 2371411i bk15: 26068a 2386358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964701 n_act=18354 n_pre=18338 n_req=152534 n_rd=412280 n_write=197856 bw_util=0.4673
n_activity=2081069 dram_eff=0.5864
bk0: 27216a 2364602i bk1: 27216a 2367874i bk2: 27648a 2349166i bk3: 27648a 2359208i bk4: 26280a 2375974i bk5: 26280a 2381650i bk6: 25632a 2381444i bk7: 25632a 2387818i bk8: 24192a 2388463i bk9: 24192a 2398421i bk10: 23904a 2405476i bk11: 23904a 2404723i bk12: 25200a 2384909i bk13: 25200a 2392304i bk14: 26068a 2375854i bk15: 26068a 2387945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07536
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7feccc804830 :  mf: uid=23136627, sid03:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9888011), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964179 n_act=18327 n_pre=18311 n_req=152678 n_rd=412568 n_write=198144 bw_util=0.4677
n_activity=2080823 dram_eff=0.587
bk0: 27216a 2365378i bk1: 27216a 2365354i bk2: 27648a 2344406i bk3: 27648a 2362267i bk4: 26280a 2375512i bk5: 26280a 2385742i bk6: 25632a 2386286i bk7: 25632a 2388216i bk8: 24192a 2386329i bk9: 24192a 2402877i bk10: 23904a 2403230i bk11: 23904a 2408495i bk12: 24912a 2388487i bk13: 24912a 2393294i bk14: 26500a 2367834i bk15: 26500a 2377892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964897 n_act=18256 n_pre=18240 n_req=152534 n_rd=412280 n_write=197856 bw_util=0.4673
n_activity=2076566 dram_eff=0.5876
bk0: 27216a 2363904i bk1: 27216a 2364317i bk2: 27648a 2348492i bk3: 27648a 2362096i bk4: 26280a 2378632i bk5: 26280a 2380997i bk6: 25632a 2383309i bk7: 25632a 2386674i bk8: 23760a 2393262i bk9: 23760a 2405415i bk10: 24192a 2400593i bk11: 24192a 2397678i bk12: 24912a 2385792i bk13: 24912a 2393775i bk14: 26500a 2371263i bk15: 26500a 2381226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04596
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964637 n_act=18314 n_pre=18298 n_req=152570 n_rd=412424 n_write=197856 bw_util=0.4674
n_activity=2080463 dram_eff=0.5867
bk0: 27216a 2365447i bk1: 27216a 2366961i bk2: 27648a 2342426i bk3: 27648a 2362101i bk4: 26280a 2376618i bk5: 26280a 2386997i bk6: 25632a 2382989i bk7: 25632a 2385254i bk8: 23760a 2392913i bk9: 23760a 2406711i bk10: 24192a 2399044i bk11: 24192a 2401945i bk12: 24984a 2387789i bk13: 24984a 2393595i bk14: 26500a 2372497i bk15: 26500a 2378781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05176
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964509 n_act=18234 n_pre=18218 n_req=152642 n_rd=412568 n_write=198000 bw_util=0.4676
n_activity=2076437 dram_eff=0.5881
bk0: 27648a 2360113i bk1: 27648a 2357768i bk2: 27648a 2344542i bk3: 27648a 2358734i bk4: 26280a 2377676i bk5: 26280a 2387901i bk6: 25632a 2380168i bk7: 25632a 2386526i bk8: 23760a 2391887i bk9: 23760a 2403147i bk10: 24192a 2399803i bk11: 24192a 2402445i bk12: 24984a 2388893i bk13: 24984a 2395654i bk14: 26140a 2376321i bk15: 26140a 2384225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03704
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2611529 n_nop=1964491 n_act=18387 n_pre=18371 n_req=152570 n_rd=412424 n_write=197856 bw_util=0.4674
n_activity=2075171 dram_eff=0.5882
bk0: 27648a 2359802i bk1: 27648a 2361205i bk2: 27648a 2342075i bk3: 27648a 2356691i bk4: 26280a 2377765i bk5: 26280a 2385202i bk6: 25632a 2382324i bk7: 25632a 2388377i bk8: 23760a 2394931i bk9: 23760a 2402473i bk10: 23760a 2402054i bk11: 23760a 2405493i bk12: 25344a 2385260i bk13: 25344a 2389143i bk14: 26140a 2373376i bk15: 26140a 2381802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76178, Miss = 51572, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[1]: Access = 76168, Miss = 51571, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[2]: Access = 76132, Miss = 51553, Miss_rate = 0.677, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[3]: Access = 76068, Miss = 51552, Miss_rate = 0.678, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[4]: Access = 76032, Miss = 51534, Miss_rate = 0.678, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 76068, Miss = 51534, Miss_rate = 0.677, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[6]: Access = 76176, Miss = 51570, Miss_rate = 0.677, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[7]: Access = 76176, Miss = 51570, Miss_rate = 0.677, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[8]: Access = 76114, Miss = 51535, Miss_rate = 0.677, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 76078, Miss = 51535, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[10]: Access = 76078, Miss = 51535, Miss_rate = 0.677, Pending_hits = 163, Reservation_fails = 1
L2_cache_bank[11]: Access = 76114, Miss = 51535, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[12]: Access = 76204, Miss = 51571, Miss_rate = 0.677, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[13]: Access = 76204, Miss = 51571, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[14]: Access = 76096, Miss = 51535, Miss_rate = 0.677, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[15]: Access = 76060, Miss = 51535, Miss_rate = 0.678, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[16]: Access = 76096, Miss = 51553, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[17]: Access = 76132, Miss = 51553, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[18]: Access = 76168, Miss = 51571, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[19]: Access = 76150, Miss = 51571, Miss_rate = 0.677, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[20]: Access = 76078, Miss = 51553, Miss_rate = 0.678, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 76078, Miss = 51553, Miss_rate = 0.678, Pending_hits = 223, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1134162
L2_total_cache_miss_rate = 0.6773
L2_total_cache_pending_hits = 4333
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48231
	minimum = 6
	maximum = 36
Network latency average = 8.36723
	minimum = 6
	maximum = 35
Slowest packet = 3257100
Flit latency average = 6.80871
	minimum = 6
	maximum = 31
Slowest flit = 9135080
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238409
	minimum = 0.018866 (at node 0)
	maximum = 0.028299 (at node 3)
Accepted packet rate average = 0.0238409
	minimum = 0.018866 (at node 0)
	maximum = 0.028299 (at node 3)
Injected flit rate average = 0.065709
	minimum = 0.0434738 (at node 0)
	maximum = 0.0871014 (at node 34)
Accepted flit rate average= 0.065709
	minimum = 0.0604942 (at node 0)
	maximum = 0.0907413 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53468 (36 samples)
	minimum = 6 (36 samples)
	maximum = 45.1667 (36 samples)
Network latency average = 8.41107 (36 samples)
	minimum = 6 (36 samples)
	maximum = 42.0833 (36 samples)
Flit latency average = 6.86853 (36 samples)
	minimum = 6 (36 samples)
	maximum = 38.8889 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0238188 (36 samples)
	minimum = 0.0188492 (36 samples)
	maximum = 0.0282709 (36 samples)
Accepted packet rate average = 0.0238188 (36 samples)
	minimum = 0.0188492 (36 samples)
	maximum = 0.0282709 (36 samples)
Injected flit rate average = 0.0656494 (36 samples)
	minimum = 0.0434274 (36 samples)
	maximum = 0.0870677 (36 samples)
Accepted flit rate average = 0.0656494 (36 samples)
	minimum = 0.0604503 (36 samples)
	maximum = 0.090661 (36 samples)
Injected packet size average = 2.7562 (36 samples)
Accepted packet size average = 2.7562 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 43 sec (3103 sec)
gpgpu_simulation_rate = 334695 (inst/sec)
gpgpu_simulation_rate = 3186 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38730
gpu_sim_insn = 28848876
gpu_ipc =     744.8716
gpu_tot_sim_cycle = 10148895
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     105.1748
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17308
partiton_reqs_in_parallel = 852060
partiton_reqs_in_parallel_total    = 30941966
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1328
partiton_reqs_in_parallel_util = 852060
partiton_reqs_in_parallel_util_total    = 30941966
gpu_sim_cycle_parition_util = 38730
gpu_tot_sim_cycle_parition_util    = 1406453
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.8093 GB/Sec
L2_BW_total  =      16.0744 GB/Sec
gpu_total_sim_rate=335979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21427204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178611, 171667, 171942, 178229, 178636, 171738, 171962, 178126, 48366, 46390, 46575, 30116, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 3098
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1118388	W0_Idle:768724	W0_Scoreboard:41855519	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 10148894 
mrq_lat_table:776896 	124126 	86560 	184647 	228011 	178929 	102714 	41507 	1716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157196 	563006 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1646557 	74209 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	980817 	177830 	2589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2806 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5428      5393      5239      5276      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5430      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5324      5328      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5333      5378      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5084      6258      6864      6266      6912      7487      7995      5488      5514      5602      5652 
dram[7]:      5424      5395      5231      5256      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5322      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.953506  7.638360  9.866667  9.514286  8.398990  8.259933  8.842397  8.306494  9.211635  9.012757  8.850643  8.497626  9.567000  9.199039  8.162753  8.019889 
dram[1]:  8.441748  8.026154  8.902730  8.294118  7.792945  7.757252  9.008451  8.777677  9.084075  8.890610  7.967943  7.551055  9.567000  9.702840  8.352113  8.262295 
dram[2]:  8.084977  7.928571  9.502732  8.680532  7.663650  7.561012  9.025448  8.248062  9.556712  9.230151  8.729756  7.953778  9.624748  8.907822  8.297979  8.147107 
dram[3]:  8.159265  8.012030  9.104712  8.566503  7.663650  7.527407  8.842105  8.858464  9.102081  9.084075  8.471361  7.838401  9.883265  9.782208  8.396934  8.120264 
dram[4]:  8.377358  7.976048  9.010363  8.948542  7.473684  7.395833  8.784101  8.433651  9.361876  9.211635  8.767735  8.819160  8.681488  8.451413  8.550737  7.944400 
dram[5]:  8.228706  8.113530  9.202072  8.984823  7.451274  7.223837  8.537313  8.674397  8.387215  8.371923  8.208371  8.047279 10.243041  9.742363  8.419300  8.319831 
dram[6]:  8.469156  8.441748  9.030508  8.821192  7.484940  7.440120  8.552331  8.448306  9.576642  9.342828  8.566952  8.550711  9.004780  8.439964  8.175994  7.950315 
dram[7]:  8.538462  8.138845  9.548388  9.170396  7.622699  7.330383  8.752475  8.721076  8.305839  8.592522  8.724072  8.513463  9.750518  9.039348  8.084202  7.857366 
dram[8]:  8.414516  8.126168  9.170396  9.000000  8.003221  7.964744  8.448306  8.261683  9.443624  8.935194  8.164738  8.050044  9.022944  8.627057  8.365975  8.007149 
dram[9]:  8.443740  8.121951  9.531306  9.186207  8.187809  8.147541  8.304013  8.346781  8.675702  8.290472  8.497683  8.466297  9.552631  8.887006  8.225270  7.736513 
dram[10]:  8.338028  8.024096  8.720131  8.443740  8.174342  7.826772  8.784101  8.597701  9.135576  8.527117  8.200733  8.067629  9.453831  9.491124  8.150742  7.700389 
average row locality = 1725106/203031 = 8.496761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6994      6993      7104      7104      6765      6765      6528      6528      6224      6224      6099      6099      6474      6474      6817      6817 
dram[1]:      6993      6993      6993      6993      6857      6857      6528      6528      6224      6224      6099      6099      6474      6474      6817      6816 
dram[2]:      7104      7104      6993      6993      6857      6857      6510      6510      6224      6224      6099      6099      6474      6474      6705      6705 
dram[3]:      7104      7104      6993      6993      6857      6857      6510      6510      6224      6224      6136      6136      6474      6474      6705      6705 
dram[4]:      7104      7104      6993      6993      6746      6746      6584      6584      6224      6224      6136      6136      6474      6474      6706      6706 
dram[5]:      6993      6993      7104      7104      6746      6746      6584      6584      6224      6224      6135      6135      6474      6474      6706      6706 
dram[6]:      6993      6993      7104      7104      6746      6746      6584      6584      6224      6224      6135      6135      6400      6400      6817      6817 
dram[7]:      6993      6993      7104      7104      6746      6746      6584      6584      6113      6113      6209      6209      6400      6400      6817      6817 
dram[8]:      6993      6993      7104      7104      6746      6746      6584      6584      6113      6113      6209      6209      6419      6419      6817      6817 
dram[9]:      7104      7104      7104      7104      6746      6746      6584      6584      6113      6113      6209      6209      6419      6419      6724      6724 
dram[10]:      7104      7104      7104      7104      6746      6746      6584      6584      6113      6113      6098      6098      6512      6512      6724      6724 
total reads: 1165666
bank skew: 7104/6098 = 1.16
chip skew: 106009/105932 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3552      3552      3213      3213      3066      3066      2960      2960      2849      2849      3093      3093      3264      3264 
dram[1]:      3441      3441      3441      3441      3305      3305      3066      3066      2960      2960      2849      2849      3093      3093      3264      3264 
dram[2]:      3552      3552      3441      3441      3305      3305      3066      3066      2960      2960      2849      2849      3093      3093      3153      3153 
dram[3]:      3552      3552      3441      3441      3305      3305      3066      3066      2960      2960      2886      2886      3093      3093      3153      3153 
dram[4]:      3552      3552      3441      3441      3194      3194      3140      3140      2960      2960      2886      2886      3093      3093      3153      3153 
dram[5]:      3441      3441      3552      3552      3194      3194      3140      3140      2960      2960      2886      2886      3093      3093      3153      3153 
dram[6]:      3441      3441      3552      3552      3194      3194      3140      3140      2960      2960      2886      2886      3019      3019      3264      3264 
dram[7]:      3441      3441      3552      3552      3194      3194      3140      3140      2849      2849      2960      2960      3019      3019      3264      3264 
dram[8]:      3441      3441      3552      3552      3194      3194      3140      3140      2849      2849      2960      2960      3019      3019      3264      3264 
dram[9]:      3552      3552      3552      3552      3194      3194      3140      3140      2849      2849      2960      2960      3019      3019      3171      3171 
dram[10]:      3552      3552      3552      3552      3194      3194      3140      3140      2849      2849      2849      2849      3112      3112      3171      3171 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       218       221       217       218       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       224       220       223       219       221       217       220       217       222       218       225       223
dram[7]:        226       222       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       219       217       223       218       225       221
dram[9]:        225       222       223       218       223       219       224       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       522       499       432       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       427       490       568       652       618       518       525
dram[2]:        553       538       493       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       398       474       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       416       523       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       497       543       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       472       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       486       475       689       572       579       532
dram[9]:        564       529       524       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019666 n_act=18127 n_pre=18111 n_req=156885 n_rd=424036 n_write=203504 bw_util=0.4677
n_activity=2134374 dram_eff=0.588
bk0: 27976a 2431320i bk1: 27972a 2428114i bk2: 28416a 2412233i bk3: 28416a 2425578i bk4: 27060a 2444978i bk5: 27060a 2453558i bk6: 26112a 2454039i bk7: 26112a 2460333i bk8: 24896a 2456186i bk9: 24896a 2466497i bk10: 24396a 2471737i bk11: 24396a 2471596i bk12: 25896a 2448308i bk13: 25896a 2460497i bk14: 27268a 2432607i bk15: 27268a 2444738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019226 n_act=18503 n_pre=18487 n_req=156807 n_rd=423876 n_write=203352 bw_util=0.4675
n_activity=2131699 dram_eff=0.5885
bk0: 27972a 2432664i bk1: 27972a 2432646i bk2: 27972a 2417427i bk3: 27972a 2428491i bk4: 27428a 2438805i bk5: 27428a 2442441i bk6: 26112a 2446925i bk7: 26112a 2457130i bk8: 24896a 2457907i bk9: 24896a 2465647i bk10: 24396a 2470068i bk11: 24396a 2472902i bk12: 25896a 2449487i bk13: 25896a 2460644i bk14: 27268a 2434119i bk15: 27264a 2443969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019528 n_act=18426 n_pre=18410 n_req=156770 n_rd=423728 n_write=203352 bw_util=0.4674
n_activity=2127958 dram_eff=0.5894
bk0: 28416a 2425331i bk1: 28416a 2420662i bk2: 27972a 2414241i bk3: 27972a 2426687i bk4: 27428a 2436668i bk5: 27428a 2443260i bk6: 26040a 2452900i bk7: 26040a 2456255i bk8: 24896a 2455466i bk9: 24896a 2466596i bk10: 24396a 2474249i bk11: 24396a 2470147i bk12: 25896a 2447012i bk13: 25896a 2456514i bk14: 26820a 2437875i bk15: 26820a 2450928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2018968 n_act=18410 n_pre=18394 n_req=156918 n_rd=424024 n_write=203648 bw_util=0.4678
n_activity=2132832 dram_eff=0.5886
bk0: 28416a 2426026i bk1: 28416a 2429564i bk2: 27972a 2417934i bk3: 27972a 2430010i bk4: 27428a 2440389i bk5: 27428a 2441895i bk6: 26040a 2448541i bk7: 26040a 2460348i bk8: 24896a 2455815i bk9: 24896a 2466242i bk10: 24544a 2467163i bk11: 24544a 2466906i bk12: 25896a 2445137i bk13: 25896a 2457290i bk14: 26820a 2438772i bk15: 26820a 2452047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02609
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019324 n_act=18524 n_pre=18508 n_req=156772 n_rd=423736 n_write=203352 bw_util=0.4674
n_activity=2134016 dram_eff=0.5877
bk0: 28416a 2425315i bk1: 28416a 2426514i bk2: 27972a 2416887i bk3: 27972a 2431316i bk4: 26984a 2444037i bk5: 26984a 2451191i bk6: 26336a 2452564i bk7: 26336a 2455032i bk8: 24896a 2451260i bk9: 24896a 2465241i bk10: 24544a 2470019i bk11: 24544a 2470689i bk12: 25896a 2449301i bk13: 25896a 2452325i bk14: 26824a 2436716i bk15: 26824a 2452409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x803ef080, atomic=0 1 entries : 0x7feca619f100 :  mf: uid=23779271, sid13:w08, part=5, addr=0x803ef080, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10148894), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019276 n_act=18552 n_pre=18536 n_req=156770 n_rd=423728 n_write=203352 bw_util=0.4674
n_activity=2136980 dram_eff=0.5869
bk0: 27972a 2430040i bk1: 27972a 2433512i bk2: 28416a 2414142i bk3: 28416a 2424787i bk4: 26984a 2442153i bk5: 26984a 2447482i bk6: 26336a 2447681i bk7: 26336a 2454034i bk8: 24896a 2453993i bk9: 24896a 2464330i bk10: 24540a 2471893i bk11: 24540a 2471133i bk12: 25896a 2450752i bk13: 25896a 2458252i bk14: 26824a 2441261i bk15: 26824a 2453570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2018746 n_act=18521 n_pre=18505 n_req=156918 n_rd=424024 n_write=203648 bw_util=0.4678
n_activity=2136745 dram_eff=0.5875
bk0: 27972a 2430557i bk1: 27972a 2430910i bk2: 28416a 2409237i bk3: 28416a 2427690i bk4: 26984a 2441767i bk5: 26984a 2452256i bk6: 26336a 2452834i bk7: 26336a 2454434i bk8: 24896a 2452282i bk9: 24896a 2469174i bk10: 24540a 2469609i bk11: 24540a 2475184i bk12: 25600a 2453969i bk13: 25600a 2459217i bk14: 27268a 2433170i bk15: 27268a 2443122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07264
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019468 n_act=18456 n_pre=18440 n_req=156770 n_rd=423728 n_write=203352 bw_util=0.4674
n_activity=2132495 dram_eff=0.5881
bk0: 27972a 2429030i bk1: 27972a 2429740i bk2: 28416a 2413522i bk3: 28416a 2427442i bk4: 26984a 2444691i bk5: 26984a 2447241i bk6: 26336a 2449293i bk7: 26336a 2452813i bk8: 24452a 2458970i bk9: 24452a 2471618i bk10: 24836a 2467085i bk11: 24836a 2464134i bk12: 25600a 2451537i bk13: 25600a 2459631i bk14: 27268a 2436264i bk15: 27268a 2447140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04938
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7feca60add80 :  mf: uid=23779272, sid11:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10148894), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019217 n_act=18506 n_pre=18490 n_req=156808 n_rd=423879 n_write=203352 bw_util=0.4675
n_activity=2136359 dram_eff=0.5872
bk0: 27972a 2430961i bk1: 27972a 2432651i bk2: 28416a 2407391i bk3: 28416a 2427352i bk4: 26984a 2442903i bk5: 26983a 2453482i bk6: 26336a 2449041i bk7: 26336a 2451553i bk8: 24452a 2458888i bk9: 24452a 2472990i bk10: 24836a 2465340i bk11: 24836a 2468753i bk12: 25676a 2453723i bk13: 25676a 2459853i bk14: 27268a 2437836i bk15: 27268a 2444354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05334
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019080 n_act=18430 n_pre=18414 n_req=156880 n_rd=424024 n_write=203496 bw_util=0.4677
n_activity=2132387 dram_eff=0.5886
bk0: 28416a 2425514i bk1: 28416a 2422927i bk2: 28416a 2409384i bk3: 28416a 2424298i bk4: 26984a 2443749i bk5: 26984a 2454249i bk6: 26336a 2446141i bk7: 26336a 2452787i bk8: 24452a 2457886i bk9: 24452a 2469545i bk10: 24836a 2466402i bk11: 24836a 2469045i bk12: 25676a 2454512i bk13: 25676a 2461866i bk14: 26896a 2441692i bk15: 26896a 2449854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03921
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2683444 n_nop=2019074 n_act=18577 n_pre=18561 n_req=156808 n_rd=423880 n_write=203352 bw_util=0.4675
n_activity=2130779 dram_eff=0.5887
bk0: 28416a 2425135i bk1: 28416a 2426844i bk2: 28416a 2406934i bk3: 28416a 2421768i bk4: 26984a 2443903i bk5: 26984a 2451639i bk6: 26336a 2448197i bk7: 26336a 2454752i bk8: 24452a 2460550i bk9: 24452a 2468459i bk10: 24392a 2468415i bk11: 24392a 2472011i bk12: 26048a 2450975i bk13: 26048a 2455271i bk14: 26896a 2438689i bk15: 26896a 2447424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78292, Miss = 53005, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[1]: Access = 78283, Miss = 53004, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[2]: Access = 78246, Miss = 52985, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[3]: Access = 78181, Miss = 52984, Miss_rate = 0.678, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[4]: Access = 78144, Miss = 52966, Miss_rate = 0.678, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[5]: Access = 78181, Miss = 52966, Miss_rate = 0.677, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[6]: Access = 78292, Miss = 53003, Miss_rate = 0.677, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[7]: Access = 78292, Miss = 53003, Miss_rate = 0.677, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[8]: Access = 78228, Miss = 52967, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 78191, Miss = 52967, Miss_rate = 0.677, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[10]: Access = 78190, Miss = 52966, Miss_rate = 0.677, Pending_hits = 165, Reservation_fails = 1
L2_cache_bank[11]: Access = 78227, Miss = 52966, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[12]: Access = 78320, Miss = 53003, Miss_rate = 0.677, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[13]: Access = 78320, Miss = 53003, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[14]: Access = 78209, Miss = 52966, Miss_rate = 0.677, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[15]: Access = 78172, Miss = 52966, Miss_rate = 0.678, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[16]: Access = 78209, Miss = 52985, Miss_rate = 0.677, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[17]: Access = 78246, Miss = 52985, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[18]: Access = 78283, Miss = 53003, Miss_rate = 0.677, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[19]: Access = 78265, Miss = 53003, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[20]: Access = 78191, Miss = 52985, Miss_rate = 0.678, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 78190, Miss = 52985, Miss_rate = 0.678, Pending_hits = 227, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1165666
L2_total_cache_miss_rate = 0.6773
L2_total_cache_pending_hits = 4411
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 606208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58501
	minimum = 6
	maximum = 46
Network latency average = 8.45734
	minimum = 6
	maximum = 41
Slowest packet = 3351318
Flit latency average = 6.93546
	minimum = 6
	maximum = 37
Slowest flit = 9237366
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240151
	minimum = 0.0190038 (at node 0)
	maximum = 0.0285058 (at node 11)
Accepted packet rate average = 0.0240151
	minimum = 0.0190038 (at node 0)
	maximum = 0.0285058 (at node 11)
Injected flit rate average = 0.0661892
	minimum = 0.0437915 (at node 0)
	maximum = 0.0877379 (at node 34)
Accepted flit rate average= 0.0661892
	minimum = 0.0609362 (at node 0)
	maximum = 0.0914044 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53604 (37 samples)
	minimum = 6 (37 samples)
	maximum = 45.1892 (37 samples)
Network latency average = 8.41232 (37 samples)
	minimum = 6 (37 samples)
	maximum = 42.0541 (37 samples)
Flit latency average = 6.87033 (37 samples)
	minimum = 6 (37 samples)
	maximum = 38.8378 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.0238241 (37 samples)
	minimum = 0.0188534 (37 samples)
	maximum = 0.0282772 (37 samples)
Accepted packet rate average = 0.0238241 (37 samples)
	minimum = 0.0188534 (37 samples)
	maximum = 0.0282772 (37 samples)
Injected flit rate average = 0.065664 (37 samples)
	minimum = 0.0434373 (37 samples)
	maximum = 0.0870858 (37 samples)
Accepted flit rate average = 0.065664 (37 samples)
	minimum = 0.0604634 (37 samples)
	maximum = 0.0906811 (37 samples)
Injected packet size average = 2.7562 (37 samples)
Accepted packet size average = 2.7562 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 57 sec (3177 sec)
gpgpu_simulation_rate = 335979 (inst/sec)
gpgpu_simulation_rate = 3194 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39179
gpu_sim_insn = 28848876
gpu_ipc =     736.3352
gpu_tot_sim_cycle = 10410224
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     105.3058
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 17523
partiton_reqs_in_parallel = 861938
partiton_reqs_in_parallel_total    = 31794026
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1369
partiton_reqs_in_parallel_util = 861938
partiton_reqs_in_parallel_util_total    = 31794026
gpu_sim_cycle_parition_util = 39179
gpu_tot_sim_cycle_parition_util    = 1445183
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.5050 GB/Sec
L2_BW_total  =      16.0943 GB/Sec
gpu_total_sim_rate=337102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22006432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183438, 176310, 176589, 183047, 183463, 176381, 176609, 182941, 48366, 46390, 46575, 30116, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 3124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1148303	W0_Idle:783830	W0_Scoreboard:42997390	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 10410223 
mrq_lat_table:797288 	126862 	88657 	190238 	235248 	184210 	105219 	42276 	1732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1186529 	580169 	482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1691259 	76002 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1007583 	182395 	2642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2883 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5428      5393      5239      5276      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5430      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5325      5412      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5339      5387      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5084      6258      6864      6266      6912      7487      7995      5488      5514      5605      5658 
dram[7]:      5424      5395      5231      5267      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5337      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.799854  7.493706  9.684956  9.369863  8.221154  8.117088  8.703443  8.169843  9.018182  8.848826  8.716588  8.337262  9.418025  9.053456  7.988408  7.819213 
dram[1]:  8.281299  7.902655  8.769231  8.093656  7.695140  7.661290  8.923982  8.688106  8.882187  8.669733  7.866553  7.458232  9.454283  9.564752  8.217011  8.106667 
dram[2]:  7.918958  7.783784  9.350785  8.545455  7.517986  7.432433  8.858685  8.140612  9.358491  9.087753  8.586368  7.826383  9.490821  8.778374  8.158192  7.977901 
dram[3]:  7.988321  7.896104  9.005042  8.437796  7.561505  7.421875  8.748445  8.748445  8.898961  8.898961  8.300806  7.643858  9.793619  9.639843  8.264922  7.965327 
dram[4]:  8.240964  7.839541  8.812500  8.712195  7.322350  7.239377  8.622951  8.252684  9.176242  9.035475  8.641193  8.706103  8.579040  8.360000  8.424167  7.800154 
dram[5]:  8.069277  7.985097  9.074627  8.783306  7.332855  7.098611  8.419545  8.549188  8.230568  8.216216  8.055604  7.918019 10.074872  9.602151  8.258986  8.139292 
dram[6]:  8.332815  8.306976  8.840065  8.617323  7.353957  7.332855  8.448013  8.321399  9.395813  9.194146  8.421435  8.330638  8.815862  8.244672  8.050623  7.825132 
dram[7]:  8.384976  8.020958  9.353847  8.970491  7.505139  7.188467  8.593293  8.578541  8.130857  8.413541  8.575068  8.376889  9.622886  8.864345  7.902905  7.691220 
dram[8]:  8.281299  7.997015  9.014827  8.854369  7.875193  7.814985  8.349206  8.092308  9.317122  8.783190  8.034101  7.873016  8.865508  8.477691  8.230096  7.878811 
dram[9]:  8.228572  7.953488  9.385935  9.029703  8.036163  7.998435  8.185094  8.211997  8.522706  8.130857  8.391808  8.332449  9.398643  8.690583  8.040412  7.595060 
dram[10]:  8.179372  7.884726  8.590267  8.278366  8.112699  7.720544  8.637856  8.433755  8.971707  8.337262  8.045494  7.920758  9.259606  9.276996  8.034046  7.561103 
average row locality = 1771730/212215 = 8.348750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7183      7182      7296      7296      6954      6954      6707      6707      6384      6384      6270      6270      6650      6650      6993      6993 
dram[1]:      7182      7182      7182      7182      7049      7049      6707      6707      6384      6384      6270      6270      6650      6650      6993      6992 
dram[2]:      7296      7296      7182      7182      7049      7049      6688      6688      6384      6384      6270      6270      6650      6650      6878      6878 
dram[3]:      7296      7296      7182      7182      7049      7049      6688      6688      6384      6384      6308      6308      6650      6650      6878      6878 
dram[4]:      7296      7296      7182      7182      6935      6935      6764      6764      6384      6384      6308      6308      6650      6650      6879      6879 
dram[5]:      7182      7182      7296      7296      6935      6935      6764      6764      6384      6384      6308      6308      6650      6650      6879      6879 
dram[6]:      7182      7182      7296      7296      6935      6935      6764      6764      6384      6384      6308      6308      6574      6574      6993      6993 
dram[7]:      7182      7182      7296      7296      6935      6935      6764      6764      6270      6270      6384      6384      6574      6574      6993      6993 
dram[8]:      7182      7182      7296      7296      6935      6935      6764      6764      6270      6270      6384      6384      6593      6593      6993      6993 
dram[9]:      7296      7296      7296      7296      6935      6935      6764      6764      6270      6270      6384      6384      6593      6593      6898      6898 
dram[10]:      7296      7296      7296      7296      6935      6935      6764      6764      6270      6270      6270      6270      6688      6688      6898      6898 
total reads: 1197170
bank skew: 7296/6270 = 1.16
chip skew: 108873/108794 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3648      3648      3306      3306      3154      3154      3040      3040      2926      2926      3173      3173      3344      3344 
dram[1]:      3534      3534      3534      3534      3401      3401      3154      3154      3040      3040      2926      2926      3173      3173      3344      3344 
dram[2]:      3648      3648      3534      3534      3401      3401      3154      3154      3040      3040      2926      2926      3173      3173      3230      3230 
dram[3]:      3648      3648      3534      3534      3401      3401      3154      3154      3040      3040      2964      2964      3173      3173      3230      3230 
dram[4]:      3648      3648      3534      3534      3287      3287      3230      3230      3040      3040      2964      2964      3173      3173      3230      3230 
dram[5]:      3534      3534      3648      3648      3287      3287      3230      3230      3040      3040      2964      2964      3173      3173      3230      3230 
dram[6]:      3534      3534      3648      3648      3287      3287      3230      3230      3040      3040      2964      2964      3097      3097      3344      3344 
dram[7]:      3534      3534      3648      3648      3287      3287      3230      3230      2926      2926      3040      3040      3097      3097      3344      3344 
dram[8]:      3534      3534      3648      3648      3287      3287      3230      3230      2926      2926      3040      3040      3097      3097      3344      3344 
dram[9]:      3648      3648      3648      3648      3287      3287      3230      3230      2926      2926      3040      3040      3097      3097      3249      3249 
dram[10]:      3648      3648      3648      3648      3287      3287      3230      3230      2926      2926      2926      2926      3192      3192      3249      3249 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       223       218       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       220       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       220       218       222       219       226       221
dram[5]:        226       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       220       217       223       219       225       221
dram[9]:        225       223       223       218       223       219       223       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       522       499       454       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       444       511       568       652       618       518       525
dram[2]:        553       538       493       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       398       512       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       435       542       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       534       546       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       493       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       534       475       689       572       579       532
dram[9]:        564       529       524       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073782 n_act=18967 n_pre=18951 n_req=161123 n_rd=435492 n_write=209000 bw_util=0.4677
n_activity=2193955 dram_eff=0.5875
bk0: 28732a 2496692i bk1: 28728a 2493374i bk2: 29184a 2476935i bk3: 29184a 2491116i bk4: 27816a 2510449i bk5: 27816a 2519100i bk6: 26828a 2519811i bk7: 26828a 2526515i bk8: 25536a 2522644i bk9: 25536a 2533323i bk10: 25080a 2538630i bk11: 25080a 2538279i bk12: 26600a 2514752i bk13: 26600a 2527070i bk14: 27972a 2498695i bk15: 27972a 2510631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.06908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073414 n_act=19307 n_pre=19291 n_req=161045 n_rd=435332 n_write=208848 bw_util=0.4674
n_activity=2191417 dram_eff=0.5879
bk0: 28728a 2497966i bk1: 28728a 2498077i bk2: 28728a 2482978i bk3: 28728a 2493444i bk4: 28196a 2504356i bk5: 28196a 2508251i bk6: 26828a 2512794i bk7: 26828a 2523335i bk8: 25536a 2524307i bk9: 25536a 2532139i bk10: 25080a 2536784i bk11: 25080a 2539453i bk12: 26600a 2515862i bk13: 26600a 2527479i bk14: 27972a 2499997i bk15: 27968a 2510132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073676 n_act=19254 n_pre=19238 n_req=161006 n_rd=435176 n_write=208848 bw_util=0.4673
n_activity=2187711 dram_eff=0.5888
bk0: 29184a 2490433i bk1: 29184a 2485985i bk2: 28728a 2479306i bk3: 28728a 2492338i bk4: 28196a 2502086i bk5: 28196a 2508381i bk6: 26752a 2518523i bk7: 26752a 2522264i bk8: 25536a 2522232i bk9: 25536a 2533693i bk10: 25080a 2540575i bk11: 25080a 2536474i bk12: 26600a 2513542i bk13: 26600a 2522979i bk14: 27512a 2504254i bk15: 27512a 2517319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073140 n_act=19218 n_pre=19202 n_req=161158 n_rd=435480 n_write=209152 bw_util=0.4678
n_activity=2191937 dram_eff=0.5882
bk0: 29184a 2491376i bk1: 29184a 2495036i bk2: 28728a 2483586i bk3: 28728a 2495090i bk4: 28196a 2505761i bk5: 28196a 2507135i bk6: 26752a 2514072i bk7: 26752a 2526977i bk8: 25536a 2521682i bk9: 25536a 2532472i bk10: 25232a 2533492i bk11: 25232a 2533170i bk12: 26600a 2511233i bk13: 26600a 2523629i bk14: 27512a 2505228i bk15: 27512a 2518489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02275
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073432 n_act=19372 n_pre=19356 n_req=161008 n_rd=435184 n_write=208848 bw_util=0.4673
n_activity=2193917 dram_eff=0.5871
bk0: 29184a 2490595i bk1: 29184a 2491516i bk2: 28728a 2481945i bk3: 28728a 2496319i bk4: 27740a 2509485i bk5: 27740a 2516759i bk6: 27056a 2518350i bk7: 27056a 2521234i bk8: 25536a 2517812i bk9: 25536a 2532100i bk10: 25232a 2536713i bk11: 25232a 2537160i bk12: 26600a 2515688i bk13: 26600a 2519012i bk14: 27516a 2503057i bk15: 27516a 2518720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02825
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073396 n_act=19390 n_pre=19374 n_req=161008 n_rd=435184 n_write=208848 bw_util=0.4673
n_activity=2196722 dram_eff=0.5864
bk0: 28728a 2495490i bk1: 28728a 2498914i bk2: 29184a 2479779i bk3: 29184a 2490163i bk4: 27740a 2507691i bk5: 27740a 2513152i bk6: 27056a 2513426i bk7: 27056a 2520044i bk8: 25536a 2520322i bk9: 25536a 2530957i bk10: 25232a 2538435i bk11: 25232a 2537767i bk12: 26600a 2516816i bk13: 26600a 2524709i bk14: 27516a 2507374i bk15: 27516a 2519971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07199
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2072830 n_act=19369 n_pre=19353 n_req=161160 n_rd=435488 n_write=209152 bw_util=0.4678
n_activity=2196663 dram_eff=0.5869
bk0: 28728a 2495851i bk1: 28728a 2496279i bk2: 29184a 2473943i bk3: 29184a 2493007i bk4: 27740a 2507563i bk5: 27740a 2518125i bk6: 27056a 2518804i bk7: 27056a 2520616i bk8: 25536a 2518335i bk9: 25536a 2535964i bk10: 25232a 2535981i bk11: 25232a 2541198i bk12: 26296a 2520394i bk13: 26296a 2525448i bk14: 27972a 2499136i bk15: 27972a 2509545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073552 n_act=19312 n_pre=19296 n_req=161008 n_rd=435184 n_write=208848 bw_util=0.4673
n_activity=2192270 dram_eff=0.5875
bk0: 28728a 2494231i bk1: 28728a 2495062i bk2: 29184a 2478913i bk3: 29184a 2492568i bk4: 27740a 2510110i bk5: 27740a 2512668i bk6: 27056a 2514993i bk7: 27056a 2518947i bk8: 25080a 2525745i bk9: 25080a 2538691i bk10: 25536a 2533310i bk11: 25536a 2530737i bk12: 26296a 2517764i bk13: 26296a 2525924i bk14: 27972a 2502344i bk15: 27972a 2513136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04469
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x801ef080, atomic=0 1 entries : 0x7feca686f160 :  mf: uid=24421916, sid21:w08, part=8, addr=0x801ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10410223), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073365 n_act=19330 n_pre=19314 n_req=161046 n_rd=435335 n_write=208848 bw_util=0.4674
n_activity=2196066 dram_eff=0.5867
bk0: 28728a 2496568i bk1: 28728a 2498080i bk2: 29184a 2472242i bk3: 29184a 2492747i bk4: 27740a 2508783i bk5: 27740a 2519100i bk6: 27056a 2515137i bk7: 27055a 2517540i bk8: 25080a 2525269i bk9: 25080a 2540293i bk10: 25536a 2531729i bk11: 25536a 2534822i bk12: 26372a 2520243i bk13: 26372a 2526202i bk14: 27972a 2504028i bk15: 27972a 2510938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0493
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073160 n_act=19280 n_pre=19264 n_req=161122 n_rd=435488 n_write=209000 bw_util=0.4677
n_activity=2192014 dram_eff=0.588
bk0: 29184a 2490344i bk1: 29184a 2487983i bk2: 29184a 2474310i bk3: 29184a 2490031i bk4: 27740a 2509445i bk5: 27740a 2519759i bk6: 27056a 2511791i bk7: 27056a 2518638i bk8: 25080a 2524319i bk9: 25080a 2536228i bk10: 25536a 2533029i bk11: 25536a 2535341i bk12: 26372a 2520957i bk13: 26372a 2528000i bk14: 27592a 2507815i bk15: 27592a 2515936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0382
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2756192 n_nop=2073190 n_act=19417 n_pre=19401 n_req=161046 n_rd=435336 n_write=208848 bw_util=0.4674
n_activity=2191119 dram_eff=0.588
bk0: 29184a 2490348i bk1: 29184a 2491875i bk2: 29184a 2471503i bk3: 29184a 2486770i bk4: 27740a 2509816i bk5: 27740a 2517584i bk6: 27056a 2514095i bk7: 27056a 2520920i bk8: 25080a 2527288i bk9: 25080a 2535431i bk10: 25080a 2535122i bk11: 25080a 2538454i bk12: 26752a 2516909i bk13: 26752a 2521819i bk14: 27592a 2504528i bk15: 27592a 2513962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80407, Miss = 54437, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[1]: Access = 80398, Miss = 54436, Miss_rate = 0.677, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[2]: Access = 80360, Miss = 54417, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[3]: Access = 80294, Miss = 54416, Miss_rate = 0.678, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[4]: Access = 80256, Miss = 54397, Miss_rate = 0.678, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[5]: Access = 80294, Miss = 54397, Miss_rate = 0.677, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[6]: Access = 80408, Miss = 54435, Miss_rate = 0.677, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[7]: Access = 80408, Miss = 54435, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[8]: Access = 80341, Miss = 54398, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 80303, Miss = 54398, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[10]: Access = 80303, Miss = 54398, Miss_rate = 0.677, Pending_hits = 169, Reservation_fails = 1
L2_cache_bank[11]: Access = 80341, Miss = 54398, Miss_rate = 0.677, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[12]: Access = 80436, Miss = 54436, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[13]: Access = 80436, Miss = 54436, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[14]: Access = 80322, Miss = 54398, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[15]: Access = 80284, Miss = 54398, Miss_rate = 0.678, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[16]: Access = 80322, Miss = 54417, Miss_rate = 0.677, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[17]: Access = 80360, Miss = 54417, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[18]: Access = 80398, Miss = 54436, Miss_rate = 0.677, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[19]: Access = 80379, Miss = 54436, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[20]: Access = 80303, Miss = 54417, Miss_rate = 0.678, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[21]: Access = 80303, Miss = 54417, Miss_rate = 0.678, Pending_hits = 236, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1197170
L2_total_cache_miss_rate = 0.6773
L2_total_cache_pending_hits = 4593
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47738
	minimum = 6
	maximum = 42
Network latency average = 8.35822
	minimum = 6
	maximum = 41
Slowest packet = 3476022
Flit latency average = 6.79568
	minimum = 6
	maximum = 37
Slowest flit = 9580892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237399
	minimum = 0.0187861 (at node 0)
	maximum = 0.0281791 (at node 19)
Accepted packet rate average = 0.0237399
	minimum = 0.0187861 (at node 0)
	maximum = 0.0281791 (at node 19)
Injected flit rate average = 0.0654306
	minimum = 0.0432896 (at node 0)
	maximum = 0.0867323 (at node 34)
Accepted flit rate average= 0.0654306
	minimum = 0.0602379 (at node 0)
	maximum = 0.0903568 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53449 (38 samples)
	minimum = 6 (38 samples)
	maximum = 45.1053 (38 samples)
Network latency average = 8.4109 (38 samples)
	minimum = 6 (38 samples)
	maximum = 42.0263 (38 samples)
Flit latency average = 6.86837 (38 samples)
	minimum = 6 (38 samples)
	maximum = 38.7895 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0238219 (38 samples)
	minimum = 0.0188516 (38 samples)
	maximum = 0.0282746 (38 samples)
Accepted packet rate average = 0.0238219 (38 samples)
	minimum = 0.0188516 (38 samples)
	maximum = 0.0282746 (38 samples)
Injected flit rate average = 0.0656579 (38 samples)
	minimum = 0.0434334 (38 samples)
	maximum = 0.0870765 (38 samples)
Accepted flit rate average = 0.0656579 (38 samples)
	minimum = 0.0604575 (38 samples)
	maximum = 0.0906726 (38 samples)
Injected packet size average = 2.7562 (38 samples)
Accepted packet size average = 2.7562 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 12 sec (3252 sec)
gpgpu_simulation_rate = 337102 (inst/sec)
gpgpu_simulation_rate = 3201 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 39001
gpu_sim_insn = 28848876
gpu_ipc =     739.6958
gpu_tot_sim_cycle = 10671375
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     105.4322
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18208
partiton_reqs_in_parallel = 858022
partiton_reqs_in_parallel_total    = 32655964
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1405
partiton_reqs_in_parallel_util = 858022
partiton_reqs_in_parallel_util_total    = 32655964
gpu_sim_cycle_parition_util = 39001
gpu_tot_sim_cycle_parition_util    = 1484362
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.0185 GB/Sec
L2_BW_total  =      16.1135 GB/Sec
gpu_total_sim_rate=338174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22585660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188269, 180947, 181238, 187856, 188294, 181019, 181260, 187767, 53210, 51028, 51238, 34946, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 3149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1178670	W0_Idle:799456	W0_Scoreboard:44121917	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 10671374 
mrq_lat_table:818670 	130785 	91144 	194706 	240535 	188832 	108154 	43761 	1767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1219381 	593817 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1735525 	78227 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1033883 	187406 	2715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2959 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5428      5393      5239      5276      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5642 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5430      5420      5244      5302      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5325      5412      4895      4943      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5339      5387      4904      4959      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5084      6258      6864      6266      6912      7487      7995      5488      5514      5605      5658 
dram[7]:      5424      5395      5231      5267      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5337      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5288      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.924352  7.616343  9.835377  9.518644  8.347619  8.230047  8.840035  8.302956  9.166667  8.996283  8.831461  8.451612  9.558294  9.192343  8.123089  7.952844 
dram[1]:  8.421133  8.039474  8.912479  8.232036  7.807580  7.773585  9.061828  8.824607  9.029851  8.816030  7.979695  7.569823  9.594672  9.705486  8.339874  8.229280 
dram[2]:  8.045845  7.909859  9.497409  8.687203  7.640513  7.543662  8.996435  8.273770  9.508841  9.219048  8.701107  7.939394  9.631328  8.916003  8.292099  8.110851 
dram[3]:  8.127352  8.034335  9.149751  8.578783  7.673352  7.533052  8.885564  8.885564  9.046729  9.046729  8.415929  7.756933  9.934976  9.780795  8.399353  8.098207 
dram[4]:  8.369597  7.965958  8.956026  8.855072  7.431206  7.337535  8.760684  8.387889  9.307693  9.166667  8.773063  8.838290  8.715644  8.495366  8.559308  7.932061 
dram[5]:  8.195231  8.110620  9.221675  8.928458  7.441761  7.206327  8.555926  8.686440  8.373702  8.359241  8.169244  8.031250 10.216819  9.742995  8.393376  8.273089 
dram[6]:  8.460000  8.434049  8.985600  8.761311  7.462963  7.441761  8.584590  8.457096  9.527559  9.325626  8.551259  8.459965  8.952209  8.378059  8.198302  7.958801 
dram[7]:  8.512383  8.146667  9.502538  9.116883  7.614826  7.296658  8.730835  8.715986  8.271454  8.540688  8.691546  8.492970  9.762045  9.000907  8.049242  7.835546 
dram[8]:  8.408257  8.122600  9.161501  9.000000  7.986280  7.937879  8.485100  8.226324  9.446000  8.911321  8.163007  8.000828  9.002715  8.612987  8.379337  8.024924 
dram[9]:  8.357142  8.080576  9.534804  9.176471  8.160436  8.109907  8.319805  8.346906  8.666055  8.256993  8.507922  8.448426  9.537871  8.826974  8.173198  7.725185 
dram[10]:  8.320000  8.022857  8.734059  8.419790  8.224490  7.842814  8.775685  8.570234  9.100193  8.464158  8.158304  8.033219  9.401298  9.418756  8.166798  7.691003 
average row locality = 1818354/214421 = 8.480298
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7372      7371      7488      7488      7131      7131      6881      6881      6560      6560      6429      6429      6824      6824      7185      7185 
dram[1]:      7371      7371      7371      7371      7228      7228      6881      6881      6560      6560      6429      6429      6824      6824      7185      7184 
dram[2]:      7488      7488      7371      7371      7228      7228      6862      6862      6560      6560      6429      6429      6824      6824      7067      7067 
dram[3]:      7488      7488      7371      7371      7228      7228      6862      6862      6560      6560      6468      6468      6824      6824      7067      7067 
dram[4]:      7488      7488      7371      7371      7111      7111      6940      6940      6560      6560      6468      6468      6824      6824      7068      7068 
dram[5]:      7371      7371      7488      7488      7111      7111      6940      6940      6560      6560      6467      6467      6824      6824      7068      7068 
dram[6]:      7371      7371      7488      7488      7111      7111      6940      6940      6560      6560      6467      6467      6746      6746      7185      7185 
dram[7]:      7371      7371      7488      7488      7111      7111      6940      6940      6443      6443      6545      6545      6746      6746      7185      7185 
dram[8]:      7371      7371      7488      7488      7111      7111      6940      6940      6443      6443      6545      6545      6766      6766      7185      7185 
dram[9]:      7488      7488      7488      7488      7111      7111      6940      6940      6443      6443      6545      6545      6766      6766      7087      7087 
dram[10]:      7488      7488      7488      7488      7111      7111      6940      6940      6443      6443      6428      6428      6864      6864      7087      7087 
total reads: 1228674
bank skew: 7488/6428 = 1.16
chip skew: 111739/111658 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3744      3744      3387      3387      3232      3232      3120      3120      3003      3003      3260      3260      3440      3440 
dram[1]:      3627      3627      3627      3627      3484      3484      3232      3232      3120      3120      3003      3003      3260      3260      3440      3440 
dram[2]:      3744      3744      3627      3627      3484      3484      3232      3232      3120      3120      3003      3003      3260      3260      3323      3323 
dram[3]:      3744      3744      3627      3627      3484      3484      3232      3232      3120      3120      3042      3042      3260      3260      3323      3323 
dram[4]:      3744      3744      3627      3627      3367      3367      3310      3310      3120      3120      3042      3042      3260      3260      3323      3323 
dram[5]:      3627      3627      3744      3744      3367      3367      3310      3310      3120      3120      3042      3042      3260      3260      3323      3323 
dram[6]:      3627      3627      3744      3744      3367      3367      3310      3310      3120      3120      3042      3042      3182      3182      3440      3440 
dram[7]:      3627      3627      3744      3744      3367      3367      3310      3310      3003      3003      3120      3120      3182      3182      3440      3440 
dram[8]:      3627      3627      3744      3744      3367      3367      3310      3310      3003      3003      3120      3120      3182      3182      3440      3440 
dram[9]:      3744      3744      3744      3744      3367      3367      3310      3310      3003      3003      3120      3120      3182      3182      3342      3342 
dram[10]:      3744      3744      3744      3744      3367      3367      3310      3310      3003      3003      3003      3003      3280      3280      3342      3342 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       219       221       217       220       219       223       218       226       222
dram[1]:        223       221       221       217       222       221       225       220       220       217       221       218       223       218       225       221
dram[2]:        225       222       221       219       222       219       224       219       221       217       219       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       219       218       222       219       226       221
dram[5]:        226       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       224       220       223       219       221       217       220       217       222       218       225       223
dram[7]:        226       223       221       218       221       220       225       219       221       215       219       218       222       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       220       217       223       218       225       221
dram[9]:        225       223       223       218       223       219       224       220       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       225       221
maximum mf latency per bank:
dram[0]:        569       522       499       454       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       439       508       505       526       435       522       444       511       568       652       618       518       525
dram[2]:        553       538       493       444       488       438       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       409       512       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       435       542       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       534       546       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       493       395       479       479       526       582
dram[8]:        527       543       507       463       492       442       494       434       554       387       534       475       689       572       579       532
dram[9]:        564       529       524       436       495       476       522       422       504       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128832 n_act=19167 n_pre=19151 n_req=165365 n_rd=446956 n_write=214504 bw_util=0.4677
n_activity=2250373 dram_eff=0.5879
bk0: 29488a 2563139i bk1: 29484a 2559432i bk2: 29952a 2542181i bk3: 29952a 2557170i bk4: 28524a 2577172i bk5: 28524a 2585879i bk6: 27524a 2586354i bk7: 27524a 2593461i bk8: 26240a 2589125i bk9: 26240a 2600127i bk10: 25716a 2605666i bk11: 25716a 2605297i bk12: 27296a 2580987i bk13: 27296a 2593874i bk14: 28740a 2564087i bk15: 28740a 2576862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.0722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128476 n_act=19509 n_pre=19493 n_req=165283 n_rd=446788 n_write=214344 bw_util=0.4675
n_activity=2247415 dram_eff=0.5883
bk0: 29484a 2564186i bk1: 29484a 2564261i bk2: 29484a 2548161i bk3: 29484a 2559411i bk4: 28912a 2571033i bk5: 28912a 2575081i bk6: 27524a 2579352i bk7: 27524a 2590207i bk8: 26240a 2590908i bk9: 26240a 2598985i bk10: 25716a 2603803i bk11: 25716a 2606911i bk12: 27296a 2582055i bk13: 27296a 2594002i bk14: 28740a 2565149i bk15: 28736a 2576076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128738 n_act=19456 n_pre=19440 n_req=165244 n_rd=446632 n_write=214344 bw_util=0.4674
n_activity=2243847 dram_eff=0.5891
bk0: 29952a 2556489i bk1: 29952a 2552021i bk2: 29484a 2545038i bk3: 29484a 2558202i bk4: 28912a 2568748i bk5: 28912a 2575229i bk6: 27448a 2585221i bk7: 27448a 2589012i bk8: 26240a 2588567i bk9: 26240a 2600345i bk10: 25716a 2607990i bk11: 25716a 2603547i bk12: 27296a 2579555i bk13: 27296a 2589546i bk14: 28268a 2569816i bk15: 28268a 2583448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128194 n_act=19416 n_pre=19400 n_req=165400 n_rd=446944 n_write=214656 bw_util=0.4678
n_activity=2247944 dram_eff=0.5886
bk0: 29952a 2557106i bk1: 29952a 2561042i bk2: 29484a 2549100i bk3: 29484a 2561305i bk4: 28912a 2572324i bk5: 28912a 2573622i bk6: 27448a 2580869i bk7: 27448a 2593760i bk8: 26240a 2588200i bk9: 26240a 2599301i bk10: 25872a 2600150i bk11: 25872a 2600203i bk12: 27296a 2577470i bk13: 27296a 2590026i bk14: 28268a 2571279i bk15: 28268a 2584702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128490 n_act=19576 n_pre=19560 n_req=165246 n_rd=446640 n_write=214344 bw_util=0.4674
n_activity=2249985 dram_eff=0.5875
bk0: 29952a 2556666i bk1: 29952a 2557798i bk2: 29484a 2547428i bk3: 29484a 2561987i bk4: 28444a 2576401i bk5: 28444a 2583167i bk6: 27760a 2585307i bk7: 27760a 2588088i bk8: 26240a 2584049i bk9: 26240a 2598727i bk10: 25872a 2603860i bk11: 25872a 2604127i bk12: 27296a 2581861i bk13: 27296a 2585571i bk14: 28272a 2568701i bk15: 28272a 2584979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128466 n_act=19592 n_pre=19576 n_req=165244 n_rd=446632 n_write=214344 bw_util=0.4674
n_activity=2252847 dram_eff=0.5868
bk0: 29484a 2561437i bk1: 29484a 2564953i bk2: 29952a 2545166i bk3: 29952a 2555927i bk4: 28444a 2574549i bk5: 28444a 2579835i bk6: 27760a 2580073i bk7: 27760a 2586952i bk8: 26240a 2586669i bk9: 26240a 2597742i bk10: 25868a 2605684i bk11: 25868a 2605021i bk12: 27296a 2583076i bk13: 27296a 2591457i bk14: 28272a 2573287i bk15: 28272a 2585931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.07559
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2127888 n_act=19569 n_pre=19553 n_req=165400 n_rd=446944 n_write=214656 bw_util=0.4678
n_activity=2252708 dram_eff=0.5874
bk0: 29484a 2561915i bk1: 29484a 2562407i bk2: 29952a 2539270i bk3: 29952a 2558942i bk4: 28444a 2574310i bk5: 28444a 2585175i bk6: 27760a 2585527i bk7: 27760a 2587421i bk8: 26240a 2584625i bk9: 26240a 2602490i bk10: 25868a 2602932i bk11: 25868a 2608458i bk12: 26984a 2586371i bk13: 26984a 2592000i bk14: 28740a 2564643i bk15: 28740a 2575597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128626 n_act=19512 n_pre=19496 n_req=165244 n_rd=446632 n_write=214344 bw_util=0.4674
n_activity=2248370 dram_eff=0.588
bk0: 29484a 2560207i bk1: 29484a 2561274i bk2: 29952a 2544243i bk3: 29952a 2558676i bk4: 28444a 2576673i bk5: 28444a 2579466i bk6: 27760a 2581511i bk7: 27760a 2585619i bk8: 25772a 2592198i bk9: 25772a 2605772i bk10: 26180a 2600327i bk11: 26180a 2597457i bk12: 26984a 2583702i bk13: 26984a 2592549i bk14: 28740a 2567924i bk15: 28740a 2579149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x803ee880, atomic=0 1 entries : 0x7feca6de0cf0 :  mf: uid=25064560, sid27:w08, part=8, addr=0x803ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10671374), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128440 n_act=19526 n_pre=19510 n_req=165284 n_rd=446790 n_write=214344 bw_util=0.4675
n_activity=2252086 dram_eff=0.5871
bk0: 29484a 2562432i bk1: 29484a 2563854i bk2: 29952a 2537469i bk3: 29952a 2558825i bk4: 28444a 2575512i bk5: 28442a 2586030i bk6: 27760a 2582032i bk7: 27760a 2584427i bk8: 25772a 2591716i bk9: 25772a 2606842i bk10: 26180a 2598642i bk11: 26180a 2602066i bk12: 27064a 2586744i bk13: 27064a 2592883i bk14: 28740a 2570088i bk15: 28740a 2577551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.05082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128222 n_act=19482 n_pre=19466 n_req=165360 n_rd=446944 n_write=214496 bw_util=0.4677
n_activity=2248173 dram_eff=0.5884
bk0: 29952a 2556337i bk1: 29952a 2553793i bk2: 29952a 2539462i bk3: 29952a 2555647i bk4: 28444a 2575857i bk5: 28444a 2586727i bk6: 27760a 2578172i bk7: 27760a 2585328i bk8: 25772a 2590751i bk9: 25772a 2603048i bk10: 26180a 2599747i bk11: 26180a 2602482i bk12: 27064a 2587207i bk13: 27064a 2594701i bk14: 28348a 2573277i bk15: 28348a 2582456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04005
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2828610 n_nop=2128256 n_act=19617 n_pre=19601 n_req=165284 n_rd=446792 n_write=214344 bw_util=0.4675
n_activity=2247238 dram_eff=0.5884
bk0: 29952a 2556217i bk1: 29952a 2557736i bk2: 29952a 2536916i bk3: 29952a 2552783i bk4: 28444a 2576389i bk5: 28444a 2584531i bk6: 27760a 2581150i bk7: 27760a 2587728i bk8: 25772a 2593919i bk9: 25772a 2601942i bk10: 25712a 2601921i bk11: 25712a 2605834i bk12: 27456a 2583279i bk13: 27456a 2588192i bk14: 28348a 2570350i bk15: 28348a 2580316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.04456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82521, Miss = 55870, Miss_rate = 0.677, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[1]: Access = 82513, Miss = 55869, Miss_rate = 0.677, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[2]: Access = 82474, Miss = 55849, Miss_rate = 0.677, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[3]: Access = 82407, Miss = 55848, Miss_rate = 0.678, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[4]: Access = 82368, Miss = 55829, Miss_rate = 0.678, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[5]: Access = 82407, Miss = 55829, Miss_rate = 0.677, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[6]: Access = 82524, Miss = 55868, Miss_rate = 0.677, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[7]: Access = 82524, Miss = 55868, Miss_rate = 0.677, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[8]: Access = 82455, Miss = 55830, Miss_rate = 0.677, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[9]: Access = 82416, Miss = 55830, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[10]: Access = 82415, Miss = 55829, Miss_rate = 0.677, Pending_hits = 173, Reservation_fails = 1
L2_cache_bank[11]: Access = 82454, Miss = 55829, Miss_rate = 0.677, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[12]: Access = 82552, Miss = 55868, Miss_rate = 0.677, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[13]: Access = 82552, Miss = 55868, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[14]: Access = 82435, Miss = 55829, Miss_rate = 0.677, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[15]: Access = 82396, Miss = 55829, Miss_rate = 0.678, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[16]: Access = 82435, Miss = 55849, Miss_rate = 0.677, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[17]: Access = 82474, Miss = 55849, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[18]: Access = 82513, Miss = 55868, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[19]: Access = 82494, Miss = 55868, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[20]: Access = 82416, Miss = 55849, Miss_rate = 0.678, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[21]: Access = 82415, Miss = 55849, Miss_rate = 0.678, Pending_hits = 240, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1228674
L2_total_cache_miss_rate = 0.6773
L2_total_cache_pending_hits = 4667
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 580725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5809
	minimum = 6
	maximum = 44
Network latency average = 8.45201
	minimum = 6
	maximum = 38
Slowest packet = 3537818
Flit latency average = 6.93033
	minimum = 6
	maximum = 34
Slowest flit = 9839236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238482
	minimum = 0.0188718 (at node 5)
	maximum = 0.0283077 (at node 0)
Accepted packet rate average = 0.0238482
	minimum = 0.0188718 (at node 5)
	maximum = 0.0283077 (at node 0)
Injected flit rate average = 0.0657292
	minimum = 0.0434872 (at node 5)
	maximum = 0.0871282 (at node 34)
Accepted flit rate average= 0.0657292
	minimum = 0.0605128 (at node 5)
	maximum = 0.0907692 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.53568 (39 samples)
	minimum = 6 (39 samples)
	maximum = 45.0769 (39 samples)
Network latency average = 8.41196 (39 samples)
	minimum = 6 (39 samples)
	maximum = 41.9231 (39 samples)
Flit latency average = 6.86996 (39 samples)
	minimum = 6 (39 samples)
	maximum = 38.6667 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0238226 (39 samples)
	minimum = 0.0188521 (39 samples)
	maximum = 0.0282755 (39 samples)
Accepted packet rate average = 0.0238226 (39 samples)
	minimum = 0.0188521 (39 samples)
	maximum = 0.0282755 (39 samples)
Injected flit rate average = 0.0656597 (39 samples)
	minimum = 0.0434348 (39 samples)
	maximum = 0.0870779 (39 samples)
Accepted flit rate average = 0.0656597 (39 samples)
	minimum = 0.0604589 (39 samples)
	maximum = 0.0906751 (39 samples)
Injected packet size average = 2.7562 (39 samples)
Accepted packet size average = 2.7562 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 27 sec (3327 sec)
gpgpu_simulation_rate = 338174 (inst/sec)
gpgpu_simulation_rate = 3207 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40159a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39128
gpu_sim_insn = 28848876
gpu_ipc =     737.2949
gpu_tot_sim_cycle = 10932653
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     105.5512
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 18469
partiton_reqs_in_parallel = 860816
partiton_reqs_in_parallel_total    = 33513986
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.1442
partiton_reqs_in_parallel_util = 860816
partiton_reqs_in_parallel_util_total    = 33513986
gpu_sim_cycle_parition_util = 39128
gpu_tot_sim_cycle_parition_util    = 1523363
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.6517 GB/Sec
L2_BW_total  =      16.1316 GB/Sec
gpu_total_sim_rate=339199

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23164888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193096, 185584, 185885, 192674, 193121, 185659, 185907, 192584, 53210, 51028, 51238, 34946, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 3162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1208684	W0_Idle:815089	W0_Scoreboard:45261423	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 434 
maxdqlatency = 0 
maxmflatency = 695 
averagemflatency = 222 
max_icnt2mem_latency = 31 
max_icnt2sh_latency = 10932652 
mrq_lat_table:838906 	133492 	93304 	200298 	247670 	193958 	110837 	44736 	1777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1248793 	610902 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57 	1780246 	80003 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1060630 	191999 	2759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	30240 	60480 	120960 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3036 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5428      5393      5239      5313      5134      4996      6240      6817      6276      6890      7488      7571      5457      5488      5530      5648 
dram[1]:      5420      5431      5242      5283      4920      5011      6285      6773      6339      6841      7429      8035      5473      5473      5532      5639 
dram[2]:      5430      5420      5244      5329      5212      5069      6233      6815      6278      6907      7493      8001      5481      5475      5536      5568 
dram[3]:      5410      5426      5325      5412      4895      4969      6277      6764      6329      6815      7420      8028      5435      5459      5543      5480 
dram[4]:      5428      5432      5390      5391      4887      4932      6244      6837      6279      6898      7492      7986      5484      5464      5519      5641 
dram[5]:      5416      5391      5339      5387      4904      4965      6312      6818      6335      6838      7424      8039      5455      5505      5533      5671 
dram[6]:      5427      5359      5235      5282      5093      5084      6258      6864      6266      6912      7487      7995      5488      5514      5617      5676 
dram[7]:      5424      5395      5231      5267      4898      5028      6318      6830      6345      6424      7424      8042      5451      5482      5543      5687 
dram[8]:      5421      5414      5254      5337      5226      5101      6283      6776      6284      6361      7511      8038      5466      5511      5601      5658 
dram[9]:      5412      5393      5223      5307      5293      5187      6229      6827      6359      6918      7418      8052      5470      5468      5533      5691 
dram[10]:      5423      5432      5274      5333      5235      5129      6275      6764      6335      6890      7518      7656      5469      5493      5604      5653 
average row accesses per activate:
dram[0]:  7.769284  7.480106  9.664430  9.381107  8.256881  8.132530  8.708054  8.160378  9.001815  8.778761  8.705036  8.344828  9.434306  9.086116  8.030258  7.844989 
dram[1]:  8.294118  7.921348  8.771384  8.115108  7.692307  7.649513  8.948276  8.678929  8.888889  8.686515  7.882736  7.446154  9.521178  9.574074  8.187359  8.059259 
dram[2]:  7.944828  7.794317  9.353234  8.584475  7.565337  7.452575  8.839590  8.106417  9.376182  9.067641  8.566372  7.793881  9.434306  8.747885  8.184615  7.964072 
dram[3]:  8.000000  7.890411  9.024000  8.443113  7.575758  7.432433  8.720539  8.720539  8.872988  8.888889  8.285229  7.660911  9.847619  9.663551  8.273717  7.987988 
dram[4]:  8.228572  7.847412  8.812500  8.730650  7.329700  7.240915  8.665568  8.270440  9.168207  8.985507  8.621908  8.683274  8.631052  8.392858  8.398580  7.784199 
dram[5]:  8.080229  7.954866  9.128367  8.793893  7.329700  7.125828  8.429487  8.525122  8.252912  8.198347  8.026316  7.909238 10.077972  9.609666  8.280933  8.154023 
dram[6]:  8.306333  8.306333  8.834355  8.584203  7.390110  7.369863  8.429487  8.322784  9.358491  9.151292  8.457539  8.327645  8.821490  8.276423  8.042129  7.805595 
dram[7]:  8.355556  8.011364  9.381107  9.028214  7.513967  7.202142  8.580750  8.566775  8.148149  8.359241  8.566494  8.350168  9.676806  8.883072  7.936543  7.711552 
dram[8]:  8.269794  8.000000  9.042386  8.847926  7.831150  7.797101  8.375796  8.104776  9.307693  8.752260  8.051948  7.873016  8.885017  8.485857  8.212075  7.844989 
dram[9]:  8.228572  7.933884  9.442623  9.056603  8.041854  8.005953  8.205928  8.205928  8.491228  8.053245  8.378378  8.294314  9.392265  8.688246  8.073318  7.612972 
dram[10]:  8.193457  7.912088  8.622754  8.311688  8.041854  7.696710  8.651316  8.456592  8.996283  8.359241  8.053245  7.921440  9.318996  9.318996  7.982810  7.559094 
average row locality = 1864978/223327 = 8.350884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7561      7560      7680      7680      7320      7320      7060      7060      6720      6720      6600      6600      7000      7000      7361      7361 
dram[1]:      7560      7560      7560      7560      7420      7420      7060      7060      6720      6720      6600      6600      7000      7000      7361      7360 
dram[2]:      7680      7680      7560      7560      7420      7420      7040      7040      6720      6720      6600      6600      7000      7000      7240      7240 
dram[3]:      7680      7680      7560      7560      7420      7420      7040      7040      6720      6720      6640      6640      7000      7000      7240      7240 
dram[4]:      7680      7680      7560      7560      7300      7300      7120      7120      6720      6720      6640      6640      7000      7000      7241      7241 
dram[5]:      7560      7560      7680      7680      7300      7300      7120      7120      6720      6720      6640      6640      7000      7000      7241      7241 
dram[6]:      7560      7560      7680      7680      7300      7300      7120      7120      6720      6720      6640      6640      6920      6920      7361      7361 
dram[7]:      7560      7560      7680      7680      7300      7300      7120      7120      6600      6600      6720      6720      6920      6920      7361      7361 
dram[8]:      7560      7560      7680      7680      7300      7300      7120      7120      6600      6600      6720      6720      6940      6940      7361      7361 
dram[9]:      7680      7680      7680      7680      7300      7300      7120      7120      6600      6600      6720      6720      6940      6940      7261      7261 
dram[10]:      7680      7680      7680      7680      7300      7300      7120      7120      6600      6600      6600      6600      7040      7040      7261      7261 
total reads: 1260178
bank skew: 7680/6600 = 1.16
chip skew: 114603/114520 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3840      3840      3480      3480      3320      3320      3200      3200      3080      3080      3340      3340      3520      3520 
dram[1]:      3720      3720      3720      3720      3580      3580      3320      3320      3200      3200      3080      3080      3340      3340      3520      3520 
dram[2]:      3840      3840      3720      3720      3580      3580      3320      3320      3200      3200      3080      3080      3340      3340      3400      3400 
dram[3]:      3840      3840      3720      3720      3580      3580      3320      3320      3200      3200      3120      3120      3340      3340      3400      3400 
dram[4]:      3840      3840      3720      3720      3460      3460      3400      3400      3200      3200      3120      3120      3340      3340      3400      3400 
dram[5]:      3720      3720      3840      3840      3460      3460      3400      3400      3200      3200      3120      3120      3340      3340      3400      3400 
dram[6]:      3720      3720      3840      3840      3460      3460      3400      3400      3200      3200      3120      3120      3260      3260      3520      3520 
dram[7]:      3720      3720      3840      3840      3460      3460      3400      3400      3080      3080      3200      3200      3260      3260      3520      3520 
dram[8]:      3720      3720      3840      3840      3460      3460      3400      3400      3080      3080      3200      3200      3260      3260      3520      3520 
dram[9]:      3840      3840      3840      3840      3460      3460      3400      3400      3080      3080      3200      3200      3260      3260      3420      3420 
dram[10]:      3840      3840      3840      3840      3460      3460      3400      3400      3080      3080      3080      3080      3360      3360      3420      3420 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        225       221       222       218       223       220       224       218       221       217       220       219       224       218       226       222
dram[1]:        223       221       221       217       222       220       225       220       220       217       221       218       223       219       225       222
dram[2]:        225       222       221       219       222       219       224       218       221       217       219       219       225       219       225       220
dram[3]:        224       221       222       217       221       219       224       220       221       217       220       218       224       219       225       222
dram[4]:        225       222       221       219       222       218       222       219       223       217       220       218       222       219       226       221
dram[5]:        227       222       220       217       222       220       224       219       221       217       220       217       222       218       225       222
dram[6]:        226       223       222       218       223       220       223       219       221       217       220       217       222       218       226       223
dram[7]:        226       222       221       218       221       220       224       219       221       216       219       218       223       219       225       222
dram[8]:        225       224       223       218       222       219       223       220       221       217       220       217       223       218       225       221
dram[9]:        225       223       223       218       223       219       223       219       222       216       219       217       222       219       225       221
dram[10]:        225       222       222       218       222       219       223       219       221       218       221       217       222       219       225       222
maximum mf latency per bank:
dram[0]:        569       522       499       454       523       487       521       417       480       400       522       487       661       620       535       544
dram[1]:        528       538       612       443       508       505       526       435       522       444       511       568       652       618       518       525
dram[2]:        553       538       493       500       488       459       502       427       466       483       489       548       687       485       536       521
dram[3]:        504       527       614       474       517       462       494       450       513       409       512       536       695       460       511       554
dram[4]:        563       538       459       485       473       441       518       448       576       401       482       575       532       433       562       546
dram[5]:        542       544       461       548       466       438       537       463       505       435       542       412       485       433       527       554
dram[6]:        542       555       514       445       543       519       533       407       490       440       534       546       644       434       587       546
dram[7]:        558       550       431       460       489       527       530       435       490       383       493       395       479       479       526       582
dram[8]:        527       543       511       463       492       442       494       434       554       387       534       475       689       572       579       532
dram[9]:        564       529       524       436       495       476       522       422       519       414       515       398       506       425       567       557
dram[10]:        524       584       515       420       494       509       565       428       551       451       527       522       652       452       570       534
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x801ee880, atomic=0 1 entries : 0x7feca76b5720 :  mf: uid=25707204, sid07:w08, part=0, addr=0x801ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10932652), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182947 n_act=19961 n_pre=19945 n_req=169603 n_rd=458411 n_write=220000 bw_util=0.4677
n_activity=2309608 dram_eff=0.5875
bk0: 30244a 2628306i bk1: 30240a 2624419i bk2: 30720a 2607025i bk3: 30720a 2622392i bk4: 29280a 2643093i bk5: 29280a 2651948i bk6: 28240a 2651903i bk7: 28239a 2659245i bk8: 26880a 2655418i bk9: 26880a 2666407i bk10: 26400a 2672340i bk11: 26400a 2671860i bk12: 28000a 2646837i bk13: 28000a 2660497i bk14: 29444a 2630016i bk15: 29444a 2642962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.07133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182566 n_act=20315 n_pre=20299 n_req=169521 n_rd=458244 n_write=219840 bw_util=0.4674
n_activity=2306931 dram_eff=0.5879
bk0: 30240a 2629683i bk1: 30240a 2630000i bk2: 30240a 2613639i bk3: 30240a 2624742i bk4: 29680a 2636146i bk5: 29680a 2640539i bk6: 28240a 2644972i bk7: 28240a 2655765i bk8: 26880a 2657336i bk9: 26880a 2665786i bk10: 26400a 2670658i bk11: 26400a 2673266i bk12: 28000a 2648520i bk13: 28000a 2660358i bk14: 29444a 2631462i bk15: 29440a 2642324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.03256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182828 n_act=20266 n_pre=20250 n_req=169480 n_rd=458080 n_write=219840 bw_util=0.4673
n_activity=2303183 dram_eff=0.5887
bk0: 30720a 2621651i bk1: 30720a 2616973i bk2: 30240a 2609758i bk3: 30240a 2623409i bk4: 29680a 2634306i bk5: 29680a 2640845i bk6: 28160a 2651058i bk7: 28160a 2654929i bk8: 26880a 2654781i bk9: 26880a 2666813i bk10: 26400a 2674644i bk11: 26400a 2669921i bk12: 28000a 2645273i bk13: 28000a 2655692i bk14: 28960a 2635986i bk15: 28960a 2649706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.05716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182284 n_act=20218 n_pre=20202 n_req=169640 n_rd=458400 n_write=220160 bw_util=0.4678
n_activity=2307200 dram_eff=0.5882
bk0: 30720a 2622455i bk1: 30720a 2626344i bk2: 30240a 2614283i bk3: 30240a 2626619i bk4: 29680a 2637594i bk5: 29680a 2639372i bk6: 28160a 2646553i bk7: 28160a 2659940i bk8: 26880a 2654492i bk9: 26880a 2665798i bk10: 26560a 2666871i bk11: 26560a 2666748i bk12: 28000a 2643472i bk13: 28000a 2656246i bk14: 28960a 2637169i bk15: 28960a 2651205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.02455
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182580 n_act=20386 n_pre=20370 n_req=169482 n_rd=458088 n_write=219840 bw_util=0.4673
n_activity=2308984 dram_eff=0.5872
bk0: 30720a 2621350i bk1: 30720a 2622978i bk2: 30240a 2612505i bk3: 30240a 2627186i bk4: 29200a 2642213i bk5: 29200a 2648820i bk6: 28480a 2650888i bk7: 28480a 2654180i bk8: 26880a 2650077i bk9: 26880a 2665114i bk10: 26560a 2670178i bk11: 26560a 2670701i bk12: 28000a 2647618i bk13: 28000a 2651607i bk14: 28964a 2634705i bk15: 28964a 2651050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=2.0339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182552 n_act=20400 n_pre=20384 n_req=169482 n_rd=458088 n_write=219840 bw_util=0.4673
n_activity=2311920 dram_eff=0.5865
bk0: 30240a 2626574i bk1: 30240a 2630084i bk2: 30720a 2610184i bk3: 30720a 2621036i bk4: 29200a 2639928i bk5: 29200a 2645580i bk6: 28480a 2645595i bk7: 28480a 2652804i bk8: 26880a 2652556i bk9: 26880a 2664179i bk10: 26560a 2671856i bk11: 26560a 2671342i bk12: 28000a 2649253i bk13: 28000a 2658150i bk14: 28964a 2639551i bk15: 28964a 2652450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=2.0737
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x801eee80, atomic=0 1 entries : 0x7feca747f7b0 :  mf: uid=25707203, sid07:w11, part=6, addr=0x801eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10932647), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2181930 n_act=20391 n_pre=20375 n_req=169642 n_rd=458408 n_write=220160 bw_util=0.4678
n_activity=2312092 dram_eff=0.587
bk0: 30240a 2627250i bk1: 30240a 2627846i bk2: 30720a 2604015i bk3: 30720a 2624330i bk4: 29200a 2640132i bk5: 29200a 2651155i bk6: 28480a 2651007i bk7: 28480a 2653437i bk8: 26880a 2650366i bk9: 26880a 2668887i bk10: 26560a 2669360i bk11: 26560a 2674709i bk12: 27680a 2652662i bk13: 27680a 2658480i bk14: 29444a 2630332i bk15: 29444a 2641886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.07256
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182724 n_act=20314 n_pre=20298 n_req=169482 n_rd=458088 n_write=219840 bw_util=0.4673
n_activity=2307466 dram_eff=0.5876
bk0: 30240a 2625564i bk1: 30240a 2626693i bk2: 30720a 2609113i bk3: 30720a 2623830i bk4: 29200a 2642452i bk5: 29200a 2645101i bk6: 28480a 2647109i bk7: 28480a 2651345i bk8: 26400a 2658306i bk9: 26400a 2671791i bk10: 26880a 2666244i bk11: 26880a 2663812i bk12: 27680a 2649829i bk13: 27680a 2658985i bk14: 29444a 2633866i bk15: 29444a 2645571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.04804
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182476 n_act=20358 n_pre=20342 n_req=169522 n_rd=458248 n_write=219840 bw_util=0.4674
n_activity=2311577 dram_eff=0.5867
bk0: 30240a 2627754i bk1: 30240a 2629435i bk2: 30720a 2602330i bk3: 30720a 2624234i bk4: 29200a 2640620i bk5: 29200a 2651429i bk6: 28480a 2647221i bk7: 28480a 2650134i bk8: 26400a 2657646i bk9: 26400a 2673366i bk10: 26880a 2665109i bk11: 26880a 2668265i bk12: 27760a 2653241i bk13: 27760a 2659341i bk14: 29444a 2636304i bk15: 29444a 2643846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.04893
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182276 n_act=20298 n_pre=20282 n_req=169602 n_rd=458408 n_write=220000 bw_util=0.4677
n_activity=2307328 dram_eff=0.588
bk0: 30720a 2620992i bk1: 30720a 2618330i bk2: 30720a 2604210i bk3: 30720a 2620514i bk4: 29200a 2641429i bk5: 29200a 2652769i bk6: 28480a 2643750i bk7: 28480a 2651076i bk8: 26400a 2656901i bk9: 26400a 2669362i bk10: 26880a 2666237i bk11: 26880a 2668747i bk12: 27760a 2652874i bk13: 27760a 2661478i bk14: 29044a 2639729i bk15: 29044a 2649091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.03939
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2901264 n_nop=2182350 n_act=20421 n_pre=20405 n_req=169522 n_rd=458248 n_write=219840 bw_util=0.4674
n_activity=2306517 dram_eff=0.588
bk0: 30720a 2621756i bk1: 30720a 2623227i bk2: 30720a 2601781i bk3: 30720a 2618234i bk4: 29200a 2642000i bk5: 29200a 2649636i bk6: 28480a 2646847i bk7: 28480a 2653459i bk8: 26400a 2660151i bk9: 26400a 2668886i bk10: 26400a 2668338i bk11: 26400a 2672205i bk12: 28160a 2649761i bk13: 28160a 2654684i bk14: 29044a 2636083i bk15: 29044a 2646222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=2.0444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84636, Miss = 57302, Miss_rate = 0.677, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[1]: Access = 84628, Miss = 57301, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[2]: Access = 84588, Miss = 57281, Miss_rate = 0.677, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[3]: Access = 84520, Miss = 57280, Miss_rate = 0.678, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[4]: Access = 84480, Miss = 57260, Miss_rate = 0.678, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 84520, Miss = 57260, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[6]: Access = 84640, Miss = 57300, Miss_rate = 0.677, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[7]: Access = 84640, Miss = 57300, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[8]: Access = 84568, Miss = 57261, Miss_rate = 0.677, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[9]: Access = 84528, Miss = 57261, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[10]: Access = 84528, Miss = 57261, Miss_rate = 0.677, Pending_hits = 179, Reservation_fails = 1
L2_cache_bank[11]: Access = 84568, Miss = 57261, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[12]: Access = 84668, Miss = 57301, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[13]: Access = 84668, Miss = 57301, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[14]: Access = 84548, Miss = 57261, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[15]: Access = 84508, Miss = 57261, Miss_rate = 0.678, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[16]: Access = 84548, Miss = 57281, Miss_rate = 0.677, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[17]: Access = 84588, Miss = 57281, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[18]: Access = 84628, Miss = 57301, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[19]: Access = 84608, Miss = 57301, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[20]: Access = 84528, Miss = 57281, Miss_rate = 0.678, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[21]: Access = 84528, Miss = 57281, Miss_rate = 0.678, Pending_hits = 249, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1260178
L2_total_cache_miss_rate = 0.6773
L2_total_cache_pending_hits = 4832
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 595560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 94
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 365
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.147

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46039
	minimum = 6
	maximum = 38
Network latency average = 8.34678
	minimum = 6
	maximum = 38
Slowest packet = 3630078
Flit latency average = 6.79078
	minimum = 6
	maximum = 34
Slowest flit = 10005078
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237708
	minimum = 0.0188105 (at node 0)
	maximum = 0.0282158 (at node 7)
Accepted packet rate average = 0.0237708
	minimum = 0.0188105 (at node 0)
	maximum = 0.0282158 (at node 7)
Injected flit rate average = 0.0655159
	minimum = 0.043346 (at node 0)
	maximum = 0.0868454 (at node 34)
Accepted flit rate average= 0.0655159
	minimum = 0.0603164 (at node 0)
	maximum = 0.0904746 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5338 (40 samples)
	minimum = 6 (40 samples)
	maximum = 44.9 (40 samples)
Network latency average = 8.41033 (40 samples)
	minimum = 6 (40 samples)
	maximum = 41.825 (40 samples)
Flit latency average = 6.86798 (40 samples)
	minimum = 6 (40 samples)
	maximum = 38.55 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.0238213 (40 samples)
	minimum = 0.0188511 (40 samples)
	maximum = 0.028274 (40 samples)
Accepted packet rate average = 0.0238213 (40 samples)
	minimum = 0.0188511 (40 samples)
	maximum = 0.028274 (40 samples)
Injected flit rate average = 0.0656561 (40 samples)
	minimum = 0.0434325 (40 samples)
	maximum = 0.087072 (40 samples)
Accepted flit rate average = 0.0656561 (40 samples)
	minimum = 0.0604553 (40 samples)
	maximum = 0.09067 (40 samples)
Injected packet size average = 2.7562 (40 samples)
Accepted packet size average = 2.7562 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 42 sec (3402 sec)
gpgpu_simulation_rate = 339199 (inst/sec)
gpgpu_simulation_rate = 3213 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader2: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader3: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader4: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader5: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader6: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader7: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader8: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader9: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader10: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 0 Tlb_tot_hit: 0, Tlb_tot_miss: 0, Tlb_tot_hit_rate: -nan
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader2: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader3: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader4: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader5: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader6: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader7: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader8: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader9: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader10: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 0 Tlb_invalidate: 0, Tlb_tot_evict: 0, Tlb_tot_evict page: 0
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader1: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader2: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader3: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader4: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader5: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader6: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader7: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader8: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader9: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader10: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan Page_fault: 0 Page_pending: 0
Page_talbe_tot_access: 0 Page_tot_hit: 0, Page_tot_miss 0, Page_tot_hit_rate: -nan Page_tot_fault: 0 Page_tot_pending: 0
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 0 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:   484160 	 St: 80000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(326.914246)
F:   484161----T:        0 	 St: 80200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_d2d(12455600579411968.000000)
F:   706312----T:   748735 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(28.644835)
F:   970885----T:  1009994 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(26.407158)
F:  1232144----T:  1270883 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(26.157326)
F:  1493033----T:  1532183 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(26.434841)
F:  1754333----T:  1793125 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(26.193113)
F:  2015275----T:  2054335 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(26.374071)
F:  2276485----T:  2315316 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(26.219446)
F:  2537466----T:  2576495 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.353140)
F:  2798645----T:  2837536 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.259960)
F:  3059686----T:  3098577 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.259960)
F:  3320727----T:  3359609 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.253883)
F:  3581759----T:  3620840 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.388250)
F:  3842990----T:  3881979 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.326132)
F:  4104129----T:  4143153 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.349764)
F:  4365303----T:  4404108 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.201891)
F:  4626258----T:  4665344 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.391626)
F:  4887494----T:  4926429 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.289669)
F:  5148579----T:  5187686 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.405807)
F:  5409836----T:  5448826 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.326807)
F:  5670976----T:  5710209 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.490885)
F:  5932359----T:  5971159 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.198515)
F:  6193309----T:  6232486 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.453072)
F:  6454636----T:  6493266 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.083727)
F:  6715416----T:  6754638 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.483458)
F:  6976788----T:  7015497 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.137070)
F:  7237647----T:  7276716 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.380148)
F:  7498866----T:  7537738 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.247129)
F:  7759888----T:  7798941 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.369345)
F:  8021091----T:  8059919 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.217421)
F:  8282069----T:  8321067 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.332209)
F:  8543217----T:  8582139 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.280891)
F:  8804289----T:  8843418 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.420662)
F:  9065568----T:  9104385 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.209993)
F:  9326535----T:  9365738 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.470629)
F:  9587888----T:  9626852 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.309250)
F:  9849002----T:  9888015 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.342337)
F: 10110165----T: 10148895 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.151249)
F: 10371045----T: 10410224 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.454422)
F: 10632374----T: 10671375 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.334234)
F: 10893525----T: 10932653 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.419987)
F: 10932653----T: 11416813 	 St: 80000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_d2h(326.914246)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1562491(cycle), 1055.024292(us)
Tot_kernel_exec_time_and_fault_time: 1562491(cycle), 1055.024292(us)
Tot_memcpy_h2d_time: 484160(cycle), 326.914246(us)
Tot_memcpy_d2h_time: 484160(cycle), 326.914246(us)
Tot_memcpy_time: 968320(cycle), 653.828491(us)
Tot_devicesync_time: 0(cycle), 0.000000(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 484160(cycle), 326.914246(us)
GPGPU-Sim: *** exit detected ***
