
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libuuid.so.1.3.0_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000001600 <.init>:
    1600:	stp	x29, x30, [sp, #-16]!
    1604:	mov	x29, sp
    1608:	bl	1950 <*ABS*+0x28@plt>
    160c:	ldp	x29, x30, [sp], #16
    1610:	ret

Disassembly of section .plt:

0000000000001620 <memcpy@plt-0x20>:
    1620:	stp	x16, x30, [sp, #-16]!
    1624:	adrp	x16, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1628:	ldr	x17, [x16, #4088]
    162c:	add	x16, x16, #0xff8
    1630:	br	x17
    1634:	nop
    1638:	nop
    163c:	nop

0000000000001640 <memcpy@plt>:
    1640:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1644:	ldr	x17, [x16]
    1648:	add	x16, x16, #0x0
    164c:	br	x17

0000000000001650 <strtoul@plt>:
    1650:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1654:	ldr	x17, [x16, #8]
    1658:	add	x16, x16, #0x8
    165c:	br	x17

0000000000001660 <strlen@plt>:
    1660:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1664:	ldr	x17, [x16, #16]
    1668:	add	x16, x16, #0x10
    166c:	br	x17

0000000000001670 <__cxa_finalize@plt>:
    1670:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1674:	ldr	x17, [x16, #24]
    1678:	add	x16, x16, #0x18
    167c:	br	x17

0000000000001680 <sprintf@plt>:
    1680:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1684:	ldr	x17, [x16, #32]
    1688:	add	x16, x16, #0x20
    168c:	br	x17

0000000000001690 <getuid@plt>:
    1690:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1694:	ldr	x17, [x16, #40]
    1698:	add	x16, x16, #0x28
    169c:	br	x17

00000000000016a0 <fclose@plt>:
    16a0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16a4:	ldr	x17, [x16, #48]
    16a8:	add	x16, x16, #0x30
    16ac:	br	x17

00000000000016b0 <uuid_generate_time@plt>:
    16b0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16b4:	ldr	x17, [x16, #56]
    16b8:	add	x16, x16, #0x38
    16bc:	br	x17

00000000000016c0 <getpid@plt>:
    16c0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16c4:	ldr	x17, [x16, #64]
    16c8:	add	x16, x16, #0x40
    16cc:	br	x17

00000000000016d0 <time@plt>:
    16d0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16d4:	ldr	x17, [x16, #72]
    16d8:	add	x16, x16, #0x48
    16dc:	br	x17

00000000000016e0 <open@plt>:
    16e0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16e4:	ldr	x17, [x16, #80]
    16e8:	add	x16, x16, #0x50
    16ec:	br	x17

00000000000016f0 <__isoc99_fscanf@plt>:
    16f0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    16f4:	ldr	x17, [x16, #88]
    16f8:	add	x16, x16, #0x58
    16fc:	br	x17

0000000000001700 <getppid@plt>:
    1700:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1704:	ldr	x17, [x16, #96]
    1708:	add	x16, x16, #0x60
    170c:	br	x17

0000000000001710 <flock@plt>:
    1710:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1714:	ldr	x17, [x16, #104]
    1718:	add	x16, x16, #0x68
    171c:	br	x17

0000000000001720 <memset@plt>:
    1720:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1724:	ldr	x17, [x16, #112]
    1728:	add	x16, x16, #0x70
    172c:	br	x17

0000000000001730 <fdopen@plt>:
    1730:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1734:	ldr	x17, [x16, #120]
    1738:	add	x16, x16, #0x78
    173c:	br	x17

0000000000001740 <gettimeofday@plt>:
    1740:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1744:	ldr	x17, [x16, #128]
    1748:	add	x16, x16, #0x80
    174c:	br	x17

0000000000001750 <random@plt>:
    1750:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1754:	ldr	x17, [x16, #136]
    1758:	add	x16, x16, #0x88
    175c:	br	x17

0000000000001760 <rewind@plt>:
    1760:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1764:	ldr	x17, [x16, #144]
    1768:	add	x16, x16, #0x90
    176c:	br	x17

0000000000001770 <__uuid_generate_time@plt>:
    1770:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1774:	ldr	x17, [x16, #152]
    1778:	add	x16, x16, #0x98
    177c:	br	x17

0000000000001780 <close@plt>:
    1780:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1784:	ldr	x17, [x16, #160]
    1788:	add	x16, x16, #0xa0
    178c:	br	x17

0000000000001790 <__gmon_start__@plt>:
    1790:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1794:	ldr	x17, [x16, #168]
    1798:	add	x16, x16, #0xa8
    179c:	br	x17

00000000000017a0 <write@plt>:
    17a0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17a4:	ldr	x17, [x16, #176]
    17a8:	add	x16, x16, #0xb0
    17ac:	br	x17

00000000000017b0 <access@plt>:
    17b0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17b4:	ldr	x17, [x16, #184]
    17b8:	add	x16, x16, #0xb8
    17bc:	br	x17

00000000000017c0 <memcmp@plt>:
    17c0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17c4:	ldr	x17, [x16, #192]
    17c8:	add	x16, x16, #0xc0
    17cc:	br	x17

00000000000017d0 <strcmp@plt>:
    17d0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17d4:	ldr	x17, [x16, #200]
    17d8:	add	x16, x16, #0xc8
    17dc:	br	x17

00000000000017e0 <__ctype_b_loc@plt>:
    17e0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17e4:	ldr	x17, [x16, #208]
    17e8:	add	x16, x16, #0xd0
    17ec:	br	x17

00000000000017f0 <uuid_generate_random@plt>:
    17f0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    17f4:	ldr	x17, [x16, #216]
    17f8:	add	x16, x16, #0xd8
    17fc:	br	x17

0000000000001800 <nanosleep@plt>:
    1800:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1804:	ldr	x17, [x16, #224]
    1808:	add	x16, x16, #0xe0
    180c:	br	x17

0000000000001810 <connect@plt>:
    1810:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1814:	ldr	x17, [x16, #232]
    1818:	add	x16, x16, #0xe8
    181c:	br	x17

0000000000001820 <fwrite@plt>:
    1820:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1824:	ldr	x17, [x16, #240]
    1828:	add	x16, x16, #0xf0
    182c:	br	x17

0000000000001830 <fcntl@plt>:
    1830:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1834:	ldr	x17, [x16, #248]
    1838:	add	x16, x16, #0xf8
    183c:	br	x17

0000000000001840 <socket@plt>:
    1840:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1844:	ldr	x17, [x16, #256]
    1848:	add	x16, x16, #0x100
    184c:	br	x17

0000000000001850 <fflush@plt>:
    1850:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1854:	ldr	x17, [x16, #264]
    1858:	add	x16, x16, #0x108
    185c:	br	x17

0000000000001860 <__uuid_generate_random@plt>:
    1860:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1864:	ldr	x17, [x16, #272]
    1868:	add	x16, x16, #0x110
    186c:	br	x17

0000000000001870 <read@plt>:
    1870:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1874:	ldr	x17, [x16, #280]
    1878:	add	x16, x16, #0x118
    187c:	br	x17

0000000000001880 <jrand48@plt>:
    1880:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1884:	ldr	x17, [x16, #288]
    1888:	add	x16, x16, #0x120
    188c:	br	x17

0000000000001890 <srandom@plt>:
    1890:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1894:	ldr	x17, [x16, #296]
    1898:	add	x16, x16, #0x128
    189c:	br	x17

00000000000018a0 <ftruncate@plt>:
    18a0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18a4:	ldr	x17, [x16, #304]
    18a8:	add	x16, x16, #0x130
    18ac:	br	x17

00000000000018b0 <strncpy@plt>:
    18b0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18b4:	ldr	x17, [x16, #312]
    18b8:	add	x16, x16, #0x138
    18bc:	br	x17

00000000000018c0 <getrandom@plt>:
    18c0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18c4:	ldr	x17, [x16, #320]
    18c8:	add	x16, x16, #0x140
    18cc:	br	x17

00000000000018d0 <umask@plt>:
    18d0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18d4:	ldr	x17, [x16, #328]
    18d8:	add	x16, x16, #0x148
    18dc:	br	x17

00000000000018e0 <__errno_location@plt>:
    18e0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18e4:	ldr	x17, [x16, #336]
    18e8:	add	x16, x16, #0x150
    18ec:	br	x17

00000000000018f0 <syscall@plt>:
    18f0:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    18f4:	ldr	x17, [x16, #344]
    18f8:	add	x16, x16, #0x158
    18fc:	br	x17

0000000000001900 <gettext@plt>:
    1900:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1904:	ldr	x17, [x16, #352]
    1908:	add	x16, x16, #0x160
    190c:	br	x17

0000000000001910 <fprintf@plt>:
    1910:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1914:	ldr	x17, [x16, #360]
    1918:	add	x16, x16, #0x168
    191c:	br	x17

0000000000001920 <ioctl@plt>:
    1920:	adrp	x16, 19000 <memcpy@GLIBC_2.17>
    1924:	ldr	x17, [x16, #368]
    1928:	add	x16, x16, #0x170
    192c:	br	x17

0000000000001930 <*ABS*@plt>:
    1930:	stp	x2, x3, [sp, #-16]!
    1934:	adrp	x2, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1938:	adrp	x3, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    193c:	ldr	x2, [x2, #4064]

0000000000001940 <*ABS*+0x20@plt>:
    1940:	add	x3, x3, #0xfe8
    1944:	br	x2
    1948:	nop
    194c:	nop

Disassembly of section .text:

0000000000001950 <uuid_clear@@UUID_1.0-0x190>:
    1950:	adrp	x0, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1954:	ldr	x0, [x0, #4048]
    1958:	cbz	x0, 1960 <*ABS*+0x10@plt>
    195c:	b	1790 <__gmon_start__@plt>
    1960:	ret
    1964:	stp	x29, x30, [sp, #-32]!
    1968:	mov	x29, sp
    196c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1970:	add	x0, x0, #0x220
    1974:	str	x0, [sp, #24]
    1978:	ldr	x0, [sp, #24]
    197c:	str	x0, [sp, #24]
    1980:	ldr	x1, [sp, #24]
    1984:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1988:	add	x0, x0, #0x220
    198c:	cmp	x1, x0
    1990:	b.eq	19c8 <*ABS*+0x48@plt+0x18>  // b.none
    1994:	adrp	x0, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1998:	ldr	x0, [x0, #4032]
    199c:	str	x0, [sp, #16]
    19a0:	ldr	x0, [sp, #16]
    19a4:	str	x0, [sp, #16]
    19a8:	ldr	x0, [sp, #16]
    19ac:	cmp	x0, #0x0
    19b0:	b.eq	19cc <*ABS*+0x48@plt+0x1c>  // b.none
    19b4:	ldr	x1, [sp, #16]
    19b8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    19bc:	add	x0, x0, #0x220
    19c0:	blr	x1
    19c4:	b	19cc <*ABS*+0x48@plt+0x1c>
    19c8:	nop
    19cc:	ldp	x29, x30, [sp], #32
    19d0:	ret
    19d4:	stp	x29, x30, [sp, #-48]!
    19d8:	mov	x29, sp
    19dc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    19e0:	add	x0, x0, #0x220
    19e4:	str	x0, [sp, #40]
    19e8:	ldr	x0, [sp, #40]
    19ec:	str	x0, [sp, #40]
    19f0:	ldr	x1, [sp, #40]
    19f4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    19f8:	add	x0, x0, #0x220
    19fc:	sub	x0, x1, x0
    1a00:	asr	x0, x0, #3
    1a04:	lsr	x1, x0, #63
    1a08:	add	x0, x1, x0
    1a0c:	asr	x0, x0, #1
    1a10:	str	x0, [sp, #32]
    1a14:	ldr	x0, [sp, #32]
    1a18:	cmp	x0, #0x0
    1a1c:	b.eq	1a58 <*ABS*+0x48@plt+0xa8>  // b.none
    1a20:	adrp	x0, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1a24:	ldr	x0, [x0, #4056]
    1a28:	str	x0, [sp, #24]
    1a2c:	ldr	x0, [sp, #24]
    1a30:	str	x0, [sp, #24]
    1a34:	ldr	x0, [sp, #24]
    1a38:	cmp	x0, #0x0
    1a3c:	b.eq	1a5c <*ABS*+0x48@plt+0xac>  // b.none
    1a40:	ldr	x2, [sp, #24]
    1a44:	ldr	x1, [sp, #32]
    1a48:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1a4c:	add	x0, x0, #0x220
    1a50:	blr	x2
    1a54:	b	1a5c <*ABS*+0x48@plt+0xac>
    1a58:	nop
    1a5c:	ldp	x29, x30, [sp], #48
    1a60:	ret
    1a64:	stp	x29, x30, [sp, #-16]!
    1a68:	mov	x29, sp
    1a6c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1a70:	add	x0, x0, #0x220
    1a74:	ldrb	w0, [x0]
    1a78:	and	x0, x0, #0xff
    1a7c:	cmp	x0, #0x0
    1a80:	b.ne	1abc <*ABS*+0x48@plt+0x10c>  // b.any
    1a84:	adrp	x0, 18000 <uuid_get_template@@UUID_2.31+0x14278>
    1a88:	ldr	x0, [x0, #4040]
    1a8c:	cmp	x0, #0x0
    1a90:	b.eq	1aa4 <*ABS*+0x48@plt+0xf4>  // b.none
    1a94:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1a98:	add	x0, x0, #0x208
    1a9c:	ldr	x0, [x0]
    1aa0:	bl	1670 <__cxa_finalize@plt>
    1aa4:	bl	1964 <*ABS*+0x10@plt+0x4>
    1aa8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    1aac:	add	x0, x0, #0x220
    1ab0:	mov	w1, #0x1                   	// #1
    1ab4:	strb	w1, [x0]
    1ab8:	b	1ac0 <*ABS*+0x48@plt+0x110>
    1abc:	nop
    1ac0:	ldp	x29, x30, [sp], #16
    1ac4:	ret
    1ac8:	stp	x29, x30, [sp, #-16]!
    1acc:	mov	x29, sp
    1ad0:	bl	19d4 <*ABS*+0x48@plt+0x24>
    1ad4:	nop
    1ad8:	ldp	x29, x30, [sp], #16
    1adc:	ret

0000000000001ae0 <uuid_clear@@UUID_1.0>:
    1ae0:	stp	x29, x30, [sp, #-32]!
    1ae4:	mov	x29, sp
    1ae8:	str	x0, [sp, #24]
    1aec:	mov	x2, #0x10                  	// #16
    1af0:	mov	w1, #0x0                   	// #0
    1af4:	ldr	x0, [sp, #24]
    1af8:	bl	1720 <memset@plt>
    1afc:	nop
    1b00:	ldp	x29, x30, [sp], #32
    1b04:	ret

0000000000001b08 <uuid_compare@@UUID_1.0>:
    1b08:	stp	x29, x30, [sp, #-64]!
    1b0c:	mov	x29, sp
    1b10:	str	x0, [sp, #24]
    1b14:	str	x1, [sp, #16]
    1b18:	add	x0, sp, #0x30
    1b1c:	mov	x1, x0
    1b20:	ldr	x0, [sp, #24]
    1b24:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    1b28:	add	x0, sp, #0x20
    1b2c:	mov	x1, x0
    1b30:	ldr	x0, [sp, #16]
    1b34:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    1b38:	ldr	w1, [sp, #48]
    1b3c:	ldr	w0, [sp, #32]
    1b40:	cmp	w1, w0
    1b44:	b.eq	1b68 <uuid_compare@@UUID_1.0+0x60>  // b.none
    1b48:	ldr	w1, [sp, #48]
    1b4c:	ldr	w0, [sp, #32]
    1b50:	cmp	w1, w0
    1b54:	b.cs	1b60 <uuid_compare@@UUID_1.0+0x58>  // b.hs, b.nlast
    1b58:	mov	w0, #0xffffffff            	// #-1
    1b5c:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1b60:	mov	w0, #0x1                   	// #1
    1b64:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1b68:	ldrh	w1, [sp, #52]
    1b6c:	ldrh	w0, [sp, #36]
    1b70:	cmp	w1, w0
    1b74:	b.eq	1b98 <uuid_compare@@UUID_1.0+0x90>  // b.none
    1b78:	ldrh	w1, [sp, #52]
    1b7c:	ldrh	w0, [sp, #36]
    1b80:	cmp	w1, w0
    1b84:	b.cs	1b90 <uuid_compare@@UUID_1.0+0x88>  // b.hs, b.nlast
    1b88:	mov	w0, #0xffffffff            	// #-1
    1b8c:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1b90:	mov	w0, #0x1                   	// #1
    1b94:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1b98:	ldrh	w1, [sp, #54]
    1b9c:	ldrh	w0, [sp, #38]
    1ba0:	cmp	w1, w0
    1ba4:	b.eq	1bc8 <uuid_compare@@UUID_1.0+0xc0>  // b.none
    1ba8:	ldrh	w1, [sp, #54]
    1bac:	ldrh	w0, [sp, #38]
    1bb0:	cmp	w1, w0
    1bb4:	b.cs	1bc0 <uuid_compare@@UUID_1.0+0xb8>  // b.hs, b.nlast
    1bb8:	mov	w0, #0xffffffff            	// #-1
    1bbc:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1bc0:	mov	w0, #0x1                   	// #1
    1bc4:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1bc8:	ldrh	w1, [sp, #56]
    1bcc:	ldrh	w0, [sp, #40]
    1bd0:	cmp	w1, w0
    1bd4:	b.eq	1bf8 <uuid_compare@@UUID_1.0+0xf0>  // b.none
    1bd8:	ldrh	w1, [sp, #56]
    1bdc:	ldrh	w0, [sp, #40]
    1be0:	cmp	w1, w0
    1be4:	b.cs	1bf0 <uuid_compare@@UUID_1.0+0xe8>  // b.hs, b.nlast
    1be8:	mov	w0, #0xffffffff            	// #-1
    1bec:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1bf0:	mov	w0, #0x1                   	// #1
    1bf4:	b	1c10 <uuid_compare@@UUID_1.0+0x108>
    1bf8:	add	x0, sp, #0x20
    1bfc:	add	x1, x0, #0xa
    1c00:	add	x0, sp, #0x30
    1c04:	add	x0, x0, #0xa
    1c08:	mov	x2, #0x6                   	// #6
    1c0c:	bl	17c0 <memcmp@plt>
    1c10:	ldp	x29, x30, [sp], #64
    1c14:	ret

0000000000001c18 <uuid_copy@@UUID_1.0>:
    1c18:	sub	sp, sp, #0x30
    1c1c:	str	x0, [sp, #8]
    1c20:	str	x1, [sp]
    1c24:	str	wzr, [sp, #28]
    1c28:	ldr	x0, [sp, #8]
    1c2c:	str	x0, [sp, #40]
    1c30:	ldr	x0, [sp]
    1c34:	str	x0, [sp, #32]
    1c38:	b	1c68 <uuid_copy@@UUID_1.0+0x50>
    1c3c:	ldr	x1, [sp, #32]
    1c40:	add	x0, x1, #0x1
    1c44:	str	x0, [sp, #32]
    1c48:	ldr	x0, [sp, #40]
    1c4c:	add	x2, x0, #0x1
    1c50:	str	x2, [sp, #40]
    1c54:	ldrb	w1, [x1]
    1c58:	strb	w1, [x0]
    1c5c:	ldr	w0, [sp, #28]
    1c60:	add	w0, w0, #0x1
    1c64:	str	w0, [sp, #28]
    1c68:	ldr	w0, [sp, #28]
    1c6c:	cmp	w0, #0xf
    1c70:	b.le	1c3c <uuid_copy@@UUID_1.0+0x24>
    1c74:	nop
    1c78:	nop
    1c7c:	add	sp, sp, #0x30
    1c80:	ret
    1c84:	stp	x29, x30, [sp, #-48]!
    1c88:	mov	x29, sp
    1c8c:	str	w0, [sp, #28]
    1c90:	ldr	w1, [sp, #28]
    1c94:	mov	w0, #0xde83                	// #56963
    1c98:	movk	w0, #0x431b, lsl #16
    1c9c:	umull	x0, w1, w0
    1ca0:	lsr	x0, x0, #32
    1ca4:	lsr	w0, w0, #18
    1ca8:	mov	w0, w0
    1cac:	str	x0, [sp, #32]
    1cb0:	ldr	w1, [sp, #28]
    1cb4:	mov	w0, #0xde83                	// #56963
    1cb8:	movk	w0, #0x431b, lsl #16
    1cbc:	umull	x0, w1, w0
    1cc0:	lsr	x0, x0, #32
    1cc4:	lsr	w0, w0, #18
    1cc8:	mov	w2, #0x4240                	// #16960
    1ccc:	movk	w2, #0xf, lsl #16
    1cd0:	mul	w0, w0, w2
    1cd4:	sub	w0, w1, w0
    1cd8:	mov	w1, w0
    1cdc:	mov	x0, x1
    1ce0:	lsl	x0, x0, #5
    1ce4:	sub	x0, x0, x1
    1ce8:	lsl	x0, x0, #2
    1cec:	add	x0, x0, x1
    1cf0:	lsl	x0, x0, #3
    1cf4:	str	x0, [sp, #40]
    1cf8:	add	x0, sp, #0x20
    1cfc:	mov	x1, #0x0                   	// #0
    1d00:	bl	1800 <nanosleep@plt>
    1d04:	ldp	x29, x30, [sp], #48
    1d08:	ret
    1d0c:	stp	x29, x30, [sp, #-80]!
    1d10:	mov	x29, sp
    1d14:	str	w0, [sp, #44]
    1d18:	str	x1, [sp, #32]
    1d1c:	str	x2, [sp, #24]
    1d20:	str	xzr, [sp, #72]
    1d24:	str	wzr, [sp, #68]
    1d28:	ldr	x2, [sp, #24]
    1d2c:	mov	w1, #0x0                   	// #0
    1d30:	ldr	x0, [sp, #32]
    1d34:	bl	1720 <memset@plt>
    1d38:	b	1dfc <uuid_copy@@UUID_1.0+0x1e4>
    1d3c:	ldr	x2, [sp, #24]
    1d40:	ldr	x1, [sp, #32]
    1d44:	ldr	w0, [sp, #44]
    1d48:	bl	1870 <read@plt>
    1d4c:	str	x0, [sp, #56]
    1d50:	ldr	x0, [sp, #56]
    1d54:	cmp	x0, #0x0
    1d58:	b.gt	1dc8 <uuid_copy@@UUID_1.0+0x1b0>
    1d5c:	ldr	x0, [sp, #56]
    1d60:	cmp	x0, #0x0
    1d64:	b.ge	1dac <uuid_copy@@UUID_1.0+0x194>  // b.tcont
    1d68:	bl	18e0 <__errno_location@plt>
    1d6c:	ldr	w0, [x0]
    1d70:	cmp	w0, #0xb
    1d74:	b.eq	1d88 <uuid_copy@@UUID_1.0+0x170>  // b.none
    1d78:	bl	18e0 <__errno_location@plt>
    1d7c:	ldr	w0, [x0]
    1d80:	cmp	w0, #0x4
    1d84:	b.ne	1dac <uuid_copy@@UUID_1.0+0x194>  // b.any
    1d88:	ldr	w0, [sp, #68]
    1d8c:	add	w1, w0, #0x1
    1d90:	str	w1, [sp, #68]
    1d94:	cmp	w0, #0x4
    1d98:	b.gt	1dac <uuid_copy@@UUID_1.0+0x194>
    1d9c:	mov	w0, #0xd090                	// #53392
    1da0:	movk	w0, #0x3, lsl #16
    1da4:	bl	1c84 <uuid_copy@@UUID_1.0+0x6c>
    1da8:	b	1dfc <uuid_copy@@UUID_1.0+0x1e4>
    1dac:	ldr	x0, [sp, #72]
    1db0:	cmp	x0, #0x0
    1db4:	b.eq	1dc0 <uuid_copy@@UUID_1.0+0x1a8>  // b.none
    1db8:	ldr	x0, [sp, #72]
    1dbc:	b	1e0c <uuid_copy@@UUID_1.0+0x1f4>
    1dc0:	mov	x0, #0xffffffffffffffff    	// #-1
    1dc4:	b	1e0c <uuid_copy@@UUID_1.0+0x1f4>
    1dc8:	str	wzr, [sp, #68]
    1dcc:	ldr	x0, [sp, #56]
    1dd0:	ldr	x1, [sp, #24]
    1dd4:	sub	x0, x1, x0
    1dd8:	str	x0, [sp, #24]
    1ddc:	ldr	x0, [sp, #56]
    1de0:	ldr	x1, [sp, #32]
    1de4:	add	x0, x1, x0
    1de8:	str	x0, [sp, #32]
    1dec:	ldr	x1, [sp, #72]
    1df0:	ldr	x0, [sp, #56]
    1df4:	add	x0, x1, x0
    1df8:	str	x0, [sp, #72]
    1dfc:	ldr	x0, [sp, #24]
    1e00:	cmp	x0, #0x0
    1e04:	b.ne	1d3c <uuid_copy@@UUID_1.0+0x124>  // b.any
    1e08:	ldr	x0, [sp, #72]
    1e0c:	ldp	x29, x30, [sp], #80
    1e10:	ret
    1e14:	stp	x29, x30, [sp, #-48]!
    1e18:	mov	x29, sp
    1e1c:	str	x0, [sp, #40]
    1e20:	str	x1, [sp, #32]
    1e24:	str	x2, [sp, #24]
    1e28:	ldr	x0, [sp, #24]
    1e2c:	sub	x0, x0, #0x1
    1e30:	mov	x2, x0
    1e34:	ldr	x1, [sp, #32]
    1e38:	ldr	x0, [sp, #40]
    1e3c:	bl	18b0 <strncpy@plt>
    1e40:	ldr	x0, [sp, #24]
    1e44:	sub	x0, x0, #0x1
    1e48:	ldr	x1, [sp, #40]
    1e4c:	add	x0, x1, x0
    1e50:	strb	wzr, [x0]
    1e54:	nop
    1e58:	ldp	x29, x30, [sp], #48
    1e5c:	ret
    1e60:	sub	sp, sp, #0x480
    1e64:	stp	x29, x30, [sp]
    1e68:	mov	x29, sp
    1e6c:	str	x0, [sp, #24]
    1e70:	mov	w2, #0x0                   	// #0
    1e74:	mov	w1, #0x2                   	// #2
    1e78:	mov	w0, #0x2                   	// #2
    1e7c:	bl	1840 <socket@plt>
    1e80:	str	w0, [sp, #1144]
    1e84:	ldr	w0, [sp, #1144]
    1e88:	cmp	w0, #0x0
    1e8c:	b.ge	1e98 <uuid_copy@@UUID_1.0+0x280>  // b.tcont
    1e90:	mov	w0, #0xffffffff            	// #-1
    1e94:	b	2010 <uuid_copy@@UUID_1.0+0x3f8>
    1e98:	add	x0, sp, #0x28
    1e9c:	mov	x2, #0x400                 	// #1024
    1ea0:	mov	w1, #0x0                   	// #0
    1ea4:	bl	1720 <memset@plt>
    1ea8:	mov	w0, #0x400                 	// #1024
    1eac:	str	w0, [sp, #1064]
    1eb0:	add	x0, sp, #0x28
    1eb4:	str	x0, [sp, #1072]
    1eb8:	add	x0, sp, #0x428
    1ebc:	mov	x2, x0
    1ec0:	mov	x1, #0x8912                	// #35090
    1ec4:	ldr	w0, [sp, #1144]
    1ec8:	bl	1920 <ioctl@plt>
    1ecc:	cmp	w0, #0x0
    1ed0:	b.ge	1ee4 <uuid_copy@@UUID_1.0+0x2cc>  // b.tcont
    1ed4:	ldr	w0, [sp, #1144]
    1ed8:	bl	1780 <close@plt>
    1edc:	mov	w0, #0xffffffff            	// #-1
    1ee0:	b	2010 <uuid_copy@@UUID_1.0+0x3f8>
    1ee4:	ldr	w0, [sp, #1064]
    1ee8:	str	w0, [sp, #1140]
    1eec:	str	wzr, [sp, #1148]
    1ef0:	b	1ff4 <uuid_copy@@UUID_1.0+0x3dc>
    1ef4:	ldr	x1, [sp, #1072]
    1ef8:	ldrsw	x0, [sp, #1148]
    1efc:	add	x0, x1, x0
    1f00:	str	x0, [sp, #1128]
    1f04:	ldr	x1, [sp, #1128]
    1f08:	add	x0, sp, #0x438
    1f0c:	mov	x2, #0x10                  	// #16
    1f10:	bl	18b0 <strncpy@plt>
    1f14:	add	x0, sp, #0x438
    1f18:	mov	x2, x0
    1f1c:	mov	x1, #0x8927                	// #35111
    1f20:	ldr	w0, [sp, #1144]
    1f24:	bl	1920 <ioctl@plt>
    1f28:	cmp	w0, #0x0
    1f2c:	b.lt	1fdc <uuid_copy@@UUID_1.0+0x3c4>  // b.tstop
    1f30:	add	x0, sp, #0x438
    1f34:	add	x0, x0, #0x12
    1f38:	str	x0, [sp, #1120]
    1f3c:	ldr	x0, [sp, #1120]
    1f40:	ldrb	w0, [x0]
    1f44:	cmp	w0, #0x0
    1f48:	b.ne	1fb0 <uuid_copy@@UUID_1.0+0x398>  // b.any
    1f4c:	ldr	x0, [sp, #1120]
    1f50:	add	x0, x0, #0x1
    1f54:	ldrb	w0, [x0]
    1f58:	cmp	w0, #0x0
    1f5c:	b.ne	1fb0 <uuid_copy@@UUID_1.0+0x398>  // b.any
    1f60:	ldr	x0, [sp, #1120]
    1f64:	add	x0, x0, #0x2
    1f68:	ldrb	w0, [x0]
    1f6c:	cmp	w0, #0x0
    1f70:	b.ne	1fb0 <uuid_copy@@UUID_1.0+0x398>  // b.any
    1f74:	ldr	x0, [sp, #1120]
    1f78:	add	x0, x0, #0x3
    1f7c:	ldrb	w0, [x0]
    1f80:	cmp	w0, #0x0
    1f84:	b.ne	1fb0 <uuid_copy@@UUID_1.0+0x398>  // b.any
    1f88:	ldr	x0, [sp, #1120]
    1f8c:	add	x0, x0, #0x4
    1f90:	ldrb	w0, [x0]
    1f94:	cmp	w0, #0x0
    1f98:	b.ne	1fb0 <uuid_copy@@UUID_1.0+0x398>  // b.any
    1f9c:	ldr	x0, [sp, #1120]
    1fa0:	add	x0, x0, #0x5
    1fa4:	ldrb	w0, [x0]
    1fa8:	cmp	w0, #0x0
    1fac:	b.eq	1fe4 <uuid_copy@@UUID_1.0+0x3cc>  // b.none
    1fb0:	ldr	x0, [sp, #24]
    1fb4:	cmp	x0, #0x0
    1fb8:	b.eq	1fe8 <uuid_copy@@UUID_1.0+0x3d0>  // b.none
    1fbc:	mov	x2, #0x6                   	// #6
    1fc0:	ldr	x1, [sp, #1120]
    1fc4:	ldr	x0, [sp, #24]
    1fc8:	bl	1640 <memcpy@plt>
    1fcc:	ldr	w0, [sp, #1144]
    1fd0:	bl	1780 <close@plt>
    1fd4:	mov	w0, #0x1                   	// #1
    1fd8:	b	2010 <uuid_copy@@UUID_1.0+0x3f8>
    1fdc:	nop
    1fe0:	b	1fe8 <uuid_copy@@UUID_1.0+0x3d0>
    1fe4:	nop
    1fe8:	ldr	w0, [sp, #1148]
    1fec:	add	w0, w0, #0x28
    1ff0:	str	w0, [sp, #1148]
    1ff4:	ldr	w1, [sp, #1148]
    1ff8:	ldr	w0, [sp, #1140]
    1ffc:	cmp	w1, w0
    2000:	b.lt	1ef4 <uuid_copy@@UUID_1.0+0x2dc>  // b.tstop
    2004:	ldr	w0, [sp, #1144]
    2008:	bl	1780 <close@plt>
    200c:	mov	w0, #0x0                   	// #0
    2010:	ldp	x29, x30, [sp]
    2014:	add	sp, sp, #0x480
    2018:	ret
    201c:	stp	x29, x30, [sp, #-128]!
    2020:	mov	x29, sp
    2024:	str	x0, [sp, #40]
    2028:	str	x1, [sp, #32]
    202c:	str	x2, [sp, #24]
    2030:	str	x3, [sp, #16]
    2034:	str	wzr, [sp, #124]
    2038:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    203c:	ldr	x1, [x0, #408]
    2040:	add	x0, x0, #0x198
    2044:	blr	x1
    2048:	mrs	x1, tpidr_el0
    204c:	add	x0, x1, x0
    2050:	ldr	w0, [x0]
    2054:	cmn	w0, #0x1
    2058:	b.ne	2064 <uuid_copy@@UUID_1.0+0x44c>  // b.any
    205c:	mov	w0, #0xffffffff            	// #-1
    2060:	str	w0, [sp, #124]
    2064:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2068:	ldr	x1, [x0, #408]
    206c:	add	x0, x0, #0x198
    2070:	blr	x1
    2074:	mrs	x1, tpidr_el0
    2078:	add	x0, x1, x0
    207c:	ldr	w0, [x0]
    2080:	cmn	w0, #0x2
    2084:	b.ne	21bc <uuid_copy@@UUID_1.0+0x5a4>  // b.any
    2088:	mov	w0, #0x0                   	// #0
    208c:	bl	18d0 <umask@plt>
    2090:	str	w0, [sp, #120]
    2094:	mov	w2, #0x1b0                 	// #432
    2098:	mov	w1, #0x42                  	// #66
    209c:	movk	w1, #0x8, lsl #16
    20a0:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    20a4:	add	x0, x0, #0xeb8
    20a8:	bl	16e0 <open@plt>
    20ac:	mov	w2, w0
    20b0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    20b4:	ldr	x1, [x0, #408]
    20b8:	add	x0, x0, #0x198
    20bc:	blr	x1
    20c0:	mrs	x1, tpidr_el0
    20c4:	add	x0, x1, x0
    20c8:	str	w2, [x0]
    20cc:	ldr	w0, [sp, #120]
    20d0:	bl	18d0 <umask@plt>
    20d4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    20d8:	ldr	x1, [x0, #408]
    20dc:	add	x0, x0, #0x198
    20e0:	blr	x1
    20e4:	mrs	x1, tpidr_el0
    20e8:	add	x0, x1, x0
    20ec:	ldr	w0, [x0]
    20f0:	cmn	w0, #0x1
    20f4:	b.eq	21b4 <uuid_copy@@UUID_1.0+0x59c>  // b.none
    20f8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    20fc:	ldr	x1, [x0, #408]
    2100:	add	x0, x0, #0x198
    2104:	blr	x1
    2108:	mrs	x1, tpidr_el0
    210c:	add	x0, x1, x0
    2110:	ldr	w2, [x0]
    2114:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    2118:	add	x1, x0, #0xed8
    211c:	mov	w0, w2
    2120:	bl	1730 <fdopen@plt>
    2124:	mov	x2, x0
    2128:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    212c:	ldr	x1, [x0, #424]
    2130:	add	x0, x0, #0x1a8
    2134:	blr	x1
    2138:	mrs	x1, tpidr_el0
    213c:	add	x0, x1, x0
    2140:	str	x2, [x0]
    2144:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2148:	ldr	x1, [x0, #424]
    214c:	add	x0, x0, #0x1a8
    2150:	blr	x1
    2154:	mrs	x1, tpidr_el0
    2158:	add	x0, x1, x0
    215c:	ldr	x0, [x0]
    2160:	cmp	x0, #0x0
    2164:	b.ne	21bc <uuid_copy@@UUID_1.0+0x5a4>  // b.any
    2168:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    216c:	ldr	x1, [x0, #408]
    2170:	add	x0, x0, #0x198
    2174:	blr	x1
    2178:	mrs	x1, tpidr_el0
    217c:	add	x0, x1, x0
    2180:	ldr	w0, [x0]
    2184:	bl	1780 <close@plt>
    2188:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    218c:	ldr	x1, [x0, #408]
    2190:	add	x0, x0, #0x198
    2194:	blr	x1
    2198:	mrs	x1, tpidr_el0
    219c:	add	x0, x1, x0
    21a0:	mov	w1, #0xffffffff            	// #-1
    21a4:	str	w1, [x0]
    21a8:	mov	w0, #0xffffffff            	// #-1
    21ac:	str	w0, [sp, #124]
    21b0:	b	21bc <uuid_copy@@UUID_1.0+0x5a4>
    21b4:	mov	w0, #0xffffffff            	// #-1
    21b8:	str	w0, [sp, #124]
    21bc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    21c0:	ldr	x1, [x0, #408]
    21c4:	add	x0, x0, #0x198
    21c8:	blr	x1
    21cc:	mrs	x1, tpidr_el0
    21d0:	add	x0, x1, x0
    21d4:	ldr	w0, [x0]
    21d8:	cmp	w0, #0x0
    21dc:	b.lt	22c0 <uuid_copy@@UUID_1.0+0x6a8>  // b.tstop
    21e0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    21e4:	ldr	x1, [x0, #424]
    21e8:	add	x0, x0, #0x1a8
    21ec:	blr	x1
    21f0:	mrs	x1, tpidr_el0
    21f4:	add	x0, x1, x0
    21f8:	ldr	x0, [x0]
    21fc:	bl	1760 <rewind@plt>
    2200:	b	2294 <uuid_copy@@UUID_1.0+0x67c>
    2204:	bl	18e0 <__errno_location@plt>
    2208:	ldr	w0, [x0]
    220c:	cmp	w0, #0xb
    2210:	b.eq	2294 <uuid_copy@@UUID_1.0+0x67c>  // b.none
    2214:	bl	18e0 <__errno_location@plt>
    2218:	ldr	w0, [x0]
    221c:	cmp	w0, #0x4
    2220:	b.ne	2228 <uuid_copy@@UUID_1.0+0x610>  // b.any
    2224:	b	2294 <uuid_copy@@UUID_1.0+0x67c>
    2228:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    222c:	ldr	x1, [x0, #424]
    2230:	add	x0, x0, #0x1a8
    2234:	blr	x1
    2238:	mrs	x1, tpidr_el0
    223c:	add	x0, x1, x0
    2240:	ldr	x0, [x0]
    2244:	bl	16a0 <fclose@plt>
    2248:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    224c:	ldr	x1, [x0, #408]
    2250:	add	x0, x0, #0x198
    2254:	blr	x1
    2258:	mrs	x1, tpidr_el0
    225c:	add	x0, x1, x0
    2260:	ldr	w0, [x0]
    2264:	bl	1780 <close@plt>
    2268:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    226c:	ldr	x1, [x0, #408]
    2270:	add	x0, x0, #0x198
    2274:	blr	x1
    2278:	mrs	x1, tpidr_el0
    227c:	add	x0, x1, x0
    2280:	mov	w1, #0xffffffff            	// #-1
    2284:	str	w1, [x0]
    2288:	mov	w0, #0xffffffff            	// #-1
    228c:	str	w0, [sp, #124]
    2290:	b	22c0 <uuid_copy@@UUID_1.0+0x6a8>
    2294:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2298:	ldr	x1, [x0, #408]
    229c:	add	x0, x0, #0x198
    22a0:	blr	x1
    22a4:	mrs	x1, tpidr_el0
    22a8:	add	x0, x1, x0
    22ac:	ldr	w0, [x0]
    22b0:	mov	w1, #0x2                   	// #2
    22b4:	bl	1710 <flock@plt>
    22b8:	cmp	w0, #0x0
    22bc:	b.lt	2204 <uuid_copy@@UUID_1.0+0x5ec>  // b.tstop
    22c0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    22c4:	ldr	x1, [x0, #408]
    22c8:	add	x0, x0, #0x198
    22cc:	blr	x1
    22d0:	mrs	x1, tpidr_el0
    22d4:	add	x0, x1, x0
    22d8:	ldr	w0, [x0]
    22dc:	cmp	w0, #0x0
    22e0:	b.lt	23d0 <uuid_copy@@UUID_1.0+0x7b8>  // b.tstop
    22e4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    22e8:	ldr	x1, [x0, #424]
    22ec:	add	x0, x0, #0x1a8
    22f0:	blr	x1
    22f4:	mrs	x1, tpidr_el0
    22f8:	add	x0, x1, x0
    22fc:	ldr	x6, [x0]
    2300:	add	x3, sp, #0x3c
    2304:	add	x2, sp, #0x40
    2308:	add	x1, sp, #0x48
    230c:	add	x0, sp, #0x54
    2310:	mov	x5, x3
    2314:	mov	x4, x2
    2318:	mov	x3, x1
    231c:	mov	x2, x0
    2320:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    2324:	add	x1, x0, #0xee0
    2328:	mov	x0, x6
    232c:	bl	16f0 <__isoc99_fscanf@plt>
    2330:	cmp	w0, #0x4
    2334:	b.ne	23d0 <uuid_copy@@UUID_1.0+0x7b8>  // b.any
    2338:	ldr	w0, [sp, #84]
    233c:	and	w0, w0, #0xffff
    2340:	and	w0, w0, #0x3fff
    2344:	and	w2, w0, #0xffff
    2348:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    234c:	ldr	x1, [x0, #440]
    2350:	add	x0, x0, #0x1b8
    2354:	blr	x1
    2358:	mrs	x1, tpidr_el0
    235c:	add	x0, x1, x0
    2360:	mov	w1, w2
    2364:	strh	w1, [x0]
    2368:	ldr	x0, [sp, #72]
    236c:	mov	x2, x0
    2370:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2374:	ldr	x1, [x0, #392]
    2378:	add	x0, x0, #0x188
    237c:	blr	x1
    2380:	mrs	x1, tpidr_el0
    2384:	add	x0, x1, x0
    2388:	str	x2, [x0]
    238c:	ldr	x0, [sp, #64]
    2390:	mov	x2, x0
    2394:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2398:	ldr	x1, [x0, #392]
    239c:	add	x0, x0, #0x188
    23a0:	blr	x1
    23a4:	mrs	x1, tpidr_el0
    23a8:	add	x0, x1, x0
    23ac:	str	x2, [x0, #8]
    23b0:	ldr	w1, [sp, #60]
    23b4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    23b8:	ldr	x2, [x0, #376]
    23bc:	add	x0, x0, #0x178
    23c0:	blr	x2
    23c4:	mrs	x2, tpidr_el0
    23c8:	add	x0, x2, x0
    23cc:	str	w1, [x0]
    23d0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    23d4:	ldr	x1, [x0, #392]
    23d8:	add	x0, x0, #0x188
    23dc:	blr	x1
    23e0:	mrs	x1, tpidr_el0
    23e4:	add	x0, x1, x0
    23e8:	ldr	x0, [x0]
    23ec:	cmp	x0, #0x0
    23f0:	b.ne	24dc <uuid_copy@@UUID_1.0+0x8c4>  // b.any
    23f4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    23f8:	ldr	x1, [x0, #392]
    23fc:	add	x0, x0, #0x188
    2400:	blr	x1
    2404:	mrs	x1, tpidr_el0
    2408:	add	x0, x1, x0
    240c:	ldr	x0, [x0, #8]
    2410:	cmp	x0, #0x0
    2414:	b.ne	24dc <uuid_copy@@UUID_1.0+0x8c4>  // b.any
    2418:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    241c:	ldr	x1, [x0, #440]
    2420:	add	x0, x0, #0x1b8
    2424:	blr	x1
    2428:	mrs	x1, tpidr_el0
    242c:	add	x0, x1, x0
    2430:	mov	x1, #0x2                   	// #2
    2434:	bl	411c <uuid_get_template@@UUID_2.31+0x394>
    2438:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    243c:	ldr	x1, [x0, #440]
    2440:	add	x0, x0, #0x1b8
    2444:	blr	x1
    2448:	mrs	x1, tpidr_el0
    244c:	add	x0, x1, x0
    2450:	ldrh	w0, [x0]
    2454:	and	w0, w0, #0x3fff
    2458:	and	w2, w0, #0xffff
    245c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2460:	ldr	x1, [x0, #440]
    2464:	add	x0, x0, #0x1b8
    2468:	blr	x1
    246c:	mrs	x1, tpidr_el0
    2470:	add	x0, x1, x0
    2474:	mov	w1, w2
    2478:	strh	w1, [x0]
    247c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2480:	ldr	x1, [x0, #392]
    2484:	add	x0, x0, #0x188
    2488:	blr	x1
    248c:	mrs	x1, tpidr_el0
    2490:	add	x0, x1, x0
    2494:	mov	x1, #0x0                   	// #0
    2498:	bl	1740 <gettimeofday@plt>
    249c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    24a0:	ldr	x1, [x0, #392]
    24a4:	add	x0, x0, #0x188
    24a8:	blr	x1
    24ac:	mrs	x1, tpidr_el0
    24b0:	add	x0, x1, x0
    24b4:	ldr	x0, [x0]
    24b8:	sub	x1, x0, #0x1
    24bc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    24c0:	ldr	x2, [x0, #392]
    24c4:	add	x0, x0, #0x188
    24c8:	blr	x2
    24cc:	mrs	x2, tpidr_el0
    24d0:	add	x0, x2, x0
    24d4:	str	x1, [x0]
    24d8:	b	24e0 <uuid_copy@@UUID_1.0+0x8c8>
    24dc:	nop
    24e0:	add	x0, sp, #0x58
    24e4:	mov	x1, #0x0                   	// #0
    24e8:	bl	1740 <gettimeofday@plt>
    24ec:	ldr	x1, [sp, #88]
    24f0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    24f4:	ldr	x2, [x0, #392]
    24f8:	add	x0, x0, #0x188
    24fc:	blr	x2
    2500:	mrs	x2, tpidr_el0
    2504:	add	x0, x2, x0
    2508:	ldr	x0, [x0]
    250c:	cmp	x1, x0
    2510:	b.lt	2564 <uuid_copy@@UUID_1.0+0x94c>  // b.tstop
    2514:	ldr	x1, [sp, #88]
    2518:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    251c:	ldr	x2, [x0, #392]
    2520:	add	x0, x0, #0x188
    2524:	blr	x2
    2528:	mrs	x2, tpidr_el0
    252c:	add	x0, x2, x0
    2530:	ldr	x0, [x0]
    2534:	cmp	x1, x0
    2538:	b.ne	25f0 <uuid_copy@@UUID_1.0+0x9d8>  // b.any
    253c:	ldr	x1, [sp, #96]
    2540:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2544:	ldr	x2, [x0, #392]
    2548:	add	x0, x0, #0x188
    254c:	blr	x2
    2550:	mrs	x2, tpidr_el0
    2554:	add	x0, x2, x0
    2558:	ldr	x0, [x0, #8]
    255c:	cmp	x1, x0
    2560:	b.ge	25f0 <uuid_copy@@UUID_1.0+0x9d8>  // b.tcont
    2564:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2568:	ldr	x1, [x0, #440]
    256c:	add	x0, x0, #0x1b8
    2570:	blr	x1
    2574:	mrs	x1, tpidr_el0
    2578:	add	x0, x1, x0
    257c:	ldrh	w0, [x0]
    2580:	add	w0, w0, #0x1
    2584:	and	w0, w0, #0xffff
    2588:	and	w0, w0, #0x3fff
    258c:	and	w2, w0, #0xffff
    2590:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2594:	ldr	x1, [x0, #440]
    2598:	add	x0, x0, #0x1b8
    259c:	blr	x1
    25a0:	mrs	x1, tpidr_el0
    25a4:	add	x0, x1, x0
    25a8:	mov	w1, w2
    25ac:	strh	w1, [x0]
    25b0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    25b4:	ldr	x1, [x0, #376]
    25b8:	add	x0, x0, #0x178
    25bc:	blr	x1
    25c0:	mrs	x1, tpidr_el0
    25c4:	add	x0, x1, x0
    25c8:	str	wzr, [x0]
    25cc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    25d0:	ldr	x1, [x0, #392]
    25d4:	add	x0, x0, #0x188
    25d8:	blr	x1
    25dc:	mrs	x1, tpidr_el0
    25e0:	add	x2, x1, x0
    25e4:	ldp	x0, x1, [sp, #88]
    25e8:	stp	x0, x1, [x2]
    25ec:	b	26e4 <uuid_copy@@UUID_1.0+0xacc>
    25f0:	ldr	x1, [sp, #88]
    25f4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    25f8:	ldr	x2, [x0, #392]
    25fc:	add	x0, x0, #0x188
    2600:	blr	x2
    2604:	mrs	x2, tpidr_el0
    2608:	add	x0, x2, x0
    260c:	ldr	x0, [x0]
    2610:	cmp	x1, x0
    2614:	b.ne	26a8 <uuid_copy@@UUID_1.0+0xa90>  // b.any
    2618:	ldr	x1, [sp, #96]
    261c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2620:	ldr	x2, [x0, #392]
    2624:	add	x0, x0, #0x188
    2628:	blr	x2
    262c:	mrs	x2, tpidr_el0
    2630:	add	x0, x2, x0
    2634:	ldr	x0, [x0, #8]
    2638:	cmp	x1, x0
    263c:	b.ne	26a8 <uuid_copy@@UUID_1.0+0xa90>  // b.any
    2640:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2644:	ldr	x1, [x0, #376]
    2648:	add	x0, x0, #0x178
    264c:	blr	x1
    2650:	mrs	x1, tpidr_el0
    2654:	add	x0, x1, x0
    2658:	ldr	w0, [x0]
    265c:	cmp	w0, #0x9
    2660:	b.le	2668 <uuid_copy@@UUID_1.0+0xa50>
    2664:	b	24e0 <uuid_copy@@UUID_1.0+0x8c8>
    2668:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    266c:	ldr	x1, [x0, #376]
    2670:	add	x0, x0, #0x178
    2674:	blr	x1
    2678:	mrs	x1, tpidr_el0
    267c:	add	x0, x1, x0
    2680:	ldr	w0, [x0]
    2684:	add	w1, w0, #0x1
    2688:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    268c:	ldr	x2, [x0, #376]
    2690:	add	x0, x0, #0x178
    2694:	blr	x2
    2698:	mrs	x2, tpidr_el0
    269c:	add	x0, x2, x0
    26a0:	str	w1, [x0]
    26a4:	b	26e4 <uuid_copy@@UUID_1.0+0xacc>
    26a8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    26ac:	ldr	x1, [x0, #376]
    26b0:	add	x0, x0, #0x178
    26b4:	blr	x1
    26b8:	mrs	x1, tpidr_el0
    26bc:	add	x0, x1, x0
    26c0:	str	wzr, [x0]
    26c4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    26c8:	ldr	x1, [x0, #392]
    26cc:	add	x0, x0, #0x188
    26d0:	blr	x1
    26d4:	mrs	x1, tpidr_el0
    26d8:	add	x2, x1, x0
    26dc:	ldp	x0, x1, [sp, #88]
    26e0:	stp	x0, x1, [x2]
    26e4:	ldr	x1, [sp, #96]
    26e8:	mov	x0, x1
    26ec:	lsl	x0, x0, #2
    26f0:	add	x0, x0, x1
    26f4:	lsl	x0, x0, #1
    26f8:	mov	x2, x0
    26fc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2700:	ldr	x1, [x0, #376]
    2704:	add	x0, x0, #0x178
    2708:	blr	x1
    270c:	mrs	x1, tpidr_el0
    2710:	add	x0, x1, x0
    2714:	ldr	w0, [x0]
    2718:	sxtw	x0, w0
    271c:	add	x0, x2, x0
    2720:	str	x0, [sp, #112]
    2724:	ldr	x0, [sp, #88]
    2728:	mov	x1, x0
    272c:	mov	x0, #0x9680                	// #38528
    2730:	movk	x0, #0x98, lsl #16
    2734:	mul	x0, x1, x0
    2738:	ldr	x1, [sp, #112]
    273c:	add	x0, x1, x0
    2740:	str	x0, [sp, #112]
    2744:	ldr	x1, [sp, #112]
    2748:	mov	x0, #0x4000                	// #16384
    274c:	movk	x0, #0x1381, lsl #16
    2750:	movk	x0, #0x1dd2, lsl #32
    2754:	movk	x0, #0x1b2, lsl #48
    2758:	add	x0, x1, x0
    275c:	str	x0, [sp, #112]
    2760:	ldr	x0, [sp, #16]
    2764:	cmp	x0, #0x0
    2768:	b.eq	2984 <uuid_copy@@UUID_1.0+0xd6c>  // b.none
    276c:	ldr	x0, [sp, #16]
    2770:	ldr	w0, [x0]
    2774:	cmp	w0, #0x1
    2778:	b.le	2984 <uuid_copy@@UUID_1.0+0xd6c>
    277c:	ldr	x0, [sp, #16]
    2780:	ldr	w0, [x0]
    2784:	sub	w1, w0, #0x1
    2788:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    278c:	ldr	x2, [x0, #376]
    2790:	add	x0, x0, #0x178
    2794:	blr	x2
    2798:	mrs	x2, tpidr_el0
    279c:	add	x0, x2, x0
    27a0:	ldr	w0, [x0]
    27a4:	add	w1, w1, w0
    27a8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    27ac:	ldr	x2, [x0, #376]
    27b0:	add	x0, x0, #0x178
    27b4:	blr	x2
    27b8:	mrs	x2, tpidr_el0
    27bc:	add	x0, x2, x0
    27c0:	str	w1, [x0]
    27c4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    27c8:	ldr	x1, [x0, #392]
    27cc:	add	x0, x0, #0x188
    27d0:	blr	x1
    27d4:	mrs	x1, tpidr_el0
    27d8:	add	x0, x1, x0
    27dc:	ldr	x1, [x0, #8]
    27e0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    27e4:	ldr	x2, [x0, #376]
    27e8:	add	x0, x0, #0x178
    27ec:	blr	x2
    27f0:	mrs	x2, tpidr_el0
    27f4:	add	x0, x2, x0
    27f8:	ldr	w0, [x0]
    27fc:	mov	w2, #0x6667                	// #26215
    2800:	movk	w2, #0x6666, lsl #16
    2804:	smull	x2, w0, w2
    2808:	lsr	x2, x2, #32
    280c:	asr	w2, w2, #2
    2810:	asr	w0, w0, #31
    2814:	sub	w0, w2, w0
    2818:	sxtw	x0, w0
    281c:	add	x1, x1, x0
    2820:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2824:	ldr	x2, [x0, #392]
    2828:	add	x0, x0, #0x188
    282c:	blr	x2
    2830:	mrs	x2, tpidr_el0
    2834:	add	x0, x2, x0
    2838:	str	x1, [x0, #8]
    283c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2840:	ldr	x1, [x0, #376]
    2844:	add	x0, x0, #0x178
    2848:	blr	x1
    284c:	mrs	x1, tpidr_el0
    2850:	add	x0, x1, x0
    2854:	ldr	w2, [x0]
    2858:	mov	w0, #0x6667                	// #26215
    285c:	movk	w0, #0x6666, lsl #16
    2860:	smull	x0, w2, w0
    2864:	lsr	x0, x0, #32
    2868:	asr	w1, w0, #2
    286c:	asr	w0, w2, #31
    2870:	sub	w1, w1, w0
    2874:	mov	w0, w1
    2878:	lsl	w0, w0, #2
    287c:	add	w0, w0, w1
    2880:	lsl	w0, w0, #1
    2884:	sub	w1, w2, w0
    2888:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    288c:	ldr	x2, [x0, #376]
    2890:	add	x0, x0, #0x178
    2894:	blr	x2
    2898:	mrs	x2, tpidr_el0
    289c:	add	x0, x2, x0
    28a0:	str	w1, [x0]
    28a4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    28a8:	ldr	x1, [x0, #392]
    28ac:	add	x0, x0, #0x188
    28b0:	blr	x1
    28b4:	mrs	x1, tpidr_el0
    28b8:	add	x0, x1, x0
    28bc:	ldr	x1, [x0]
    28c0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    28c4:	ldr	x2, [x0, #392]
    28c8:	add	x0, x0, #0x188
    28cc:	blr	x2
    28d0:	mrs	x2, tpidr_el0
    28d4:	add	x0, x2, x0
    28d8:	ldr	x0, [x0, #8]
    28dc:	mov	x2, #0x34db                	// #13531
    28e0:	movk	x2, #0xd7b6, lsl #16
    28e4:	movk	x2, #0xde82, lsl #32
    28e8:	movk	x2, #0x431b, lsl #48
    28ec:	smulh	x2, x0, x2
    28f0:	asr	x2, x2, #18
    28f4:	asr	x0, x0, #63
    28f8:	sub	x0, x2, x0
    28fc:	add	x1, x1, x0
    2900:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2904:	ldr	x2, [x0, #392]
    2908:	add	x0, x0, #0x188
    290c:	blr	x2
    2910:	mrs	x2, tpidr_el0
    2914:	add	x0, x2, x0
    2918:	str	x1, [x0]
    291c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2920:	ldr	x1, [x0, #392]
    2924:	add	x0, x0, #0x188
    2928:	blr	x1
    292c:	mrs	x1, tpidr_el0
    2930:	add	x0, x1, x0
    2934:	ldr	x0, [x0, #8]
    2938:	mov	x1, #0x34db                	// #13531
    293c:	movk	x1, #0xd7b6, lsl #16
    2940:	movk	x1, #0xde82, lsl #32
    2944:	movk	x1, #0x431b, lsl #48
    2948:	smulh	x1, x0, x1
    294c:	asr	x2, x1, #18
    2950:	asr	x1, x0, #63
    2954:	sub	x1, x2, x1
    2958:	mov	x2, #0x4240                	// #16960
    295c:	movk	x2, #0xf, lsl #16
    2960:	mul	x1, x1, x2
    2964:	sub	x1, x0, x1
    2968:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    296c:	ldr	x2, [x0, #392]
    2970:	add	x0, x0, #0x188
    2974:	blr	x2
    2978:	mrs	x2, tpidr_el0
    297c:	add	x0, x2, x0
    2980:	str	x1, [x0, #8]
    2984:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2988:	ldr	x1, [x0, #408]
    298c:	add	x0, x0, #0x198
    2990:	blr	x1
    2994:	mrs	x1, tpidr_el0
    2998:	add	x0, x1, x0
    299c:	ldr	w0, [x0]
    29a0:	cmp	w0, #0x0
    29a4:	b.lt	2b60 <uuid_copy@@UUID_1.0+0xf48>  // b.tstop
    29a8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    29ac:	ldr	x1, [x0, #424]
    29b0:	add	x0, x0, #0x1a8
    29b4:	blr	x1
    29b8:	mrs	x1, tpidr_el0
    29bc:	add	x0, x1, x0
    29c0:	ldr	x0, [x0]
    29c4:	bl	1760 <rewind@plt>
    29c8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    29cc:	ldr	x1, [x0, #424]
    29d0:	add	x0, x0, #0x1a8
    29d4:	blr	x1
    29d8:	mrs	x1, tpidr_el0
    29dc:	add	x0, x1, x0
    29e0:	ldr	x6, [x0]
    29e4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    29e8:	ldr	x1, [x0, #440]
    29ec:	add	x0, x0, #0x1b8
    29f0:	blr	x1
    29f4:	mrs	x1, tpidr_el0
    29f8:	add	x0, x1, x0
    29fc:	ldrh	w0, [x0]
    2a00:	mov	w7, w0
    2a04:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2a08:	ldr	x1, [x0, #392]
    2a0c:	add	x0, x0, #0x188
    2a10:	blr	x1
    2a14:	mrs	x1, tpidr_el0
    2a18:	add	x0, x1, x0
    2a1c:	ldr	x2, [x0]
    2a20:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2a24:	ldr	x1, [x0, #392]
    2a28:	add	x0, x0, #0x188
    2a2c:	blr	x1
    2a30:	mrs	x1, tpidr_el0
    2a34:	add	x0, x1, x0
    2a38:	ldr	x3, [x0, #8]
    2a3c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2a40:	ldr	x1, [x0, #376]
    2a44:	add	x0, x0, #0x178
    2a48:	blr	x1
    2a4c:	mrs	x1, tpidr_el0
    2a50:	add	x0, x1, x0
    2a54:	ldr	w0, [x0]
    2a58:	mov	w5, w0
    2a5c:	mov	x4, x3
    2a60:	mov	x3, x2
    2a64:	mov	w2, w7
    2a68:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    2a6c:	add	x1, x0, #0xf08
    2a70:	mov	x0, x6
    2a74:	bl	1910 <fprintf@plt>
    2a78:	str	w0, [sp, #108]
    2a7c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2a80:	ldr	x1, [x0, #424]
    2a84:	add	x0, x0, #0x1a8
    2a88:	blr	x1
    2a8c:	mrs	x1, tpidr_el0
    2a90:	add	x0, x1, x0
    2a94:	ldr	x0, [x0]
    2a98:	bl	1850 <fflush@plt>
    2a9c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2aa0:	ldr	x1, [x0, #408]
    2aa4:	add	x0, x0, #0x198
    2aa8:	blr	x1
    2aac:	mrs	x1, tpidr_el0
    2ab0:	add	x0, x1, x0
    2ab4:	ldr	w0, [x0]
    2ab8:	ldrsw	x1, [sp, #108]
    2abc:	bl	18a0 <ftruncate@plt>
    2ac0:	cmp	w0, #0x0
    2ac4:	b.ge	2b1c <uuid_copy@@UUID_1.0+0xf04>  // b.tcont
    2ac8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2acc:	ldr	x1, [x0, #424]
    2ad0:	add	x0, x0, #0x1a8
    2ad4:	blr	x1
    2ad8:	mrs	x1, tpidr_el0
    2adc:	add	x0, x1, x0
    2ae0:	ldr	x0, [x0]
    2ae4:	mov	x3, x0
    2ae8:	mov	x2, #0x14                  	// #20
    2aec:	mov	x1, #0x1                   	// #1
    2af0:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    2af4:	add	x0, x0, #0xf30
    2af8:	bl	1820 <fwrite@plt>
    2afc:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2b00:	ldr	x1, [x0, #424]
    2b04:	add	x0, x0, #0x1a8
    2b08:	blr	x1
    2b0c:	mrs	x1, tpidr_el0
    2b10:	add	x0, x1, x0
    2b14:	ldr	x0, [x0]
    2b18:	bl	1850 <fflush@plt>
    2b1c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2b20:	ldr	x1, [x0, #424]
    2b24:	add	x0, x0, #0x1a8
    2b28:	blr	x1
    2b2c:	mrs	x1, tpidr_el0
    2b30:	add	x0, x1, x0
    2b34:	ldr	x0, [x0]
    2b38:	bl	1760 <rewind@plt>
    2b3c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2b40:	ldr	x1, [x0, #408]
    2b44:	add	x0, x0, #0x198
    2b48:	blr	x1
    2b4c:	mrs	x1, tpidr_el0
    2b50:	add	x0, x1, x0
    2b54:	ldr	w0, [x0]
    2b58:	mov	w1, #0x8                   	// #8
    2b5c:	bl	1710 <flock@plt>
    2b60:	ldr	x0, [sp, #112]
    2b64:	lsr	x0, x0, #32
    2b68:	mov	w1, w0
    2b6c:	ldr	x0, [sp, #40]
    2b70:	str	w1, [x0]
    2b74:	ldr	x0, [sp, #112]
    2b78:	mov	w1, w0
    2b7c:	ldr	x0, [sp, #32]
    2b80:	str	w1, [x0]
    2b84:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2b88:	ldr	x1, [x0, #440]
    2b8c:	add	x0, x0, #0x1b8
    2b90:	blr	x1
    2b94:	mrs	x1, tpidr_el0
    2b98:	add	x0, x1, x0
    2b9c:	ldrh	w1, [x0]
    2ba0:	ldr	x0, [sp, #24]
    2ba4:	strh	w1, [x0]
    2ba8:	ldr	w0, [sp, #124]
    2bac:	ldp	x29, x30, [sp], #128
    2bb0:	ret
    2bb4:	stp	x29, x30, [sp, #-256]!
    2bb8:	mov	x29, sp
    2bbc:	str	w0, [sp, #44]
    2bc0:	str	x1, [sp, #32]
    2bc4:	str	x2, [sp, #24]
    2bc8:	str	wzr, [sp, #164]
    2bcc:	mov	w0, #0x10                  	// #16
    2bd0:	str	w0, [sp, #248]
    2bd4:	mov	w2, #0x0                   	// #0
    2bd8:	mov	w1, #0x1                   	// #1
    2bdc:	mov	w0, #0x1                   	// #1
    2be0:	bl	1840 <socket@plt>
    2be4:	str	w0, [sp, #244]
    2be8:	ldr	w0, [sp, #244]
    2bec:	cmp	w0, #0x0
    2bf0:	b.ge	2bfc <uuid_copy@@UUID_1.0+0xfe4>  // b.tcont
    2bf4:	mov	w0, #0xffffffff            	// #-1
    2bf8:	b	2d80 <uuid_copy@@UUID_1.0+0x1168>
    2bfc:	mov	w0, #0x1                   	// #1
    2c00:	strh	w0, [sp, #48]
    2c04:	add	x0, sp, #0x30
    2c08:	add	x3, x0, #0x2
    2c0c:	mov	x2, #0x6c                  	// #108
    2c10:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    2c14:	add	x1, x0, #0xf48
    2c18:	mov	x0, x3
    2c1c:	bl	1e14 <uuid_copy@@UUID_1.0+0x1fc>
    2c20:	add	x0, sp, #0x30
    2c24:	mov	w2, #0x6e                  	// #110
    2c28:	mov	x1, x0
    2c2c:	ldr	w0, [sp, #244]
    2c30:	bl	1810 <connect@plt>
    2c34:	cmp	w0, #0x0
    2c38:	b.lt	2d58 <uuid_copy@@UUID_1.0+0x1140>  // b.tstop
    2c3c:	ldr	w0, [sp, #44]
    2c40:	sxtb	w0, w0
    2c44:	strb	w0, [sp, #168]
    2c48:	mov	w0, #0x1                   	// #1
    2c4c:	str	w0, [sp, #252]
    2c50:	ldr	w0, [sp, #44]
    2c54:	cmp	w0, #0x4
    2c58:	b.ne	2c88 <uuid_copy@@UUID_1.0+0x1070>  // b.any
    2c5c:	add	x0, sp, #0xa8
    2c60:	add	x0, x0, #0x1
    2c64:	ldr	x1, [sp, #24]
    2c68:	ldr	w1, [x1]
    2c6c:	str	w1, [x0]
    2c70:	ldr	w0, [sp, #252]
    2c74:	add	w0, w0, #0x4
    2c78:	str	w0, [sp, #252]
    2c7c:	ldr	w0, [sp, #248]
    2c80:	add	w0, w0, #0x4
    2c84:	str	w0, [sp, #248]
    2c88:	ldrsw	x1, [sp, #252]
    2c8c:	add	x0, sp, #0xa8
    2c90:	mov	x2, x1
    2c94:	mov	x1, x0
    2c98:	ldr	w0, [sp, #244]
    2c9c:	bl	17a0 <write@plt>
    2ca0:	str	x0, [sp, #232]
    2ca4:	ldr	x0, [sp, #232]
    2ca8:	cmp	x0, #0x0
    2cac:	b.le	2d60 <uuid_copy@@UUID_1.0+0x1148>
    2cb0:	add	x0, sp, #0xa4
    2cb4:	mov	x2, #0x4                   	// #4
    2cb8:	mov	x1, x0
    2cbc:	ldr	w0, [sp, #244]
    2cc0:	bl	1d0c <uuid_copy@@UUID_1.0+0xf4>
    2cc4:	str	x0, [sp, #232]
    2cc8:	ldr	x0, [sp, #232]
    2ccc:	cmp	x0, #0x0
    2cd0:	b.lt	2d68 <uuid_copy@@UUID_1.0+0x1150>  // b.tstop
    2cd4:	ldr	w0, [sp, #164]
    2cd8:	ldr	w1, [sp, #248]
    2cdc:	cmp	w1, w0
    2ce0:	b.ne	2d70 <uuid_copy@@UUID_1.0+0x1158>  // b.any
    2ce4:	ldr	w0, [sp, #164]
    2ce8:	sxtw	x1, w0
    2cec:	add	x0, sp, #0xa8
    2cf0:	mov	x2, x1
    2cf4:	mov	x1, x0
    2cf8:	ldr	w0, [sp, #244]
    2cfc:	bl	1d0c <uuid_copy@@UUID_1.0+0xf4>
    2d00:	str	x0, [sp, #232]
    2d04:	ldr	w0, [sp, #44]
    2d08:	cmp	w0, #0x4
    2d0c:	b.ne	2d24 <uuid_copy@@UUID_1.0+0x110c>  // b.any
    2d10:	add	x0, sp, #0xa8
    2d14:	add	x0, x0, #0x10
    2d18:	ldr	x1, [sp, #24]
    2d1c:	ldr	w1, [x1]
    2d20:	str	w1, [x0]
    2d24:	ldp	x0, x1, [sp, #168]
    2d28:	ldr	x2, [sp, #32]
    2d2c:	stp	x0, x1, [x2]
    2d30:	ldr	w0, [sp, #244]
    2d34:	bl	1780 <close@plt>
    2d38:	ldrsw	x0, [sp, #248]
    2d3c:	ldr	x1, [sp, #232]
    2d40:	cmp	x1, x0
    2d44:	b.ne	2d50 <uuid_copy@@UUID_1.0+0x1138>  // b.any
    2d48:	mov	w0, #0x0                   	// #0
    2d4c:	b	2d80 <uuid_copy@@UUID_1.0+0x1168>
    2d50:	mov	w0, #0xffffffff            	// #-1
    2d54:	b	2d80 <uuid_copy@@UUID_1.0+0x1168>
    2d58:	nop
    2d5c:	b	2d74 <uuid_copy@@UUID_1.0+0x115c>
    2d60:	nop
    2d64:	b	2d74 <uuid_copy@@UUID_1.0+0x115c>
    2d68:	nop
    2d6c:	b	2d74 <uuid_copy@@UUID_1.0+0x115c>
    2d70:	nop
    2d74:	ldr	w0, [sp, #244]
    2d78:	bl	1780 <close@plt>
    2d7c:	mov	w0, #0xffffffff            	// #-1
    2d80:	ldp	x29, x30, [sp], #256
    2d84:	ret

0000000000002d88 <__uuid_generate_time@@UUIDD_PRIVATE>:
    2d88:	stp	x29, x30, [sp, #-64]!
    2d8c:	mov	x29, sp
    2d90:	str	x0, [sp, #24]
    2d94:	str	x1, [sp, #16]
    2d98:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2d9c:	add	x0, x0, #0x228
    2da0:	ldr	w0, [x0]
    2da4:	cmp	w0, #0x0
    2da8:	b.ne	2e00 <__uuid_generate_time@@UUIDD_PRIVATE+0x78>  // b.any
    2dac:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2db0:	add	x0, x0, #0x230
    2db4:	bl	1e60 <uuid_copy@@UUID_1.0+0x248>
    2db8:	cmp	w0, #0x0
    2dbc:	b.gt	2df0 <__uuid_generate_time@@UUIDD_PRIVATE+0x68>
    2dc0:	mov	x1, #0x6                   	// #6
    2dc4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2dc8:	add	x0, x0, #0x230
    2dcc:	bl	411c <uuid_get_template@@UUID_2.31+0x394>
    2dd0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2dd4:	add	x0, x0, #0x230
    2dd8:	ldrb	w0, [x0]
    2ddc:	orr	w0, w0, #0x1
    2de0:	and	w1, w0, #0xff
    2de4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2de8:	add	x0, x0, #0x230
    2dec:	strb	w1, [x0]
    2df0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2df4:	add	x0, x0, #0x228
    2df8:	mov	w1, #0x1                   	// #1
    2dfc:	str	w1, [x0]
    2e00:	add	x0, sp, #0x28
    2e04:	add	x2, x0, #0x8
    2e08:	add	x1, sp, #0x28
    2e0c:	add	x0, sp, #0x24
    2e10:	ldr	x3, [sp, #16]
    2e14:	bl	201c <uuid_copy@@UUID_1.0+0x404>
    2e18:	str	w0, [sp, #60]
    2e1c:	ldrh	w0, [sp, #48]
    2e20:	orr	w0, w0, #0xffff8000
    2e24:	and	w0, w0, #0xffff
    2e28:	strh	w0, [sp, #48]
    2e2c:	ldr	w0, [sp, #36]
    2e30:	and	w0, w0, #0xffff
    2e34:	strh	w0, [sp, #44]
    2e38:	ldr	w0, [sp, #36]
    2e3c:	lsr	w0, w0, #16
    2e40:	and	w0, w0, #0xffff
    2e44:	and	w0, w0, #0xfff
    2e48:	and	w0, w0, #0xffff
    2e4c:	orr	w0, w0, #0x1000
    2e50:	and	w0, w0, #0xffff
    2e54:	strh	w0, [sp, #46]
    2e58:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2e5c:	add	x1, x0, #0x230
    2e60:	add	x0, sp, #0x32
    2e64:	ldr	w2, [x1]
    2e68:	str	w2, [x0]
    2e6c:	ldrh	w1, [x1, #4]
    2e70:	strh	w1, [x0, #4]
    2e74:	add	x0, sp, #0x28
    2e78:	ldr	x1, [sp, #24]
    2e7c:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    2e80:	ldr	w0, [sp, #60]
    2e84:	ldp	x29, x30, [sp], #64
    2e88:	ret
    2e8c:	stp	x29, x30, [sp, #-48]!
    2e90:	mov	x29, sp
    2e94:	str	x0, [sp, #24]
    2e98:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2e9c:	ldr	x1, [x0, #456]
    2ea0:	add	x0, x0, #0x1c8
    2ea4:	blr	x1
    2ea8:	mrs	x1, tpidr_el0
    2eac:	add	x0, x1, x0
    2eb0:	ldr	w0, [x0]
    2eb4:	cmp	w0, #0x0
    2eb8:	b.le	2f10 <__uuid_generate_time@@UUIDD_PRIVATE+0x188>
    2ebc:	mov	x0, #0x0                   	// #0
    2ec0:	bl	16d0 <time@plt>
    2ec4:	str	x0, [sp, #40]
    2ec8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2ecc:	ldr	x1, [x0, #488]
    2ed0:	add	x0, x0, #0x1e8
    2ed4:	blr	x1
    2ed8:	mrs	x1, tpidr_el0
    2edc:	add	x0, x1, x0
    2ee0:	ldr	x0, [x0]
    2ee4:	add	x0, x0, #0x1
    2ee8:	ldr	x1, [sp, #40]
    2eec:	cmp	x1, x0
    2ef0:	b.le	2f10 <__uuid_generate_time@@UUIDD_PRIVATE+0x188>
    2ef4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2ef8:	ldr	x1, [x0, #456]
    2efc:	add	x0, x0, #0x1c8
    2f00:	blr	x1
    2f04:	mrs	x1, tpidr_el0
    2f08:	add	x0, x1, x0
    2f0c:	str	wzr, [x0]
    2f10:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2f14:	ldr	x1, [x0, #456]
    2f18:	add	x0, x0, #0x1c8
    2f1c:	blr	x1
    2f20:	mrs	x1, tpidr_el0
    2f24:	add	x0, x1, x0
    2f28:	ldr	w0, [x0]
    2f2c:	cmp	w0, #0x0
    2f30:	b.gt	3030 <__uuid_generate_time@@UUIDD_PRIVATE+0x2a8>
    2f34:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2f38:	ldr	x1, [x0, #456]
    2f3c:	add	x0, x0, #0x1c8
    2f40:	blr	x1
    2f44:	mrs	x1, tpidr_el0
    2f48:	add	x0, x1, x0
    2f4c:	mov	w1, #0x3e8                 	// #1000
    2f50:	str	w1, [x0]
    2f54:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2f58:	ldr	x1, [x0, #456]
    2f5c:	add	x0, x0, #0x1c8
    2f60:	blr	x1
    2f64:	mrs	x1, tpidr_el0
    2f68:	add	x0, x1, x0
    2f6c:	mov	x2, x0
    2f70:	ldr	x1, [sp, #24]
    2f74:	mov	w0, #0x4                   	// #4
    2f78:	bl	2bb4 <uuid_copy@@UUID_1.0+0xf9c>
    2f7c:	cmp	w0, #0x0
    2f80:	b.ne	3014 <__uuid_generate_time@@UUIDD_PRIVATE+0x28c>  // b.any
    2f84:	mov	x0, #0x0                   	// #0
    2f88:	bl	16d0 <time@plt>
    2f8c:	mov	x2, x0
    2f90:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2f94:	ldr	x1, [x0, #488]
    2f98:	add	x0, x0, #0x1e8
    2f9c:	blr	x1
    2fa0:	mrs	x1, tpidr_el0
    2fa4:	add	x0, x1, x0
    2fa8:	str	x2, [x0]
    2fac:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2fb0:	ldr	x1, [x0, #472]
    2fb4:	add	x0, x0, #0x1d8
    2fb8:	blr	x1
    2fbc:	mrs	x1, tpidr_el0
    2fc0:	add	x0, x1, x0
    2fc4:	mov	x1, x0
    2fc8:	ldr	x0, [sp, #24]
    2fcc:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    2fd0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2fd4:	ldr	x1, [x0, #456]
    2fd8:	add	x0, x0, #0x1c8
    2fdc:	blr	x1
    2fe0:	mrs	x1, tpidr_el0
    2fe4:	add	x0, x1, x0
    2fe8:	ldr	w0, [x0]
    2fec:	sub	w1, w0, #0x1
    2ff0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    2ff4:	ldr	x2, [x0, #456]
    2ff8:	add	x0, x0, #0x1c8
    2ffc:	blr	x2
    3000:	mrs	x2, tpidr_el0
    3004:	add	x0, x2, x0
    3008:	str	w1, [x0]
    300c:	mov	w0, #0x0                   	// #0
    3010:	b	31d0 <__uuid_generate_time@@UUIDD_PRIVATE+0x448>
    3014:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3018:	ldr	x1, [x0, #456]
    301c:	add	x0, x0, #0x1c8
    3020:	blr	x1
    3024:	mrs	x1, tpidr_el0
    3028:	add	x0, x1, x0
    302c:	str	wzr, [x0]
    3030:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3034:	ldr	x1, [x0, #456]
    3038:	add	x0, x0, #0x1c8
    303c:	blr	x1
    3040:	mrs	x1, tpidr_el0
    3044:	add	x0, x1, x0
    3048:	ldr	w0, [x0]
    304c:	cmp	w0, #0x0
    3050:	b.le	31c4 <__uuid_generate_time@@UUIDD_PRIVATE+0x43c>
    3054:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3058:	ldr	x1, [x0, #472]
    305c:	add	x0, x0, #0x1d8
    3060:	blr	x1
    3064:	mrs	x1, tpidr_el0
    3068:	add	x0, x1, x0
    306c:	ldr	w0, [x0]
    3070:	add	w1, w0, #0x1
    3074:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3078:	ldr	x2, [x0, #472]
    307c:	add	x0, x0, #0x1d8
    3080:	blr	x2
    3084:	mrs	x2, tpidr_el0
    3088:	add	x0, x2, x0
    308c:	str	w1, [x0]
    3090:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3094:	ldr	x1, [x0, #472]
    3098:	add	x0, x0, #0x1d8
    309c:	blr	x1
    30a0:	mrs	x1, tpidr_el0
    30a4:	add	x0, x1, x0
    30a8:	ldr	w0, [x0]
    30ac:	cmp	w0, #0x0
    30b0:	b.ne	3160 <__uuid_generate_time@@UUIDD_PRIVATE+0x3d8>  // b.any
    30b4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    30b8:	ldr	x1, [x0, #472]
    30bc:	add	x0, x0, #0x1d8
    30c0:	blr	x1
    30c4:	mrs	x1, tpidr_el0
    30c8:	add	x0, x1, x0
    30cc:	ldrh	w0, [x0, #4]
    30d0:	add	w0, w0, #0x1
    30d4:	and	w2, w0, #0xffff
    30d8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    30dc:	ldr	x1, [x0, #472]
    30e0:	add	x0, x0, #0x1d8
    30e4:	blr	x1
    30e8:	mrs	x1, tpidr_el0
    30ec:	add	x0, x1, x0
    30f0:	mov	w1, w2
    30f4:	strh	w1, [x0, #4]
    30f8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    30fc:	ldr	x1, [x0, #472]
    3100:	add	x0, x0, #0x1d8
    3104:	blr	x1
    3108:	mrs	x1, tpidr_el0
    310c:	add	x0, x1, x0
    3110:	ldrh	w0, [x0, #4]
    3114:	cmp	w0, #0x0
    3118:	b.ne	3160 <__uuid_generate_time@@UUIDD_PRIVATE+0x3d8>  // b.any
    311c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3120:	ldr	x1, [x0, #472]
    3124:	add	x0, x0, #0x1d8
    3128:	blr	x1
    312c:	mrs	x1, tpidr_el0
    3130:	add	x0, x1, x0
    3134:	ldrh	w0, [x0, #6]
    3138:	add	w0, w0, #0x1
    313c:	and	w2, w0, #0xffff
    3140:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3144:	ldr	x1, [x0, #472]
    3148:	add	x0, x0, #0x1d8
    314c:	blr	x1
    3150:	mrs	x1, tpidr_el0
    3154:	add	x0, x1, x0
    3158:	mov	w1, w2
    315c:	strh	w1, [x0, #6]
    3160:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3164:	ldr	x1, [x0, #456]
    3168:	add	x0, x0, #0x1c8
    316c:	blr	x1
    3170:	mrs	x1, tpidr_el0
    3174:	add	x0, x1, x0
    3178:	ldr	w0, [x0]
    317c:	sub	w1, w0, #0x1
    3180:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3184:	ldr	x2, [x0, #456]
    3188:	add	x0, x0, #0x1c8
    318c:	blr	x2
    3190:	mrs	x2, tpidr_el0
    3194:	add	x0, x2, x0
    3198:	str	w1, [x0]
    319c:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    31a0:	ldr	x1, [x0, #472]
    31a4:	add	x0, x0, #0x1d8
    31a8:	blr	x1
    31ac:	mrs	x1, tpidr_el0
    31b0:	add	x0, x1, x0
    31b4:	ldr	x1, [sp, #24]
    31b8:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    31bc:	mov	w0, #0x0                   	// #0
    31c0:	b	31d0 <__uuid_generate_time@@UUIDD_PRIVATE+0x448>
    31c4:	mov	x1, #0x0                   	// #0
    31c8:	ldr	x0, [sp, #24]
    31cc:	bl	1770 <__uuid_generate_time@plt>
    31d0:	ldp	x29, x30, [sp], #48
    31d4:	ret

00000000000031d8 <uuid_generate_time@@UUID_1.0>:
    31d8:	stp	x29, x30, [sp, #-32]!
    31dc:	mov	x29, sp
    31e0:	str	x0, [sp, #24]
    31e4:	ldr	x0, [sp, #24]
    31e8:	bl	2e8c <__uuid_generate_time@@UUIDD_PRIVATE+0x104>
    31ec:	nop
    31f0:	ldp	x29, x30, [sp], #32
    31f4:	ret

00000000000031f8 <uuid_generate_time_safe@@UUID_2.20>:
    31f8:	stp	x29, x30, [sp, #-32]!
    31fc:	mov	x29, sp
    3200:	str	x0, [sp, #24]
    3204:	ldr	x0, [sp, #24]
    3208:	bl	2e8c <__uuid_generate_time@@UUIDD_PRIVATE+0x104>
    320c:	ldp	x29, x30, [sp], #32
    3210:	ret

0000000000003214 <__uuid_generate_random@@UUIDD_PRIVATE>:
    3214:	stp	x29, x30, [sp, #-80]!
    3218:	mov	x29, sp
    321c:	str	x0, [sp, #24]
    3220:	str	x1, [sp, #16]
    3224:	ldr	x0, [sp, #16]
    3228:	cmp	x0, #0x0
    322c:	b.eq	3240 <__uuid_generate_random@@UUIDD_PRIVATE+0x2c>  // b.none
    3230:	ldr	x0, [sp, #16]
    3234:	ldr	w0, [x0]
    3238:	cmp	w0, #0x0
    323c:	b.ne	324c <__uuid_generate_random@@UUIDD_PRIVATE+0x38>  // b.any
    3240:	mov	w0, #0x1                   	// #1
    3244:	str	w0, [sp, #72]
    3248:	b	3258 <__uuid_generate_random@@UUIDD_PRIVATE+0x44>
    324c:	ldr	x0, [sp, #16]
    3250:	ldr	w0, [x0]
    3254:	str	w0, [sp, #72]
    3258:	str	wzr, [sp, #76]
    325c:	b	32dc <__uuid_generate_random@@UUIDD_PRIVATE+0xc8>
    3260:	add	x0, sp, #0x38
    3264:	mov	x1, #0x10                  	// #16
    3268:	bl	411c <uuid_get_template@@UUID_2.31+0x394>
    326c:	add	x1, sp, #0x28
    3270:	add	x0, sp, #0x38
    3274:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3278:	ldrh	w0, [sp, #48]
    327c:	sxth	w0, w0
    3280:	and	w0, w0, #0x3fff
    3284:	sxth	w0, w0
    3288:	orr	w0, w0, #0xffff8000
    328c:	sxth	w0, w0
    3290:	and	w0, w0, #0xffff
    3294:	strh	w0, [sp, #48]
    3298:	ldrh	w0, [sp, #46]
    329c:	sxth	w0, w0
    32a0:	and	w0, w0, #0xfff
    32a4:	sxth	w0, w0
    32a8:	orr	w0, w0, #0x4000
    32ac:	sxth	w0, w0
    32b0:	and	w0, w0, #0xffff
    32b4:	strh	w0, [sp, #46]
    32b8:	add	x0, sp, #0x28
    32bc:	ldr	x1, [sp, #24]
    32c0:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    32c4:	ldr	x0, [sp, #24]
    32c8:	add	x0, x0, #0x10
    32cc:	str	x0, [sp, #24]
    32d0:	ldr	w0, [sp, #76]
    32d4:	add	w0, w0, #0x1
    32d8:	str	w0, [sp, #76]
    32dc:	ldr	w1, [sp, #76]
    32e0:	ldr	w0, [sp, #72]
    32e4:	cmp	w1, w0
    32e8:	b.lt	3260 <__uuid_generate_random@@UUIDD_PRIVATE+0x4c>  // b.tstop
    32ec:	nop
    32f0:	nop
    32f4:	ldp	x29, x30, [sp], #80
    32f8:	ret

00000000000032fc <uuid_generate_random@@UUID_1.0>:
    32fc:	stp	x29, x30, [sp, #-48]!
    3300:	mov	x29, sp
    3304:	str	x0, [sp, #24]
    3308:	mov	w0, #0x1                   	// #1
    330c:	str	w0, [sp, #44]
    3310:	add	x0, sp, #0x2c
    3314:	mov	x1, x0
    3318:	ldr	x0, [sp, #24]
    331c:	bl	1860 <__uuid_generate_random@plt>
    3320:	nop
    3324:	ldp	x29, x30, [sp], #48
    3328:	ret
    332c:	stp	x29, x30, [sp, #-16]!
    3330:	mov	x29, sp
    3334:	mov	w1, #0x4                   	// #4
    3338:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    333c:	add	x0, x0, #0xf68
    3340:	bl	17b0 <access@plt>
    3344:	cmp	w0, #0x0
    3348:	b.eq	3364 <uuid_generate_random@@UUID_1.0+0x68>  // b.none
    334c:	mov	w1, #0x4                   	// #4
    3350:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    3354:	add	x0, x0, #0xf78
    3358:	bl	17b0 <access@plt>
    335c:	cmp	w0, #0x0
    3360:	b.ne	336c <uuid_generate_random@@UUID_1.0+0x70>  // b.any
    3364:	mov	w0, #0x1                   	// #1
    3368:	b	3370 <uuid_generate_random@@UUID_1.0+0x74>
    336c:	mov	w0, #0x0                   	// #0
    3370:	ldp	x29, x30, [sp], #16
    3374:	ret

0000000000003378 <uuid_generate@@UUID_1.0>:
    3378:	stp	x29, x30, [sp, #-32]!
    337c:	mov	x29, sp
    3380:	str	x0, [sp, #24]
    3384:	bl	332c <uuid_generate_random@@UUID_1.0+0x30>
    3388:	cmp	w0, #0x0
    338c:	b.eq	339c <uuid_generate@@UUID_1.0+0x24>  // b.none
    3390:	ldr	x0, [sp, #24]
    3394:	bl	17f0 <uuid_generate_random@plt>
    3398:	b	33a4 <uuid_generate@@UUID_1.0+0x2c>
    339c:	ldr	x0, [sp, #24]
    33a0:	bl	16b0 <uuid_generate_time@plt>
    33a4:	nop
    33a8:	ldp	x29, x30, [sp], #32
    33ac:	ret

00000000000033b0 <uuid_generate_md5@@UUID_2.31>:
    33b0:	stp	x29, x30, [sp, #-192]!
    33b4:	mov	x29, sp
    33b8:	str	x0, [sp, #40]
    33bc:	str	x1, [sp, #32]
    33c0:	str	x2, [sp, #24]
    33c4:	str	x3, [sp, #16]
    33c8:	add	x0, sp, #0x68
    33cc:	bl	4438 <uuid_get_template@@UUID_2.31+0x6b0>
    33d0:	add	x0, sp, #0x68
    33d4:	mov	w2, #0x10                  	// #16
    33d8:	ldr	x1, [sp, #32]
    33dc:	bl	449c <uuid_get_template@@UUID_2.31+0x714>
    33e0:	ldr	x0, [sp, #16]
    33e4:	mov	w1, w0
    33e8:	add	x0, sp, #0x68
    33ec:	mov	w2, w1
    33f0:	ldr	x1, [sp, #24]
    33f4:	bl	449c <uuid_get_template@@UUID_2.31+0x714>
    33f8:	add	x1, sp, #0x68
    33fc:	add	x0, sp, #0x58
    3400:	bl	4640 <uuid_get_template@@UUID_2.31+0x8b8>
    3404:	ldp	x0, x1, [sp, #88]
    3408:	stp	x0, x1, [sp, #72]
    340c:	add	x1, sp, #0x38
    3410:	add	x0, sp, #0x48
    3414:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3418:	ldrh	w0, [sp, #64]
    341c:	sxth	w0, w0
    3420:	and	w0, w0, #0x3fff
    3424:	sxth	w0, w0
    3428:	orr	w0, w0, #0xffff8000
    342c:	sxth	w0, w0
    3430:	and	w0, w0, #0xffff
    3434:	strh	w0, [sp, #64]
    3438:	ldrh	w0, [sp, #62]
    343c:	sxth	w0, w0
    3440:	and	w0, w0, #0xfff
    3444:	sxth	w0, w0
    3448:	orr	w0, w0, #0x3000
    344c:	sxth	w0, w0
    3450:	and	w0, w0, #0xffff
    3454:	strh	w0, [sp, #62]
    3458:	add	x0, sp, #0x38
    345c:	ldr	x1, [sp, #40]
    3460:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    3464:	nop
    3468:	ldp	x29, x30, [sp], #192
    346c:	ret

0000000000003470 <uuid_generate_sha1@@UUID_2.31>:
    3470:	stp	x29, x30, [sp, #-208]!
    3474:	mov	x29, sp
    3478:	str	x0, [sp, #40]
    347c:	str	x1, [sp, #32]
    3480:	str	x2, [sp, #24]
    3484:	str	x3, [sp, #16]
    3488:	add	x0, sp, #0x70
    348c:	bl	7abc <uuid_get_template@@UUID_2.31+0x3d34>
    3490:	add	x0, sp, #0x70
    3494:	mov	w2, #0x10                  	// #16
    3498:	ldr	x1, [sp, #32]
    349c:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    34a0:	ldr	x0, [sp, #16]
    34a4:	mov	w1, w0
    34a8:	add	x0, sp, #0x70
    34ac:	mov	w2, w1
    34b0:	ldr	x1, [sp, #24]
    34b4:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    34b8:	add	x1, sp, #0x70
    34bc:	add	x0, sp, #0x58
    34c0:	bl	7cc4 <uuid_get_template@@UUID_2.31+0x3f3c>
    34c4:	ldp	x0, x1, [sp, #88]
    34c8:	stp	x0, x1, [sp, #72]
    34cc:	add	x1, sp, #0x38
    34d0:	add	x0, sp, #0x48
    34d4:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    34d8:	ldrh	w0, [sp, #64]
    34dc:	sxth	w0, w0
    34e0:	and	w0, w0, #0x3fff
    34e4:	sxth	w0, w0
    34e8:	orr	w0, w0, #0xffff8000
    34ec:	sxth	w0, w0
    34f0:	and	w0, w0, #0xffff
    34f4:	strh	w0, [sp, #64]
    34f8:	ldrh	w0, [sp, #62]
    34fc:	sxth	w0, w0
    3500:	and	w0, w0, #0xfff
    3504:	sxth	w1, w0
    3508:	mov	w0, #0x5000                	// #20480
    350c:	orr	w0, w1, w0
    3510:	sxth	w0, w0
    3514:	and	w0, w0, #0xffff
    3518:	strh	w0, [sp, #62]
    351c:	add	x0, sp, #0x38
    3520:	ldr	x1, [sp, #40]
    3524:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    3528:	nop
    352c:	ldp	x29, x30, [sp], #208
    3530:	ret

0000000000003534 <uuid_is_null@@UUID_1.0>:
    3534:	sub	sp, sp, #0x20
    3538:	str	x0, [sp, #8]
    353c:	str	wzr, [sp, #20]
    3540:	ldr	x0, [sp, #8]
    3544:	str	x0, [sp, #24]
    3548:	b	3578 <uuid_is_null@@UUID_1.0+0x44>
    354c:	ldr	x0, [sp, #24]
    3550:	add	x1, x0, #0x1
    3554:	str	x1, [sp, #24]
    3558:	ldrb	w0, [x0]
    355c:	cmp	w0, #0x0
    3560:	b.eq	356c <uuid_is_null@@UUID_1.0+0x38>  // b.none
    3564:	mov	w0, #0x0                   	// #0
    3568:	b	3588 <uuid_is_null@@UUID_1.0+0x54>
    356c:	ldr	w0, [sp, #20]
    3570:	add	w0, w0, #0x1
    3574:	str	w0, [sp, #20]
    3578:	ldr	w0, [sp, #20]
    357c:	cmp	w0, #0xf
    3580:	b.le	354c <uuid_is_null@@UUID_1.0+0x18>
    3584:	mov	w0, #0x1                   	// #1
    3588:	add	sp, sp, #0x20
    358c:	ret
    3590:	stp	x29, x30, [sp, #-48]!
    3594:	mov	x29, sp
    3598:	str	x0, [sp, #24]
    359c:	str	x1, [sp, #16]
    35a0:	ldr	x0, [sp, #16]
    35a4:	str	x0, [sp, #40]
    35a8:	ldr	x0, [sp, #24]
    35ac:	ldr	w0, [x0]
    35b0:	str	w0, [sp, #36]
    35b4:	ldr	x0, [sp, #40]
    35b8:	add	x0, x0, #0x3
    35bc:	ldr	w1, [sp, #36]
    35c0:	and	w1, w1, #0xff
    35c4:	strb	w1, [x0]
    35c8:	ldr	w0, [sp, #36]
    35cc:	lsr	w0, w0, #8
    35d0:	str	w0, [sp, #36]
    35d4:	ldr	x0, [sp, #40]
    35d8:	add	x0, x0, #0x2
    35dc:	ldr	w1, [sp, #36]
    35e0:	and	w1, w1, #0xff
    35e4:	strb	w1, [x0]
    35e8:	ldr	w0, [sp, #36]
    35ec:	lsr	w0, w0, #8
    35f0:	str	w0, [sp, #36]
    35f4:	ldr	x0, [sp, #40]
    35f8:	add	x0, x0, #0x1
    35fc:	ldr	w1, [sp, #36]
    3600:	and	w1, w1, #0xff
    3604:	strb	w1, [x0]
    3608:	ldr	w0, [sp, #36]
    360c:	lsr	w0, w0, #8
    3610:	str	w0, [sp, #36]
    3614:	ldr	w0, [sp, #36]
    3618:	and	w1, w0, #0xff
    361c:	ldr	x0, [sp, #40]
    3620:	strb	w1, [x0]
    3624:	ldr	x0, [sp, #24]
    3628:	ldrh	w0, [x0, #4]
    362c:	str	w0, [sp, #36]
    3630:	ldr	x0, [sp, #40]
    3634:	add	x0, x0, #0x5
    3638:	ldr	w1, [sp, #36]
    363c:	and	w1, w1, #0xff
    3640:	strb	w1, [x0]
    3644:	ldr	w0, [sp, #36]
    3648:	lsr	w0, w0, #8
    364c:	str	w0, [sp, #36]
    3650:	ldr	x0, [sp, #40]
    3654:	add	x0, x0, #0x4
    3658:	ldr	w1, [sp, #36]
    365c:	and	w1, w1, #0xff
    3660:	strb	w1, [x0]
    3664:	ldr	x0, [sp, #24]
    3668:	ldrh	w0, [x0, #6]
    366c:	str	w0, [sp, #36]
    3670:	ldr	x0, [sp, #40]
    3674:	add	x0, x0, #0x7
    3678:	ldr	w1, [sp, #36]
    367c:	and	w1, w1, #0xff
    3680:	strb	w1, [x0]
    3684:	ldr	w0, [sp, #36]
    3688:	lsr	w0, w0, #8
    368c:	str	w0, [sp, #36]
    3690:	ldr	x0, [sp, #40]
    3694:	add	x0, x0, #0x6
    3698:	ldr	w1, [sp, #36]
    369c:	and	w1, w1, #0xff
    36a0:	strb	w1, [x0]
    36a4:	ldr	x0, [sp, #24]
    36a8:	ldrh	w0, [x0, #8]
    36ac:	str	w0, [sp, #36]
    36b0:	ldr	x0, [sp, #40]
    36b4:	add	x0, x0, #0x9
    36b8:	ldr	w1, [sp, #36]
    36bc:	and	w1, w1, #0xff
    36c0:	strb	w1, [x0]
    36c4:	ldr	w0, [sp, #36]
    36c8:	lsr	w0, w0, #8
    36cc:	str	w0, [sp, #36]
    36d0:	ldr	x0, [sp, #40]
    36d4:	add	x0, x0, #0x8
    36d8:	ldr	w1, [sp, #36]
    36dc:	and	w1, w1, #0xff
    36e0:	strb	w1, [x0]
    36e4:	ldr	x0, [sp, #40]
    36e8:	add	x3, x0, #0xa
    36ec:	ldr	x0, [sp, #24]
    36f0:	add	x0, x0, #0xa
    36f4:	mov	x2, #0x6                   	// #6
    36f8:	mov	x1, x0
    36fc:	mov	x0, x3
    3700:	bl	1640 <memcpy@plt>
    3704:	nop
    3708:	ldp	x29, x30, [sp], #48
    370c:	ret

0000000000003710 <uuid_parse@@UUID_1.0>:
    3710:	stp	x29, x30, [sp, #-80]!
    3714:	mov	x29, sp
    3718:	str	x0, [sp, #24]
    371c:	str	x1, [sp, #16]
    3720:	ldr	x0, [sp, #24]
    3724:	bl	1660 <strlen@plt>
    3728:	cmp	x0, #0x24
    372c:	b.eq	3738 <uuid_parse@@UUID_1.0+0x28>  // b.none
    3730:	mov	w0, #0xffffffff            	// #-1
    3734:	b	3900 <uuid_parse@@UUID_1.0+0x1f0>
    3738:	str	wzr, [sp, #76]
    373c:	ldr	x0, [sp, #24]
    3740:	str	x0, [sp, #64]
    3744:	b	3804 <uuid_parse@@UUID_1.0+0xf4>
    3748:	ldr	w0, [sp, #76]
    374c:	cmp	w0, #0x8
    3750:	b.eq	3778 <uuid_parse@@UUID_1.0+0x68>  // b.none
    3754:	ldr	w0, [sp, #76]
    3758:	cmp	w0, #0xd
    375c:	b.eq	3778 <uuid_parse@@UUID_1.0+0x68>  // b.none
    3760:	ldr	w0, [sp, #76]
    3764:	cmp	w0, #0x12
    3768:	b.eq	3778 <uuid_parse@@UUID_1.0+0x68>  // b.none
    376c:	ldr	w0, [sp, #76]
    3770:	cmp	w0, #0x17
    3774:	b.ne	3790 <uuid_parse@@UUID_1.0+0x80>  // b.any
    3778:	ldr	x0, [sp, #64]
    377c:	ldrsb	w0, [x0]
    3780:	cmp	w0, #0x2d
    3784:	b.eq	37e0 <uuid_parse@@UUID_1.0+0xd0>  // b.none
    3788:	mov	w0, #0xffffffff            	// #-1
    378c:	b	3900 <uuid_parse@@UUID_1.0+0x1f0>
    3790:	ldr	w0, [sp, #76]
    3794:	cmp	w0, #0x24
    3798:	b.ne	37ac <uuid_parse@@UUID_1.0+0x9c>  // b.any
    379c:	ldr	x0, [sp, #64]
    37a0:	ldrsb	w0, [x0]
    37a4:	cmp	w0, #0x0
    37a8:	b.eq	37e8 <uuid_parse@@UUID_1.0+0xd8>  // b.none
    37ac:	bl	17e0 <__ctype_b_loc@plt>
    37b0:	ldr	x1, [x0]
    37b4:	ldr	x0, [sp, #64]
    37b8:	ldrsb	w0, [x0]
    37bc:	sxtb	x0, w0
    37c0:	lsl	x0, x0, #1
    37c4:	add	x0, x1, x0
    37c8:	ldrh	w0, [x0]
    37cc:	and	w0, w0, #0x1000
    37d0:	cmp	w0, #0x0
    37d4:	b.ne	37ec <uuid_parse@@UUID_1.0+0xdc>  // b.any
    37d8:	mov	w0, #0xffffffff            	// #-1
    37dc:	b	3900 <uuid_parse@@UUID_1.0+0x1f0>
    37e0:	nop
    37e4:	b	37ec <uuid_parse@@UUID_1.0+0xdc>
    37e8:	nop
    37ec:	ldr	w0, [sp, #76]
    37f0:	add	w0, w0, #0x1
    37f4:	str	w0, [sp, #76]
    37f8:	ldr	x0, [sp, #64]
    37fc:	add	x0, x0, #0x1
    3800:	str	x0, [sp, #64]
    3804:	ldr	w0, [sp, #76]
    3808:	cmp	w0, #0x24
    380c:	b.le	3748 <uuid_parse@@UUID_1.0+0x38>
    3810:	mov	w2, #0x10                  	// #16
    3814:	mov	x1, #0x0                   	// #0
    3818:	ldr	x0, [sp, #24]
    381c:	bl	1650 <strtoul@plt>
    3820:	str	w0, [sp, #48]
    3824:	ldr	x0, [sp, #24]
    3828:	add	x0, x0, #0x9
    382c:	mov	w2, #0x10                  	// #16
    3830:	mov	x1, #0x0                   	// #0
    3834:	bl	1650 <strtoul@plt>
    3838:	and	w0, w0, #0xffff
    383c:	strh	w0, [sp, #52]
    3840:	ldr	x0, [sp, #24]
    3844:	add	x0, x0, #0xe
    3848:	mov	w2, #0x10                  	// #16
    384c:	mov	x1, #0x0                   	// #0
    3850:	bl	1650 <strtoul@plt>
    3854:	and	w0, w0, #0xffff
    3858:	strh	w0, [sp, #54]
    385c:	ldr	x0, [sp, #24]
    3860:	add	x0, x0, #0x13
    3864:	mov	w2, #0x10                  	// #16
    3868:	mov	x1, #0x0                   	// #0
    386c:	bl	1650 <strtoul@plt>
    3870:	and	w0, w0, #0xffff
    3874:	strh	w0, [sp, #56]
    3878:	ldr	x0, [sp, #24]
    387c:	add	x0, x0, #0x18
    3880:	str	x0, [sp, #64]
    3884:	strb	wzr, [sp, #42]
    3888:	str	wzr, [sp, #76]
    388c:	b	38e4 <uuid_parse@@UUID_1.0+0x1d4>
    3890:	ldr	x0, [sp, #64]
    3894:	add	x1, x0, #0x1
    3898:	str	x1, [sp, #64]
    389c:	ldrsb	w0, [x0]
    38a0:	strb	w0, [sp, #40]
    38a4:	ldr	x0, [sp, #64]
    38a8:	add	x1, x0, #0x1
    38ac:	str	x1, [sp, #64]
    38b0:	ldrsb	w0, [x0]
    38b4:	strb	w0, [sp, #41]
    38b8:	add	x0, sp, #0x28
    38bc:	mov	w2, #0x10                  	// #16
    38c0:	mov	x1, #0x0                   	// #0
    38c4:	bl	1650 <strtoul@plt>
    38c8:	and	w2, w0, #0xff
    38cc:	ldrsw	x0, [sp, #76]
    38d0:	add	x1, sp, #0x3a
    38d4:	strb	w2, [x1, x0]
    38d8:	ldr	w0, [sp, #76]
    38dc:	add	w0, w0, #0x1
    38e0:	str	w0, [sp, #76]
    38e4:	ldr	w0, [sp, #76]
    38e8:	cmp	w0, #0x5
    38ec:	b.le	3890 <uuid_parse@@UUID_1.0+0x180>
    38f0:	add	x0, sp, #0x30
    38f4:	ldr	x1, [sp, #16]
    38f8:	bl	3590 <uuid_is_null@@UUID_1.0+0x5c>
    38fc:	mov	w0, #0x0                   	// #0
    3900:	ldp	x29, x30, [sp], #80
    3904:	ret
    3908:	stp	x29, x30, [sp, #-48]!
    390c:	mov	x29, sp
    3910:	str	x0, [sp, #24]
    3914:	str	x1, [sp, #16]
    3918:	ldr	x0, [sp, #24]
    391c:	str	x0, [sp, #40]
    3920:	ldr	x0, [sp, #40]
    3924:	add	x1, x0, #0x1
    3928:	str	x1, [sp, #40]
    392c:	ldrb	w0, [x0]
    3930:	str	w0, [sp, #36]
    3934:	ldr	w0, [sp, #36]
    3938:	lsl	w1, w0, #8
    393c:	ldr	x0, [sp, #40]
    3940:	add	x2, x0, #0x1
    3944:	str	x2, [sp, #40]
    3948:	ldrb	w0, [x0]
    394c:	orr	w0, w1, w0
    3950:	str	w0, [sp, #36]
    3954:	ldr	w0, [sp, #36]
    3958:	lsl	w1, w0, #8
    395c:	ldr	x0, [sp, #40]
    3960:	add	x2, x0, #0x1
    3964:	str	x2, [sp, #40]
    3968:	ldrb	w0, [x0]
    396c:	orr	w0, w1, w0
    3970:	str	w0, [sp, #36]
    3974:	ldr	w0, [sp, #36]
    3978:	lsl	w1, w0, #8
    397c:	ldr	x0, [sp, #40]
    3980:	add	x2, x0, #0x1
    3984:	str	x2, [sp, #40]
    3988:	ldrb	w0, [x0]
    398c:	orr	w0, w1, w0
    3990:	str	w0, [sp, #36]
    3994:	ldr	x0, [sp, #16]
    3998:	ldr	w1, [sp, #36]
    399c:	str	w1, [x0]
    39a0:	ldr	x0, [sp, #40]
    39a4:	add	x1, x0, #0x1
    39a8:	str	x1, [sp, #40]
    39ac:	ldrb	w0, [x0]
    39b0:	str	w0, [sp, #36]
    39b4:	ldr	w0, [sp, #36]
    39b8:	lsl	w1, w0, #8
    39bc:	ldr	x0, [sp, #40]
    39c0:	add	x2, x0, #0x1
    39c4:	str	x2, [sp, #40]
    39c8:	ldrb	w0, [x0]
    39cc:	orr	w0, w1, w0
    39d0:	str	w0, [sp, #36]
    39d4:	ldr	w0, [sp, #36]
    39d8:	and	w1, w0, #0xffff
    39dc:	ldr	x0, [sp, #16]
    39e0:	strh	w1, [x0, #4]
    39e4:	ldr	x0, [sp, #40]
    39e8:	add	x1, x0, #0x1
    39ec:	str	x1, [sp, #40]
    39f0:	ldrb	w0, [x0]
    39f4:	str	w0, [sp, #36]
    39f8:	ldr	w0, [sp, #36]
    39fc:	lsl	w1, w0, #8
    3a00:	ldr	x0, [sp, #40]
    3a04:	add	x2, x0, #0x1
    3a08:	str	x2, [sp, #40]
    3a0c:	ldrb	w0, [x0]
    3a10:	orr	w0, w1, w0
    3a14:	str	w0, [sp, #36]
    3a18:	ldr	w0, [sp, #36]
    3a1c:	and	w1, w0, #0xffff
    3a20:	ldr	x0, [sp, #16]
    3a24:	strh	w1, [x0, #6]
    3a28:	ldr	x0, [sp, #40]
    3a2c:	add	x1, x0, #0x1
    3a30:	str	x1, [sp, #40]
    3a34:	ldrb	w0, [x0]
    3a38:	str	w0, [sp, #36]
    3a3c:	ldr	w0, [sp, #36]
    3a40:	lsl	w1, w0, #8
    3a44:	ldr	x0, [sp, #40]
    3a48:	add	x2, x0, #0x1
    3a4c:	str	x2, [sp, #40]
    3a50:	ldrb	w0, [x0]
    3a54:	orr	w0, w1, w0
    3a58:	str	w0, [sp, #36]
    3a5c:	ldr	w0, [sp, #36]
    3a60:	and	w1, w0, #0xffff
    3a64:	ldr	x0, [sp, #16]
    3a68:	strh	w1, [x0, #8]
    3a6c:	ldr	x0, [sp, #16]
    3a70:	add	x0, x0, #0xa
    3a74:	mov	x2, #0x6                   	// #6
    3a78:	ldr	x1, [sp, #40]
    3a7c:	bl	1640 <memcpy@plt>
    3a80:	nop
    3a84:	ldp	x29, x30, [sp], #48
    3a88:	ret
    3a8c:	sub	sp, sp, #0x70
    3a90:	stp	x29, x30, [sp, #48]
    3a94:	add	x29, sp, #0x30
    3a98:	str	x0, [sp, #88]
    3a9c:	str	x1, [sp, #80]
    3aa0:	str	x2, [sp, #72]
    3aa4:	add	x0, sp, #0x60
    3aa8:	mov	x1, x0
    3aac:	ldr	x0, [sp, #88]
    3ab0:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3ab4:	ldr	w1, [sp, #96]
    3ab8:	ldrh	w0, [sp, #100]
    3abc:	mov	w8, w0
    3ac0:	ldrh	w0, [sp, #102]
    3ac4:	mov	w9, w0
    3ac8:	ldrh	w0, [sp, #104]
    3acc:	lsr	w0, w0, #8
    3ad0:	and	w0, w0, #0xffff
    3ad4:	mov	w10, w0
    3ad8:	ldrh	w0, [sp, #104]
    3adc:	and	w0, w0, #0xff
    3ae0:	ldrb	w2, [sp, #106]
    3ae4:	mov	w7, w2
    3ae8:	ldrb	w2, [sp, #107]
    3aec:	ldrb	w3, [sp, #108]
    3af0:	ldrb	w4, [sp, #109]
    3af4:	ldrb	w5, [sp, #110]
    3af8:	ldrb	w6, [sp, #111]
    3afc:	str	w6, [sp, #32]
    3b00:	str	w5, [sp, #24]
    3b04:	str	w4, [sp, #16]
    3b08:	str	w3, [sp, #8]
    3b0c:	str	w2, [sp]
    3b10:	mov	w6, w0
    3b14:	mov	w5, w10
    3b18:	mov	w4, w9
    3b1c:	mov	w3, w8
    3b20:	mov	w2, w1
    3b24:	ldr	x1, [sp, #72]
    3b28:	ldr	x0, [sp, #80]
    3b2c:	bl	1680 <sprintf@plt>
    3b30:	nop
    3b34:	ldp	x29, x30, [sp, #48]
    3b38:	add	sp, sp, #0x70
    3b3c:	ret

0000000000003b40 <uuid_unparse_lower@@UUID_1.0>:
    3b40:	stp	x29, x30, [sp, #-32]!
    3b44:	mov	x29, sp
    3b48:	str	x0, [sp, #24]
    3b4c:	str	x1, [sp, #16]
    3b50:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3b54:	add	x0, x0, #0x210
    3b58:	ldr	x0, [x0]
    3b5c:	mov	x2, x0
    3b60:	ldr	x1, [sp, #16]
    3b64:	ldr	x0, [sp, #24]
    3b68:	bl	3a8c <uuid_parse@@UUID_1.0+0x37c>
    3b6c:	nop
    3b70:	ldp	x29, x30, [sp], #32
    3b74:	ret

0000000000003b78 <uuid_unparse_upper@@UUID_1.0>:
    3b78:	stp	x29, x30, [sp, #-32]!
    3b7c:	mov	x29, sp
    3b80:	str	x0, [sp, #24]
    3b84:	str	x1, [sp, #16]
    3b88:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3b8c:	add	x0, x0, #0x218
    3b90:	ldr	x0, [x0]
    3b94:	mov	x2, x0
    3b98:	ldr	x1, [sp, #16]
    3b9c:	ldr	x0, [sp, #24]
    3ba0:	bl	3a8c <uuid_parse@@UUID_1.0+0x37c>
    3ba4:	nop
    3ba8:	ldp	x29, x30, [sp], #32
    3bac:	ret

0000000000003bb0 <uuid_unparse@@UUID_1.0>:
    3bb0:	stp	x29, x30, [sp, #-32]!
    3bb4:	mov	x29, sp
    3bb8:	str	x0, [sp, #24]
    3bbc:	str	x1, [sp, #16]
    3bc0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3bc4:	add	x0, x0, #0x210
    3bc8:	ldr	x0, [x0]
    3bcc:	mov	x2, x0
    3bd0:	ldr	x1, [sp, #16]
    3bd4:	ldr	x0, [sp, #24]
    3bd8:	bl	3a8c <uuid_parse@@UUID_1.0+0x37c>
    3bdc:	nop
    3be0:	ldp	x29, x30, [sp], #32
    3be4:	ret

0000000000003be8 <uuid_time@@UUID_1.0>:
    3be8:	stp	x29, x30, [sp, #-80]!
    3bec:	mov	x29, sp
    3bf0:	str	x0, [sp, #24]
    3bf4:	str	x1, [sp, #16]
    3bf8:	add	x0, sp, #0x20
    3bfc:	mov	x1, x0
    3c00:	ldr	x0, [sp, #24]
    3c04:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3c08:	ldrh	w0, [sp, #36]
    3c0c:	mov	w1, w0
    3c10:	ldrh	w0, [sp, #38]
    3c14:	lsl	w0, w0, #16
    3c18:	and	w0, w0, #0xfff0000
    3c1c:	orr	w0, w1, w0
    3c20:	str	w0, [sp, #76]
    3c24:	ldr	w0, [sp, #32]
    3c28:	mov	w1, w0
    3c2c:	ldr	w0, [sp, #76]
    3c30:	lsl	x0, x0, #32
    3c34:	orr	x0, x1, x0
    3c38:	str	x0, [sp, #64]
    3c3c:	ldr	x1, [sp, #64]
    3c40:	mov	x0, #0xc000                	// #49152
    3c44:	movk	x0, #0xec7e, lsl #16
    3c48:	movk	x0, #0xe22d, lsl #32
    3c4c:	movk	x0, #0xfe4d, lsl #48
    3c50:	add	x0, x1, x0
    3c54:	str	x0, [sp, #64]
    3c58:	ldr	x1, [sp, #64]
    3c5c:	mov	x0, #0x42bd                	// #17085
    3c60:	movk	x0, #0xe57a, lsl #16
    3c64:	movk	x0, #0x94d5, lsl #32
    3c68:	movk	x0, #0xd6bf, lsl #48
    3c6c:	umulh	x0, x1, x0
    3c70:	lsr	x0, x0, #23
    3c74:	str	x0, [sp, #48]
    3c78:	ldr	x1, [sp, #64]
    3c7c:	mov	x0, #0x42bd                	// #17085
    3c80:	movk	x0, #0xe57a, lsl #16
    3c84:	movk	x0, #0x94d5, lsl #32
    3c88:	movk	x0, #0xd6bf, lsl #48
    3c8c:	umulh	x0, x1, x0
    3c90:	lsr	x0, x0, #23
    3c94:	mov	x2, #0x9680                	// #38528
    3c98:	movk	x2, #0x98, lsl #16
    3c9c:	mul	x0, x0, x2
    3ca0:	sub	x0, x1, x0
    3ca4:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
    3ca8:	movk	x1, #0xcccd
    3cac:	umulh	x0, x0, x1
    3cb0:	lsr	x0, x0, #3
    3cb4:	str	x0, [sp, #56]
    3cb8:	ldr	x0, [sp, #16]
    3cbc:	cmp	x0, #0x0
    3cc0:	b.eq	3cd0 <uuid_time@@UUID_1.0+0xe8>  // b.none
    3cc4:	ldr	x2, [sp, #16]
    3cc8:	ldp	x0, x1, [sp, #48]
    3ccc:	stp	x0, x1, [x2]
    3cd0:	ldr	x0, [sp, #48]
    3cd4:	ldp	x29, x30, [sp], #80
    3cd8:	ret

0000000000003cdc <uuid_type@@UUID_1.0>:
    3cdc:	stp	x29, x30, [sp, #-48]!
    3ce0:	mov	x29, sp
    3ce4:	str	x0, [sp, #24]
    3ce8:	add	x0, sp, #0x20
    3cec:	mov	x1, x0
    3cf0:	ldr	x0, [sp, #24]
    3cf4:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3cf8:	ldrh	w0, [sp, #38]
    3cfc:	lsr	w0, w0, #12
    3d00:	and	w0, w0, #0xffff
    3d04:	and	w0, w0, #0xf
    3d08:	ldp	x29, x30, [sp], #48
    3d0c:	ret

0000000000003d10 <uuid_variant@@UUID_1.0>:
    3d10:	stp	x29, x30, [sp, #-64]!
    3d14:	mov	x29, sp
    3d18:	str	x0, [sp, #24]
    3d1c:	add	x0, sp, #0x28
    3d20:	mov	x1, x0
    3d24:	ldr	x0, [sp, #24]
    3d28:	bl	3908 <uuid_parse@@UUID_1.0+0x1f8>
    3d2c:	ldrh	w0, [sp, #48]
    3d30:	str	w0, [sp, #60]
    3d34:	ldr	w0, [sp, #60]
    3d38:	and	w0, w0, #0x8000
    3d3c:	cmp	w0, #0x0
    3d40:	b.ne	3d4c <uuid_variant@@UUID_1.0+0x3c>  // b.any
    3d44:	mov	w0, #0x0                   	// #0
    3d48:	b	3d80 <uuid_variant@@UUID_1.0+0x70>
    3d4c:	ldr	w0, [sp, #60]
    3d50:	and	w0, w0, #0x4000
    3d54:	cmp	w0, #0x0
    3d58:	b.ne	3d64 <uuid_variant@@UUID_1.0+0x54>  // b.any
    3d5c:	mov	w0, #0x1                   	// #1
    3d60:	b	3d80 <uuid_variant@@UUID_1.0+0x70>
    3d64:	ldr	w0, [sp, #60]
    3d68:	and	w0, w0, #0x2000
    3d6c:	cmp	w0, #0x0
    3d70:	b.ne	3d7c <uuid_variant@@UUID_1.0+0x6c>  // b.any
    3d74:	mov	w0, #0x2                   	// #2
    3d78:	b	3d80 <uuid_variant@@UUID_1.0+0x70>
    3d7c:	mov	w0, #0x3                   	// #3
    3d80:	ldp	x29, x30, [sp], #64
    3d84:	ret

0000000000003d88 <uuid_get_template@@UUID_2.31>:
    3d88:	stp	x29, x30, [sp, #-32]!
    3d8c:	mov	x29, sp
    3d90:	str	x0, [sp, #24]
    3d94:	ldr	x0, [sp, #24]
    3d98:	cmp	x0, #0x0
    3d9c:	b.eq	3db0 <uuid_get_template@@UUID_2.31+0x28>  // b.none
    3da0:	ldr	x0, [sp, #24]
    3da4:	ldrsb	w0, [x0]
    3da8:	cmp	w0, #0x0
    3dac:	b.ne	3db8 <uuid_get_template@@UUID_2.31+0x30>  // b.any
    3db0:	mov	x0, #0x0                   	// #0
    3db4:	b	3e64 <uuid_get_template@@UUID_2.31+0xdc>
    3db8:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3dbc:	add	x1, x0, #0x38
    3dc0:	ldr	x0, [sp, #24]
    3dc4:	bl	17d0 <strcmp@plt>
    3dc8:	cmp	w0, #0x0
    3dcc:	b.ne	3ddc <uuid_get_template@@UUID_2.31+0x54>  // b.any
    3dd0:	adrp	x0, 7000 <uuid_get_template@@UUID_2.31+0x3278>
    3dd4:	add	x0, x0, #0xff8
    3dd8:	b	3e64 <uuid_get_template@@UUID_2.31+0xdc>
    3ddc:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3de0:	add	x1, x0, #0x40
    3de4:	ldr	x0, [sp, #24]
    3de8:	bl	17d0 <strcmp@plt>
    3dec:	cmp	w0, #0x0
    3df0:	b.ne	3e00 <uuid_get_template@@UUID_2.31+0x78>  // b.any
    3df4:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3df8:	add	x0, x0, #0x8
    3dfc:	b	3e64 <uuid_get_template@@UUID_2.31+0xdc>
    3e00:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3e04:	add	x1, x0, #0x48
    3e08:	ldr	x0, [sp, #24]
    3e0c:	bl	17d0 <strcmp@plt>
    3e10:	cmp	w0, #0x0
    3e14:	b.ne	3e24 <uuid_get_template@@UUID_2.31+0x9c>  // b.any
    3e18:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3e1c:	add	x0, x0, #0x18
    3e20:	b	3e64 <uuid_get_template@@UUID_2.31+0xdc>
    3e24:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3e28:	add	x1, x0, #0x50
    3e2c:	ldr	x0, [sp, #24]
    3e30:	bl	17d0 <strcmp@plt>
    3e34:	cmp	w0, #0x0
    3e38:	b.eq	3e54 <uuid_get_template@@UUID_2.31+0xcc>  // b.none
    3e3c:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3e40:	add	x1, x0, #0x58
    3e44:	ldr	x0, [sp, #24]
    3e48:	bl	17d0 <strcmp@plt>
    3e4c:	cmp	w0, #0x0
    3e50:	b.ne	3e60 <uuid_get_template@@UUID_2.31+0xd8>  // b.any
    3e54:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    3e58:	add	x0, x0, #0x28
    3e5c:	b	3e64 <uuid_get_template@@UUID_2.31+0xdc>
    3e60:	mov	x0, #0x0                   	// #0
    3e64:	ldp	x29, x30, [sp], #32
    3e68:	ret
    3e6c:	stp	x29, x30, [sp, #-48]!
    3e70:	mov	x29, sp
    3e74:	str	w0, [sp, #28]
    3e78:	ldr	w1, [sp, #28]
    3e7c:	mov	w0, #0xde83                	// #56963
    3e80:	movk	w0, #0x431b, lsl #16
    3e84:	umull	x0, w1, w0
    3e88:	lsr	x0, x0, #32
    3e8c:	lsr	w0, w0, #18
    3e90:	mov	w0, w0
    3e94:	str	x0, [sp, #32]
    3e98:	ldr	w1, [sp, #28]
    3e9c:	mov	w0, #0xde83                	// #56963
    3ea0:	movk	w0, #0x431b, lsl #16
    3ea4:	umull	x0, w1, w0
    3ea8:	lsr	x0, x0, #32
    3eac:	lsr	w0, w0, #18
    3eb0:	mov	w2, #0x4240                	// #16960
    3eb4:	movk	w2, #0xf, lsl #16
    3eb8:	mul	w0, w0, w2
    3ebc:	sub	w0, w1, w0
    3ec0:	mov	w1, w0
    3ec4:	mov	x0, x1
    3ec8:	lsl	x0, x0, #5
    3ecc:	sub	x0, x0, x1
    3ed0:	lsl	x0, x0, #2
    3ed4:	add	x0, x0, x1
    3ed8:	lsl	x0, x0, #3
    3edc:	str	x0, [sp, #40]
    3ee0:	add	x0, sp, #0x20
    3ee4:	mov	x1, #0x0                   	// #0
    3ee8:	bl	1800 <nanosleep@plt>
    3eec:	ldp	x29, x30, [sp], #48
    3ef0:	ret
    3ef4:	stp	x29, x30, [sp, #-32]!
    3ef8:	mov	x29, sp
    3efc:	str	w0, [sp, #28]
    3f00:	str	w1, [sp, #24]
    3f04:	bl	1750 <random@plt>
    3f08:	mov	x1, x0
    3f0c:	ldr	w2, [sp, #24]
    3f10:	ldr	w0, [sp, #28]
    3f14:	sub	w0, w2, w0
    3f18:	add	w0, w0, #0x1
    3f1c:	sxtw	x0, w0
    3f20:	sdiv	x2, x1, x0
    3f24:	mul	x0, x2, x0
    3f28:	sub	x0, x1, x0
    3f2c:	mov	w1, w0
    3f30:	ldr	w0, [sp, #28]
    3f34:	add	w0, w1, w0
    3f38:	ldp	x29, x30, [sp], #32
    3f3c:	ret
    3f40:	stp	x29, x30, [sp, #-48]!
    3f44:	mov	x29, sp
    3f48:	add	x0, sp, #0x10
    3f4c:	mov	x1, #0x0                   	// #0
    3f50:	bl	1740 <gettimeofday@plt>
    3f54:	bl	16c0 <getpid@plt>
    3f58:	str	w0, [sp, #40]
    3f5c:	bl	1690 <getuid@plt>
    3f60:	str	w0, [sp, #36]
    3f64:	ldr	w0, [sp, #40]
    3f68:	lsl	w1, w0, #16
    3f6c:	ldr	w0, [sp, #36]
    3f70:	eor	w0, w1, w0
    3f74:	mov	w1, w0
    3f78:	ldr	x0, [sp, #16]
    3f7c:	eor	w0, w1, w0
    3f80:	ldr	x1, [sp, #24]
    3f84:	eor	w0, w0, w1
    3f88:	bl	1890 <srandom@plt>
    3f8c:	bl	16c0 <getpid@plt>
    3f90:	sxth	w1, w0
    3f94:	ldr	x0, [sp, #16]
    3f98:	sxth	w0, w0
    3f9c:	eor	w0, w1, w0
    3fa0:	sxth	w0, w0
    3fa4:	and	w2, w0, #0xffff
    3fa8:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3fac:	ldr	x1, [x0, #504]
    3fb0:	add	x0, x0, #0x1f8
    3fb4:	blr	x1
    3fb8:	mrs	x1, tpidr_el0
    3fbc:	add	x0, x1, x0
    3fc0:	mov	w1, w2
    3fc4:	strh	w1, [x0]
    3fc8:	bl	1700 <getppid@plt>
    3fcc:	sxth	w1, w0
    3fd0:	ldr	x0, [sp, #24]
    3fd4:	sxth	w0, w0
    3fd8:	eor	w0, w1, w0
    3fdc:	sxth	w0, w0
    3fe0:	and	w2, w0, #0xffff
    3fe4:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    3fe8:	ldr	x1, [x0, #504]
    3fec:	add	x0, x0, #0x1f8
    3ff0:	blr	x1
    3ff4:	mrs	x1, tpidr_el0
    3ff8:	add	x0, x1, x0
    3ffc:	mov	w1, w2
    4000:	strh	w1, [x0, #2]
    4004:	ldr	x1, [sp, #16]
    4008:	ldr	x0, [sp, #24]
    400c:	eor	x0, x1, x0
    4010:	asr	x0, x0, #16
    4014:	and	w2, w0, #0xffff
    4018:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    401c:	ldr	x1, [x0, #504]
    4020:	add	x0, x0, #0x1f8
    4024:	blr	x1
    4028:	mrs	x1, tpidr_el0
    402c:	add	x0, x1, x0
    4030:	mov	w1, w2
    4034:	strh	w1, [x0, #4]
    4038:	add	x0, sp, #0x10
    403c:	mov	x1, #0x0                   	// #0
    4040:	bl	1740 <gettimeofday@plt>
    4044:	ldr	x0, [sp, #16]
    4048:	mov	w1, w0
    404c:	ldr	x0, [sp, #24]
    4050:	eor	w0, w1, w0
    4054:	and	w0, w0, #0x1f
    4058:	str	w0, [sp, #44]
    405c:	b	4070 <uuid_get_template@@UUID_2.31+0x2e8>
    4060:	bl	1750 <random@plt>
    4064:	ldr	w0, [sp, #44]
    4068:	sub	w0, w0, #0x1
    406c:	str	w0, [sp, #44]
    4070:	ldr	w0, [sp, #44]
    4074:	cmp	w0, #0x0
    4078:	b.gt	4060 <uuid_get_template@@UUID_2.31+0x2d8>
    407c:	nop
    4080:	nop
    4084:	ldp	x29, x30, [sp], #48
    4088:	ret
    408c:	stp	x29, x30, [sp, #-32]!
    4090:	mov	x29, sp
    4094:	mov	w1, #0x80000               	// #524288
    4098:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    409c:	add	x0, x0, #0x60
    40a0:	bl	16e0 <open@plt>
    40a4:	str	w0, [sp, #28]
    40a8:	ldr	w0, [sp, #28]
    40ac:	cmn	w0, #0x1
    40b0:	b.ne	40cc <uuid_get_template@@UUID_2.31+0x344>  // b.any
    40b4:	mov	w1, #0x800                 	// #2048
    40b8:	movk	w1, #0x8, lsl #16
    40bc:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    40c0:	add	x0, x0, #0x70
    40c4:	bl	16e0 <open@plt>
    40c8:	str	w0, [sp, #28]
    40cc:	ldr	w0, [sp, #28]
    40d0:	cmp	w0, #0x0
    40d4:	b.lt	410c <uuid_get_template@@UUID_2.31+0x384>  // b.tstop
    40d8:	mov	w1, #0x1                   	// #1
    40dc:	ldr	w0, [sp, #28]
    40e0:	bl	1830 <fcntl@plt>
    40e4:	str	w0, [sp, #24]
    40e8:	ldr	w0, [sp, #24]
    40ec:	cmp	w0, #0x0
    40f0:	b.lt	410c <uuid_get_template@@UUID_2.31+0x384>  // b.tstop
    40f4:	ldr	w0, [sp, #24]
    40f8:	orr	w0, w0, #0x1
    40fc:	mov	w2, w0
    4100:	mov	w1, #0x2                   	// #2
    4104:	ldr	w0, [sp, #28]
    4108:	bl	1830 <fcntl@plt>
    410c:	bl	3f40 <uuid_get_template@@UUID_2.31+0x1b8>
    4110:	ldr	w0, [sp, #28]
    4114:	ldp	x29, x30, [sp], #32
    4118:	ret
    411c:	stp	x29, x30, [sp, #-112]!
    4120:	mov	x29, sp
    4124:	str	x19, [sp, #16]
    4128:	str	x0, [sp, #40]
    412c:	str	x1, [sp, #32]
    4130:	ldr	x0, [sp, #40]
    4134:	str	x0, [sp, #104]
    4138:	ldr	x0, [sp, #32]
    413c:	str	x0, [sp, #88]
    4140:	str	wzr, [sp, #84]
    4144:	b	41dc <uuid_get_template@@UUID_2.31+0x454>
    4148:	bl	18e0 <__errno_location@plt>
    414c:	str	wzr, [x0]
    4150:	mov	w2, #0x1                   	// #1
    4154:	ldr	x1, [sp, #88]
    4158:	ldr	x0, [sp, #104]
    415c:	bl	18c0 <getrandom@plt>
    4160:	str	w0, [sp, #80]
    4164:	ldr	w0, [sp, #80]
    4168:	cmp	w0, #0x0
    416c:	b.le	4198 <uuid_get_template@@UUID_2.31+0x410>
    4170:	ldrsw	x0, [sp, #80]
    4174:	ldr	x1, [sp, #88]
    4178:	sub	x0, x1, x0
    417c:	str	x0, [sp, #88]
    4180:	ldrsw	x0, [sp, #80]
    4184:	ldr	x1, [sp, #104]
    4188:	add	x0, x1, x0
    418c:	str	x0, [sp, #104]
    4190:	str	wzr, [sp, #84]
    4194:	b	41dc <uuid_get_template@@UUID_2.31+0x454>
    4198:	bl	18e0 <__errno_location@plt>
    419c:	ldr	w0, [x0]
    41a0:	cmp	w0, #0x26
    41a4:	b.eq	41ec <uuid_get_template@@UUID_2.31+0x464>  // b.none
    41a8:	bl	18e0 <__errno_location@plt>
    41ac:	ldr	w0, [x0]
    41b0:	cmp	w0, #0xb
    41b4:	b.ne	41f0 <uuid_get_template@@UUID_2.31+0x468>  // b.any
    41b8:	ldr	w0, [sp, #84]
    41bc:	cmp	w0, #0x7
    41c0:	b.gt	41f0 <uuid_get_template@@UUID_2.31+0x468>
    41c4:	mov	w0, #0xe848                	// #59464
    41c8:	movk	w0, #0x1, lsl #16
    41cc:	bl	3e6c <uuid_get_template@@UUID_2.31+0xe4>
    41d0:	ldr	w0, [sp, #84]
    41d4:	add	w0, w0, #0x1
    41d8:	str	w0, [sp, #84]
    41dc:	ldr	x0, [sp, #88]
    41e0:	cmp	x0, #0x0
    41e4:	b.ne	4148 <uuid_get_template@@UUID_2.31+0x3c0>  // b.any
    41e8:	b	41f0 <uuid_get_template@@UUID_2.31+0x468>
    41ec:	nop
    41f0:	bl	18e0 <__errno_location@plt>
    41f4:	ldr	w0, [x0]
    41f8:	cmp	w0, #0x26
    41fc:	b.ne	42a0 <uuid_get_template@@UUID_2.31+0x518>  // b.any
    4200:	bl	408c <uuid_get_template@@UUID_2.31+0x304>
    4204:	str	w0, [sp, #76]
    4208:	str	wzr, [sp, #84]
    420c:	ldr	w0, [sp, #76]
    4210:	cmp	w0, #0x0
    4214:	b.lt	42a0 <uuid_get_template@@UUID_2.31+0x518>  // b.tstop
    4218:	b	4284 <uuid_get_template@@UUID_2.31+0x4fc>
    421c:	ldr	x2, [sp, #88]
    4220:	ldr	x1, [sp, #104]
    4224:	ldr	w0, [sp, #76]
    4228:	bl	1870 <read@plt>
    422c:	str	x0, [sp, #64]
    4230:	ldr	x0, [sp, #64]
    4234:	cmp	x0, #0x0
    4238:	b.gt	4260 <uuid_get_template@@UUID_2.31+0x4d8>
    423c:	ldr	w0, [sp, #84]
    4240:	add	w1, w0, #0x1
    4244:	str	w1, [sp, #84]
    4248:	cmp	w0, #0x8
    424c:	b.gt	4294 <uuid_get_template@@UUID_2.31+0x50c>
    4250:	mov	w0, #0xe848                	// #59464
    4254:	movk	w0, #0x1, lsl #16
    4258:	bl	3e6c <uuid_get_template@@UUID_2.31+0xe4>
    425c:	b	4284 <uuid_get_template@@UUID_2.31+0x4fc>
    4260:	ldr	x0, [sp, #64]
    4264:	ldr	x1, [sp, #88]
    4268:	sub	x0, x1, x0
    426c:	str	x0, [sp, #88]
    4270:	ldr	x0, [sp, #64]
    4274:	ldr	x1, [sp, #104]
    4278:	add	x0, x1, x0
    427c:	str	x0, [sp, #104]
    4280:	str	wzr, [sp, #84]
    4284:	ldr	x0, [sp, #88]
    4288:	cmp	x0, #0x0
    428c:	b.ne	421c <uuid_get_template@@UUID_2.31+0x494>  // b.any
    4290:	b	4298 <uuid_get_template@@UUID_2.31+0x510>
    4294:	nop
    4298:	ldr	w0, [sp, #76]
    429c:	bl	1780 <close@plt>
    42a0:	bl	3f40 <uuid_get_template@@UUID_2.31+0x1b8>
    42a4:	ldr	x0, [sp, #40]
    42a8:	str	x0, [sp, #104]
    42ac:	str	xzr, [sp, #96]
    42b0:	b	42f4 <uuid_get_template@@UUID_2.31+0x56c>
    42b4:	bl	1750 <random@plt>
    42b8:	asr	x0, x0, #7
    42bc:	and	x3, x0, #0xff
    42c0:	ldr	x0, [sp, #104]
    42c4:	add	x1, x0, #0x1
    42c8:	str	x1, [sp, #104]
    42cc:	ldrb	w1, [x0]
    42d0:	sxtb	w2, w1
    42d4:	sxtb	w1, w3
    42d8:	eor	w1, w2, w1
    42dc:	sxtb	w1, w1
    42e0:	and	w1, w1, #0xff
    42e4:	strb	w1, [x0]
    42e8:	ldr	x0, [sp, #96]
    42ec:	add	x0, x0, #0x1
    42f0:	str	x0, [sp, #96]
    42f4:	ldr	x1, [sp, #96]
    42f8:	ldr	x0, [sp, #32]
    42fc:	cmp	x1, x0
    4300:	b.cc	42b4 <uuid_get_template@@UUID_2.31+0x52c>  // b.lo, b.ul, b.last
    4304:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    4308:	ldr	x1, [x0, #504]
    430c:	add	x0, x0, #0x1f8
    4310:	blr	x1
    4314:	mrs	x1, tpidr_el0
    4318:	add	x1, x1, x0
    431c:	add	x0, sp, #0x38
    4320:	ldr	w2, [x1]
    4324:	str	w2, [x0]
    4328:	ldrh	w1, [x1, #4]
    432c:	strh	w1, [x0, #4]
    4330:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    4334:	ldr	x1, [x0, #504]
    4338:	add	x0, x0, #0x1f8
    433c:	blr	x1
    4340:	mrs	x1, tpidr_el0
    4344:	add	x0, x1, x0
    4348:	ldrh	w0, [x0, #4]
    434c:	sxth	w19, w0
    4350:	mov	x0, #0xb2                  	// #178
    4354:	bl	18f0 <syscall@plt>
    4358:	sxth	w0, w0
    435c:	eor	w0, w19, w0
    4360:	sxth	w0, w0
    4364:	and	w2, w0, #0xffff
    4368:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    436c:	ldr	x1, [x0, #504]
    4370:	add	x0, x0, #0x1f8
    4374:	blr	x1
    4378:	mrs	x1, tpidr_el0
    437c:	add	x0, x1, x0
    4380:	mov	w1, w2
    4384:	strh	w1, [x0, #4]
    4388:	ldr	x0, [sp, #40]
    438c:	str	x0, [sp, #104]
    4390:	str	xzr, [sp, #96]
    4394:	b	43dc <uuid_get_template@@UUID_2.31+0x654>
    4398:	add	x0, sp, #0x38
    439c:	bl	1880 <jrand48@plt>
    43a0:	asr	x0, x0, #7
    43a4:	and	x3, x0, #0xff
    43a8:	ldr	x0, [sp, #104]
    43ac:	add	x1, x0, #0x1
    43b0:	str	x1, [sp, #104]
    43b4:	ldrb	w1, [x0]
    43b8:	sxtb	w2, w1
    43bc:	sxtb	w1, w3
    43c0:	eor	w1, w2, w1
    43c4:	sxtb	w1, w1
    43c8:	and	w1, w1, #0xff
    43cc:	strb	w1, [x0]
    43d0:	ldr	x0, [sp, #96]
    43d4:	add	x0, x0, #0x1
    43d8:	str	x0, [sp, #96]
    43dc:	ldr	x1, [sp, #96]
    43e0:	ldr	x0, [sp, #32]
    43e4:	cmp	x1, x0
    43e8:	b.cc	4398 <uuid_get_template@@UUID_2.31+0x610>  // b.lo, b.ul, b.last
    43ec:	ldr	w1, [sp, #56]
    43f0:	adrp	x0, 19000 <uuid_get_template@@UUID_2.31+0x15278>
    43f4:	ldr	x2, [x0, #504]
    43f8:	add	x0, x0, #0x1f8
    43fc:	blr	x2
    4400:	mrs	x2, tpidr_el0
    4404:	add	x0, x2, x0
    4408:	str	w1, [x0]
    440c:	nop
    4410:	ldr	x19, [sp, #16]
    4414:	ldp	x29, x30, [sp], #112
    4418:	ret
    441c:	stp	x29, x30, [sp, #-16]!
    4420:	mov	x29, sp
    4424:	adrp	x0, 8000 <uuid_get_template@@UUID_2.31+0x4278>
    4428:	add	x0, x0, #0x80
    442c:	bl	1900 <gettext@plt>
    4430:	ldp	x29, x30, [sp], #16
    4434:	ret
    4438:	sub	sp, sp, #0x10
    443c:	str	x0, [sp, #8]
    4440:	ldr	x0, [sp, #8]
    4444:	mov	w1, #0x2301                	// #8961
    4448:	movk	w1, #0x6745, lsl #16
    444c:	str	w1, [x0]
    4450:	ldr	x0, [sp, #8]
    4454:	mov	w1, #0xab89                	// #43913
    4458:	movk	w1, #0xefcd, lsl #16
    445c:	str	w1, [x0, #4]
    4460:	ldr	x0, [sp, #8]
    4464:	mov	w1, #0xdcfe                	// #56574
    4468:	movk	w1, #0x98ba, lsl #16
    446c:	str	w1, [x0, #8]
    4470:	ldr	x0, [sp, #8]
    4474:	mov	w1, #0x5476                	// #21622
    4478:	movk	w1, #0x1032, lsl #16
    447c:	str	w1, [x0, #12]
    4480:	ldr	x0, [sp, #8]
    4484:	str	wzr, [x0, #16]
    4488:	ldr	x0, [sp, #8]
    448c:	str	wzr, [x0, #20]
    4490:	nop
    4494:	add	sp, sp, #0x10
    4498:	ret
    449c:	stp	x29, x30, [sp, #-64]!
    44a0:	mov	x29, sp
    44a4:	str	x0, [sp, #40]
    44a8:	str	x1, [sp, #32]
    44ac:	str	w2, [sp, #28]
    44b0:	ldr	x0, [sp, #40]
    44b4:	ldr	w0, [x0, #16]
    44b8:	str	w0, [sp, #60]
    44bc:	ldr	w0, [sp, #28]
    44c0:	lsl	w1, w0, #3
    44c4:	ldr	w0, [sp, #60]
    44c8:	add	w1, w1, w0
    44cc:	ldr	x0, [sp, #40]
    44d0:	str	w1, [x0, #16]
    44d4:	ldr	x0, [sp, #40]
    44d8:	ldr	w0, [x0, #16]
    44dc:	ldr	w1, [sp, #60]
    44e0:	cmp	w1, w0
    44e4:	b.ls	44fc <uuid_get_template@@UUID_2.31+0x774>  // b.plast
    44e8:	ldr	x0, [sp, #40]
    44ec:	ldr	w0, [x0, #20]
    44f0:	add	w1, w0, #0x1
    44f4:	ldr	x0, [sp, #40]
    44f8:	str	w1, [x0, #20]
    44fc:	ldr	x0, [sp, #40]
    4500:	ldr	w1, [x0, #20]
    4504:	ldr	w0, [sp, #28]
    4508:	lsr	w0, w0, #29
    450c:	add	w1, w1, w0
    4510:	ldr	x0, [sp, #40]
    4514:	str	w1, [x0, #20]
    4518:	ldr	w0, [sp, #60]
    451c:	lsr	w0, w0, #3
    4520:	and	w0, w0, #0x3f
    4524:	str	w0, [sp, #60]
    4528:	ldr	w0, [sp, #60]
    452c:	cmp	w0, #0x0
    4530:	b.eq	4614 <uuid_get_template@@UUID_2.31+0x88c>  // b.none
    4534:	ldr	x0, [sp, #40]
    4538:	add	x1, x0, #0x18
    453c:	ldr	w0, [sp, #60]
    4540:	add	x0, x1, x0
    4544:	str	x0, [sp, #48]
    4548:	mov	w1, #0x40                  	// #64
    454c:	ldr	w0, [sp, #60]
    4550:	sub	w0, w1, w0
    4554:	str	w0, [sp, #60]
    4558:	ldr	w1, [sp, #28]
    455c:	ldr	w0, [sp, #60]
    4560:	cmp	w1, w0
    4564:	b.cs	4580 <uuid_get_template@@UUID_2.31+0x7f8>  // b.hs, b.nlast
    4568:	ldr	w0, [sp, #28]
    456c:	mov	x2, x0
    4570:	ldr	x1, [sp, #32]
    4574:	ldr	x0, [sp, #48]
    4578:	bl	1640 <memcpy@plt>
    457c:	b	4638 <uuid_get_template@@UUID_2.31+0x8b0>
    4580:	ldr	w0, [sp, #60]
    4584:	mov	x2, x0
    4588:	ldr	x1, [sp, #32]
    458c:	ldr	x0, [sp, #48]
    4590:	bl	1640 <memcpy@plt>
    4594:	ldr	x2, [sp, #40]
    4598:	ldr	x0, [sp, #40]
    459c:	add	x0, x0, #0x18
    45a0:	mov	x1, x0
    45a4:	mov	x0, x2
    45a8:	bl	477c <uuid_get_template@@UUID_2.31+0x9f4>
    45ac:	ldr	w0, [sp, #60]
    45b0:	ldr	x1, [sp, #32]
    45b4:	add	x0, x1, x0
    45b8:	str	x0, [sp, #32]
    45bc:	ldr	w1, [sp, #28]
    45c0:	ldr	w0, [sp, #60]
    45c4:	sub	w0, w1, w0
    45c8:	str	w0, [sp, #28]
    45cc:	b	4614 <uuid_get_template@@UUID_2.31+0x88c>
    45d0:	ldr	x0, [sp, #40]
    45d4:	add	x0, x0, #0x18
    45d8:	mov	x2, #0x40                  	// #64
    45dc:	ldr	x1, [sp, #32]
    45e0:	bl	1640 <memcpy@plt>
    45e4:	ldr	x2, [sp, #40]
    45e8:	ldr	x0, [sp, #40]
    45ec:	add	x0, x0, #0x18
    45f0:	mov	x1, x0
    45f4:	mov	x0, x2
    45f8:	bl	477c <uuid_get_template@@UUID_2.31+0x9f4>
    45fc:	ldr	x0, [sp, #32]
    4600:	add	x0, x0, #0x40
    4604:	str	x0, [sp, #32]
    4608:	ldr	w0, [sp, #28]
    460c:	sub	w0, w0, #0x40
    4610:	str	w0, [sp, #28]
    4614:	ldr	w0, [sp, #28]
    4618:	cmp	w0, #0x3f
    461c:	b.hi	45d0 <uuid_get_template@@UUID_2.31+0x848>  // b.pmore
    4620:	ldr	x0, [sp, #40]
    4624:	add	x0, x0, #0x18
    4628:	ldr	w1, [sp, #28]
    462c:	mov	x2, x1
    4630:	ldr	x1, [sp, #32]
    4634:	bl	1640 <memcpy@plt>
    4638:	ldp	x29, x30, [sp], #64
    463c:	ret
    4640:	stp	x29, x30, [sp, #-48]!
    4644:	mov	x29, sp
    4648:	str	x0, [sp, #24]
    464c:	str	x1, [sp, #16]
    4650:	ldr	x0, [sp, #16]
    4654:	ldr	w0, [x0, #16]
    4658:	lsr	w0, w0, #3
    465c:	and	w0, w0, #0x3f
    4660:	str	w0, [sp, #44]
    4664:	ldr	x0, [sp, #16]
    4668:	add	x1, x0, #0x18
    466c:	ldr	w0, [sp, #44]
    4670:	add	x0, x1, x0
    4674:	str	x0, [sp, #32]
    4678:	ldr	x0, [sp, #32]
    467c:	add	x1, x0, #0x1
    4680:	str	x1, [sp, #32]
    4684:	mov	w1, #0xffffff80            	// #-128
    4688:	strb	w1, [x0]
    468c:	mov	w1, #0x3f                  	// #63
    4690:	ldr	w0, [sp, #44]
    4694:	sub	w0, w1, w0
    4698:	str	w0, [sp, #44]
    469c:	ldr	w0, [sp, #44]
    46a0:	cmp	w0, #0x7
    46a4:	b.hi	46ec <uuid_get_template@@UUID_2.31+0x964>  // b.pmore
    46a8:	ldr	w0, [sp, #44]
    46ac:	mov	x2, x0
    46b0:	mov	w1, #0x0                   	// #0
    46b4:	ldr	x0, [sp, #32]
    46b8:	bl	1720 <memset@plt>
    46bc:	ldr	x2, [sp, #16]
    46c0:	ldr	x0, [sp, #16]
    46c4:	add	x0, x0, #0x18
    46c8:	mov	x1, x0
    46cc:	mov	x0, x2
    46d0:	bl	477c <uuid_get_template@@UUID_2.31+0x9f4>
    46d4:	ldr	x0, [sp, #16]
    46d8:	add	x0, x0, #0x18
    46dc:	mov	x2, #0x38                  	// #56
    46e0:	mov	w1, #0x0                   	// #0
    46e4:	bl	1720 <memset@plt>
    46e8:	b	4708 <uuid_get_template@@UUID_2.31+0x980>
    46ec:	ldr	w0, [sp, #44]
    46f0:	sub	w0, w0, #0x8
    46f4:	mov	w0, w0
    46f8:	mov	x2, x0
    46fc:	mov	w1, #0x0                   	// #0
    4700:	ldr	x0, [sp, #32]
    4704:	bl	1720 <memset@plt>
    4708:	ldr	x0, [sp, #16]
    470c:	add	x0, x0, #0x50
    4710:	ldr	x1, [sp, #16]
    4714:	add	x1, x1, #0x10
    4718:	ldr	w1, [x1]
    471c:	str	w1, [x0]
    4720:	ldr	x0, [sp, #16]
    4724:	add	x0, x0, #0x54
    4728:	ldr	x1, [sp, #16]
    472c:	add	x1, x1, #0x14
    4730:	ldr	w1, [x1]
    4734:	str	w1, [x0]
    4738:	ldr	x2, [sp, #16]
    473c:	ldr	x0, [sp, #16]
    4740:	add	x0, x0, #0x18
    4744:	mov	x1, x0
    4748:	mov	x0, x2
    474c:	bl	477c <uuid_get_template@@UUID_2.31+0x9f4>
    4750:	ldr	x0, [sp, #16]
    4754:	ldp	x0, x1, [x0]
    4758:	ldr	x2, [sp, #24]
    475c:	stp	x0, x1, [x2]
    4760:	mov	x2, #0x58                  	// #88
    4764:	mov	w1, #0x0                   	// #0
    4768:	ldr	x0, [sp, #16]
    476c:	bl	1720 <memset@plt>
    4770:	nop
    4774:	ldp	x29, x30, [sp], #48
    4778:	ret
    477c:	stp	x19, x20, [sp, #-48]!
    4780:	stp	x21, x22, [sp, #16]
    4784:	str	x0, [sp, #40]
    4788:	str	x1, [sp, #32]
    478c:	ldr	x0, [sp, #40]
    4790:	ldr	w22, [x0]
    4794:	ldr	x0, [sp, #40]
    4798:	ldr	w21, [x0, #4]
    479c:	ldr	x0, [sp, #40]
    47a0:	ldr	w20, [x0, #8]
    47a4:	ldr	x0, [sp, #40]
    47a8:	ldr	w19, [x0, #12]
    47ac:	eor	w0, w20, w19
    47b0:	and	w0, w21, w0
    47b4:	eor	w1, w19, w0
    47b8:	ldr	x0, [sp, #32]
    47bc:	ldr	w0, [x0]
    47c0:	add	w0, w1, w0
    47c4:	add	w1, w22, w0
    47c8:	mov	w0, #0xa478                	// #42104
    47cc:	movk	w0, #0xd76a, lsl #16
    47d0:	add	w22, w1, w0
    47d4:	ror	w22, w22, #25
    47d8:	add	w22, w22, w21
    47dc:	eor	w0, w21, w20
    47e0:	and	w0, w22, w0
    47e4:	eor	w1, w20, w0
    47e8:	ldr	x0, [sp, #32]
    47ec:	add	x0, x0, #0x4
    47f0:	ldr	w0, [x0]
    47f4:	add	w0, w1, w0
    47f8:	add	w1, w19, w0
    47fc:	mov	w0, #0xb756                	// #46934
    4800:	movk	w0, #0xe8c7, lsl #16
    4804:	add	w19, w1, w0
    4808:	ror	w19, w19, #20
    480c:	add	w19, w19, w22
    4810:	eor	w0, w22, w21
    4814:	and	w0, w19, w0
    4818:	eor	w1, w21, w0
    481c:	ldr	x0, [sp, #32]
    4820:	add	x0, x0, #0x8
    4824:	ldr	w0, [x0]
    4828:	add	w0, w1, w0
    482c:	add	w1, w20, w0
    4830:	mov	w0, #0x70db                	// #28891
    4834:	movk	w0, #0x2420, lsl #16
    4838:	add	w20, w1, w0
    483c:	ror	w20, w20, #15
    4840:	add	w20, w20, w19
    4844:	eor	w0, w19, w22
    4848:	and	w0, w20, w0
    484c:	eor	w1, w22, w0
    4850:	ldr	x0, [sp, #32]
    4854:	add	x0, x0, #0xc
    4858:	ldr	w0, [x0]
    485c:	add	w0, w1, w0
    4860:	add	w1, w21, w0
    4864:	mov	w0, #0xceee                	// #52974
    4868:	movk	w0, #0xc1bd, lsl #16
    486c:	add	w21, w1, w0
    4870:	ror	w21, w21, #10
    4874:	add	w21, w21, w20
    4878:	eor	w0, w20, w19
    487c:	and	w0, w21, w0
    4880:	eor	w1, w19, w0
    4884:	ldr	x0, [sp, #32]
    4888:	add	x0, x0, #0x10
    488c:	ldr	w0, [x0]
    4890:	add	w0, w1, w0
    4894:	add	w1, w22, w0
    4898:	mov	w0, #0xfaf                 	// #4015
    489c:	movk	w0, #0xf57c, lsl #16
    48a0:	add	w22, w1, w0
    48a4:	ror	w22, w22, #25
    48a8:	add	w22, w22, w21
    48ac:	eor	w0, w21, w20
    48b0:	and	w0, w22, w0
    48b4:	eor	w1, w20, w0
    48b8:	ldr	x0, [sp, #32]
    48bc:	add	x0, x0, #0x14
    48c0:	ldr	w0, [x0]
    48c4:	add	w0, w1, w0
    48c8:	add	w1, w19, w0
    48cc:	mov	w0, #0xc62a                	// #50730
    48d0:	movk	w0, #0x4787, lsl #16
    48d4:	add	w19, w1, w0
    48d8:	ror	w19, w19, #20
    48dc:	add	w19, w19, w22
    48e0:	eor	w0, w22, w21
    48e4:	and	w0, w19, w0
    48e8:	eor	w1, w21, w0
    48ec:	ldr	x0, [sp, #32]
    48f0:	add	x0, x0, #0x18
    48f4:	ldr	w0, [x0]
    48f8:	add	w0, w1, w0
    48fc:	add	w1, w20, w0
    4900:	mov	w0, #0x4613                	// #17939
    4904:	movk	w0, #0xa830, lsl #16
    4908:	add	w20, w1, w0
    490c:	ror	w20, w20, #15
    4910:	add	w20, w20, w19
    4914:	eor	w0, w19, w22
    4918:	and	w0, w20, w0
    491c:	eor	w1, w22, w0
    4920:	ldr	x0, [sp, #32]
    4924:	add	x0, x0, #0x1c
    4928:	ldr	w0, [x0]
    492c:	add	w0, w1, w0
    4930:	add	w1, w21, w0
    4934:	mov	w0, #0x9501                	// #38145
    4938:	movk	w0, #0xfd46, lsl #16
    493c:	add	w21, w1, w0
    4940:	ror	w21, w21, #10
    4944:	add	w21, w21, w20
    4948:	eor	w0, w20, w19
    494c:	and	w0, w21, w0
    4950:	eor	w1, w19, w0
    4954:	ldr	x0, [sp, #32]
    4958:	add	x0, x0, #0x20
    495c:	ldr	w0, [x0]
    4960:	add	w0, w1, w0
    4964:	add	w1, w22, w0
    4968:	mov	w0, #0x98d8                	// #39128
    496c:	movk	w0, #0x6980, lsl #16
    4970:	add	w22, w1, w0
    4974:	ror	w22, w22, #25
    4978:	add	w22, w22, w21
    497c:	eor	w0, w21, w20
    4980:	and	w0, w22, w0
    4984:	eor	w1, w20, w0
    4988:	ldr	x0, [sp, #32]
    498c:	add	x0, x0, #0x24
    4990:	ldr	w0, [x0]
    4994:	add	w0, w1, w0
    4998:	add	w1, w19, w0
    499c:	mov	w0, #0xf7af                	// #63407
    49a0:	movk	w0, #0x8b44, lsl #16
    49a4:	add	w19, w1, w0
    49a8:	ror	w19, w19, #20
    49ac:	add	w19, w19, w22
    49b0:	eor	w0, w22, w21
    49b4:	and	w0, w19, w0
    49b8:	eor	w1, w21, w0
    49bc:	ldr	x0, [sp, #32]
    49c0:	add	x0, x0, #0x28
    49c4:	ldr	w0, [x0]
    49c8:	add	w0, w1, w0
    49cc:	add	w1, w20, w0
    49d0:	mov	w0, #0xffff5bb1            	// #-42063
    49d4:	add	w20, w1, w0
    49d8:	ror	w20, w20, #15
    49dc:	add	w20, w20, w19
    49e0:	eor	w0, w19, w22
    49e4:	and	w0, w20, w0
    49e8:	eor	w1, w22, w0
    49ec:	ldr	x0, [sp, #32]
    49f0:	add	x0, x0, #0x2c
    49f4:	ldr	w0, [x0]
    49f8:	add	w0, w1, w0
    49fc:	add	w1, w21, w0
    4a00:	mov	w0, #0xd7be                	// #55230
    4a04:	movk	w0, #0x895c, lsl #16
    4a08:	add	w21, w1, w0
    4a0c:	ror	w21, w21, #10
    4a10:	add	w21, w21, w20
    4a14:	eor	w0, w20, w19
    4a18:	and	w0, w21, w0
    4a1c:	eor	w1, w19, w0
    4a20:	ldr	x0, [sp, #32]
    4a24:	add	x0, x0, #0x30
    4a28:	ldr	w0, [x0]
    4a2c:	add	w0, w1, w0
    4a30:	add	w1, w22, w0
    4a34:	mov	w0, #0x1122                	// #4386
    4a38:	movk	w0, #0x6b90, lsl #16
    4a3c:	add	w22, w1, w0
    4a40:	ror	w22, w22, #25
    4a44:	add	w22, w22, w21
    4a48:	eor	w0, w21, w20
    4a4c:	and	w0, w22, w0
    4a50:	eor	w1, w20, w0
    4a54:	ldr	x0, [sp, #32]
    4a58:	add	x0, x0, #0x34
    4a5c:	ldr	w0, [x0]
    4a60:	add	w0, w1, w0
    4a64:	add	w1, w19, w0
    4a68:	mov	w0, #0x7193                	// #29075
    4a6c:	movk	w0, #0xfd98, lsl #16
    4a70:	add	w19, w1, w0
    4a74:	ror	w19, w19, #20
    4a78:	add	w19, w19, w22
    4a7c:	eor	w0, w22, w21
    4a80:	and	w0, w19, w0
    4a84:	eor	w1, w21, w0
    4a88:	ldr	x0, [sp, #32]
    4a8c:	add	x0, x0, #0x38
    4a90:	ldr	w0, [x0]
    4a94:	add	w0, w1, w0
    4a98:	add	w1, w20, w0
    4a9c:	mov	w0, #0x438e                	// #17294
    4aa0:	movk	w0, #0xa679, lsl #16
    4aa4:	add	w20, w1, w0
    4aa8:	ror	w20, w20, #15
    4aac:	add	w20, w20, w19
    4ab0:	eor	w0, w19, w22
    4ab4:	and	w0, w20, w0
    4ab8:	eor	w1, w22, w0
    4abc:	ldr	x0, [sp, #32]
    4ac0:	add	x0, x0, #0x3c
    4ac4:	ldr	w0, [x0]
    4ac8:	add	w0, w1, w0
    4acc:	add	w1, w21, w0
    4ad0:	mov	w0, #0x821                 	// #2081
    4ad4:	movk	w0, #0x49b4, lsl #16
    4ad8:	add	w21, w1, w0
    4adc:	ror	w21, w21, #10
    4ae0:	add	w21, w21, w20
    4ae4:	eor	w0, w21, w20
    4ae8:	and	w0, w19, w0
    4aec:	eor	w1, w20, w0
    4af0:	ldr	x0, [sp, #32]
    4af4:	add	x0, x0, #0x4
    4af8:	ldr	w0, [x0]
    4afc:	add	w0, w1, w0
    4b00:	add	w1, w22, w0
    4b04:	mov	w0, #0x2562                	// #9570
    4b08:	movk	w0, #0xf61e, lsl #16
    4b0c:	add	w22, w1, w0
    4b10:	ror	w22, w22, #27
    4b14:	add	w22, w22, w21
    4b18:	eor	w0, w22, w21
    4b1c:	and	w0, w20, w0
    4b20:	eor	w1, w21, w0
    4b24:	ldr	x0, [sp, #32]
    4b28:	add	x0, x0, #0x18
    4b2c:	ldr	w0, [x0]
    4b30:	add	w0, w1, w0
    4b34:	add	w1, w19, w0
    4b38:	mov	w0, #0xb340                	// #45888
    4b3c:	movk	w0, #0xc040, lsl #16
    4b40:	add	w19, w1, w0
    4b44:	ror	w19, w19, #23
    4b48:	add	w19, w19, w22
    4b4c:	eor	w0, w19, w22
    4b50:	and	w0, w21, w0
    4b54:	eor	w1, w22, w0
    4b58:	ldr	x0, [sp, #32]
    4b5c:	add	x0, x0, #0x2c
    4b60:	ldr	w0, [x0]
    4b64:	add	w0, w1, w0
    4b68:	add	w1, w20, w0
    4b6c:	mov	w0, #0x5a51                	// #23121
    4b70:	movk	w0, #0x265e, lsl #16
    4b74:	add	w20, w1, w0
    4b78:	ror	w20, w20, #18
    4b7c:	add	w20, w20, w19
    4b80:	eor	w0, w20, w19
    4b84:	and	w0, w22, w0
    4b88:	eor	w1, w19, w0
    4b8c:	ldr	x0, [sp, #32]
    4b90:	ldr	w0, [x0]
    4b94:	add	w0, w1, w0
    4b98:	add	w1, w21, w0
    4b9c:	mov	w0, #0xc7aa                	// #51114
    4ba0:	movk	w0, #0xe9b6, lsl #16
    4ba4:	add	w21, w1, w0
    4ba8:	ror	w21, w21, #12
    4bac:	add	w21, w21, w20
    4bb0:	eor	w0, w21, w20
    4bb4:	and	w0, w19, w0
    4bb8:	eor	w1, w20, w0
    4bbc:	ldr	x0, [sp, #32]
    4bc0:	add	x0, x0, #0x14
    4bc4:	ldr	w0, [x0]
    4bc8:	add	w0, w1, w0
    4bcc:	add	w1, w22, w0
    4bd0:	mov	w0, #0x105d                	// #4189
    4bd4:	movk	w0, #0xd62f, lsl #16
    4bd8:	add	w22, w1, w0
    4bdc:	ror	w22, w22, #27
    4be0:	add	w22, w22, w21
    4be4:	eor	w0, w22, w21
    4be8:	and	w0, w20, w0
    4bec:	eor	w1, w21, w0
    4bf0:	ldr	x0, [sp, #32]
    4bf4:	add	x0, x0, #0x28
    4bf8:	ldr	w0, [x0]
    4bfc:	add	w0, w1, w0
    4c00:	add	w1, w19, w0
    4c04:	mov	w0, #0x1453                	// #5203
    4c08:	movk	w0, #0x244, lsl #16
    4c0c:	add	w19, w1, w0
    4c10:	ror	w19, w19, #23
    4c14:	add	w19, w19, w22
    4c18:	eor	w0, w19, w22
    4c1c:	and	w0, w21, w0
    4c20:	eor	w1, w22, w0
    4c24:	ldr	x0, [sp, #32]
    4c28:	add	x0, x0, #0x3c
    4c2c:	ldr	w0, [x0]
    4c30:	add	w0, w1, w0
    4c34:	add	w1, w20, w0
    4c38:	mov	w0, #0xe681                	// #59009
    4c3c:	movk	w0, #0xd8a1, lsl #16
    4c40:	add	w20, w1, w0
    4c44:	ror	w20, w20, #18
    4c48:	add	w20, w20, w19
    4c4c:	eor	w0, w20, w19
    4c50:	and	w0, w22, w0
    4c54:	eor	w1, w19, w0
    4c58:	ldr	x0, [sp, #32]
    4c5c:	add	x0, x0, #0x10
    4c60:	ldr	w0, [x0]
    4c64:	add	w0, w1, w0
    4c68:	add	w1, w21, w0
    4c6c:	mov	w0, #0xfbc8                	// #64456
    4c70:	movk	w0, #0xe7d3, lsl #16
    4c74:	add	w21, w1, w0
    4c78:	ror	w21, w21, #12
    4c7c:	add	w21, w21, w20
    4c80:	eor	w0, w21, w20
    4c84:	and	w0, w19, w0
    4c88:	eor	w1, w20, w0
    4c8c:	ldr	x0, [sp, #32]
    4c90:	add	x0, x0, #0x24
    4c94:	ldr	w0, [x0]
    4c98:	add	w0, w1, w0
    4c9c:	add	w1, w22, w0
    4ca0:	mov	w0, #0xcde6                	// #52710
    4ca4:	movk	w0, #0x21e1, lsl #16
    4ca8:	add	w22, w1, w0
    4cac:	ror	w22, w22, #27
    4cb0:	add	w22, w22, w21
    4cb4:	eor	w0, w22, w21
    4cb8:	and	w0, w20, w0
    4cbc:	eor	w1, w21, w0
    4cc0:	ldr	x0, [sp, #32]
    4cc4:	add	x0, x0, #0x38
    4cc8:	ldr	w0, [x0]
    4ccc:	add	w0, w1, w0
    4cd0:	add	w1, w19, w0
    4cd4:	mov	w0, #0x7d6                 	// #2006
    4cd8:	movk	w0, #0xc337, lsl #16
    4cdc:	add	w19, w1, w0
    4ce0:	ror	w19, w19, #23
    4ce4:	add	w19, w19, w22
    4ce8:	eor	w0, w19, w22
    4cec:	and	w0, w21, w0
    4cf0:	eor	w1, w22, w0
    4cf4:	ldr	x0, [sp, #32]
    4cf8:	add	x0, x0, #0xc
    4cfc:	ldr	w0, [x0]
    4d00:	add	w0, w1, w0
    4d04:	add	w1, w20, w0
    4d08:	mov	w0, #0xd87                 	// #3463
    4d0c:	movk	w0, #0xf4d5, lsl #16
    4d10:	add	w20, w1, w0
    4d14:	ror	w20, w20, #18
    4d18:	add	w20, w20, w19
    4d1c:	eor	w0, w20, w19
    4d20:	and	w0, w22, w0
    4d24:	eor	w1, w19, w0
    4d28:	ldr	x0, [sp, #32]
    4d2c:	add	x0, x0, #0x20
    4d30:	ldr	w0, [x0]
    4d34:	add	w0, w1, w0
    4d38:	add	w1, w21, w0
    4d3c:	mov	w0, #0x14ed                	// #5357
    4d40:	movk	w0, #0x455a, lsl #16
    4d44:	add	w21, w1, w0
    4d48:	ror	w21, w21, #12
    4d4c:	add	w21, w21, w20
    4d50:	eor	w0, w21, w20
    4d54:	and	w0, w19, w0
    4d58:	eor	w1, w20, w0
    4d5c:	ldr	x0, [sp, #32]
    4d60:	add	x0, x0, #0x34
    4d64:	ldr	w0, [x0]
    4d68:	add	w0, w1, w0
    4d6c:	add	w1, w22, w0
    4d70:	mov	w0, #0xe905                	// #59653
    4d74:	movk	w0, #0xa9e3, lsl #16
    4d78:	add	w22, w1, w0
    4d7c:	ror	w22, w22, #27
    4d80:	add	w22, w22, w21
    4d84:	eor	w0, w22, w21
    4d88:	and	w0, w20, w0
    4d8c:	eor	w1, w21, w0
    4d90:	ldr	x0, [sp, #32]
    4d94:	add	x0, x0, #0x8
    4d98:	ldr	w0, [x0]
    4d9c:	add	w0, w1, w0
    4da0:	add	w1, w19, w0
    4da4:	mov	w0, #0xa3f8                	// #41976
    4da8:	movk	w0, #0xfcef, lsl #16
    4dac:	add	w19, w1, w0
    4db0:	ror	w19, w19, #23
    4db4:	add	w19, w19, w22
    4db8:	eor	w0, w19, w22
    4dbc:	and	w0, w21, w0
    4dc0:	eor	w1, w22, w0
    4dc4:	ldr	x0, [sp, #32]
    4dc8:	add	x0, x0, #0x1c
    4dcc:	ldr	w0, [x0]
    4dd0:	add	w0, w1, w0
    4dd4:	add	w1, w20, w0
    4dd8:	mov	w0, #0x2d9                 	// #729
    4ddc:	movk	w0, #0x676f, lsl #16
    4de0:	add	w20, w1, w0
    4de4:	ror	w20, w20, #18
    4de8:	add	w20, w20, w19
    4dec:	eor	w0, w20, w19
    4df0:	and	w0, w22, w0
    4df4:	eor	w1, w19, w0
    4df8:	ldr	x0, [sp, #32]
    4dfc:	add	x0, x0, #0x30
    4e00:	ldr	w0, [x0]
    4e04:	add	w0, w1, w0
    4e08:	add	w1, w21, w0
    4e0c:	mov	w0, #0x4c8a                	// #19594
    4e10:	movk	w0, #0x8d2a, lsl #16
    4e14:	add	w21, w1, w0
    4e18:	ror	w21, w21, #12
    4e1c:	add	w21, w21, w20
    4e20:	eor	w0, w21, w20
    4e24:	eor	w1, w19, w0
    4e28:	ldr	x0, [sp, #32]
    4e2c:	add	x0, x0, #0x14
    4e30:	ldr	w0, [x0]
    4e34:	add	w0, w1, w0
    4e38:	add	w1, w22, w0
    4e3c:	mov	w0, #0x3942                	// #14658
    4e40:	movk	w0, #0xfffa, lsl #16
    4e44:	add	w22, w1, w0
    4e48:	ror	w22, w22, #28
    4e4c:	add	w22, w22, w21
    4e50:	eor	w0, w22, w21
    4e54:	eor	w1, w20, w0
    4e58:	ldr	x0, [sp, #32]
    4e5c:	add	x0, x0, #0x20
    4e60:	ldr	w0, [x0]
    4e64:	add	w0, w1, w0
    4e68:	add	w1, w19, w0
    4e6c:	mov	w0, #0xf681                	// #63105
    4e70:	movk	w0, #0x8771, lsl #16
    4e74:	add	w19, w1, w0
    4e78:	ror	w19, w19, #21
    4e7c:	add	w19, w19, w22
    4e80:	eor	w0, w19, w22
    4e84:	eor	w1, w21, w0
    4e88:	ldr	x0, [sp, #32]
    4e8c:	add	x0, x0, #0x2c
    4e90:	ldr	w0, [x0]
    4e94:	add	w0, w1, w0
    4e98:	add	w1, w20, w0
    4e9c:	mov	w0, #0x6122                	// #24866
    4ea0:	movk	w0, #0x6d9d, lsl #16
    4ea4:	add	w20, w1, w0
    4ea8:	ror	w20, w20, #16
    4eac:	add	w20, w20, w19
    4eb0:	eor	w0, w20, w19
    4eb4:	eor	w1, w22, w0
    4eb8:	ldr	x0, [sp, #32]
    4ebc:	add	x0, x0, #0x38
    4ec0:	ldr	w0, [x0]
    4ec4:	add	w0, w1, w0
    4ec8:	add	w1, w21, w0
    4ecc:	mov	w0, #0x380c                	// #14348
    4ed0:	movk	w0, #0xfde5, lsl #16
    4ed4:	add	w21, w1, w0
    4ed8:	ror	w21, w21, #9
    4edc:	add	w21, w21, w20
    4ee0:	eor	w0, w21, w20
    4ee4:	eor	w1, w19, w0
    4ee8:	ldr	x0, [sp, #32]
    4eec:	add	x0, x0, #0x4
    4ef0:	ldr	w0, [x0]
    4ef4:	add	w0, w1, w0
    4ef8:	add	w1, w22, w0
    4efc:	mov	w0, #0xea44                	// #59972
    4f00:	movk	w0, #0xa4be, lsl #16
    4f04:	add	w22, w1, w0
    4f08:	ror	w22, w22, #28
    4f0c:	add	w22, w22, w21
    4f10:	eor	w0, w22, w21
    4f14:	eor	w1, w20, w0
    4f18:	ldr	x0, [sp, #32]
    4f1c:	add	x0, x0, #0x10
    4f20:	ldr	w0, [x0]
    4f24:	add	w0, w1, w0
    4f28:	add	w1, w19, w0
    4f2c:	mov	w0, #0xcfa9                	// #53161
    4f30:	movk	w0, #0x4bde, lsl #16
    4f34:	add	w19, w1, w0
    4f38:	ror	w19, w19, #21
    4f3c:	add	w19, w19, w22
    4f40:	eor	w0, w19, w22
    4f44:	eor	w1, w21, w0
    4f48:	ldr	x0, [sp, #32]
    4f4c:	add	x0, x0, #0x1c
    4f50:	ldr	w0, [x0]
    4f54:	add	w0, w1, w0
    4f58:	add	w1, w20, w0
    4f5c:	mov	w0, #0x4b60                	// #19296
    4f60:	movk	w0, #0xf6bb, lsl #16
    4f64:	add	w20, w1, w0
    4f68:	ror	w20, w20, #16
    4f6c:	add	w20, w20, w19
    4f70:	eor	w0, w20, w19
    4f74:	eor	w1, w22, w0
    4f78:	ldr	x0, [sp, #32]
    4f7c:	add	x0, x0, #0x28
    4f80:	ldr	w0, [x0]
    4f84:	add	w0, w1, w0
    4f88:	add	w1, w21, w0
    4f8c:	mov	w0, #0xbc70                	// #48240
    4f90:	movk	w0, #0xbebf, lsl #16
    4f94:	add	w21, w1, w0
    4f98:	ror	w21, w21, #9
    4f9c:	add	w21, w21, w20
    4fa0:	eor	w0, w21, w20
    4fa4:	eor	w1, w19, w0
    4fa8:	ldr	x0, [sp, #32]
    4fac:	add	x0, x0, #0x34
    4fb0:	ldr	w0, [x0]
    4fb4:	add	w0, w1, w0
    4fb8:	add	w1, w22, w0
    4fbc:	mov	w0, #0x7ec6                	// #32454
    4fc0:	movk	w0, #0x289b, lsl #16
    4fc4:	add	w22, w1, w0
    4fc8:	ror	w22, w22, #28
    4fcc:	add	w22, w22, w21
    4fd0:	eor	w0, w22, w21
    4fd4:	eor	w1, w20, w0
    4fd8:	ldr	x0, [sp, #32]
    4fdc:	ldr	w0, [x0]
    4fe0:	add	w0, w1, w0
    4fe4:	add	w1, w19, w0
    4fe8:	mov	w0, #0x27fa                	// #10234
    4fec:	movk	w0, #0xeaa1, lsl #16
    4ff0:	add	w19, w1, w0
    4ff4:	ror	w19, w19, #21
    4ff8:	add	w19, w19, w22
    4ffc:	eor	w0, w19, w22
    5000:	eor	w1, w21, w0
    5004:	ldr	x0, [sp, #32]
    5008:	add	x0, x0, #0xc
    500c:	ldr	w0, [x0]
    5010:	add	w0, w1, w0
    5014:	add	w1, w20, w0
    5018:	mov	w0, #0x3085                	// #12421
    501c:	movk	w0, #0xd4ef, lsl #16
    5020:	add	w20, w1, w0
    5024:	ror	w20, w20, #16
    5028:	add	w20, w20, w19
    502c:	eor	w0, w20, w19
    5030:	eor	w1, w22, w0
    5034:	ldr	x0, [sp, #32]
    5038:	add	x0, x0, #0x18
    503c:	ldr	w0, [x0]
    5040:	add	w0, w1, w0
    5044:	add	w1, w21, w0
    5048:	mov	w0, #0x1d05                	// #7429
    504c:	movk	w0, #0x488, lsl #16
    5050:	add	w21, w1, w0
    5054:	ror	w21, w21, #9
    5058:	add	w21, w21, w20
    505c:	eor	w0, w21, w20
    5060:	eor	w1, w19, w0
    5064:	ldr	x0, [sp, #32]
    5068:	add	x0, x0, #0x24
    506c:	ldr	w0, [x0]
    5070:	add	w0, w1, w0
    5074:	add	w1, w22, w0
    5078:	mov	w0, #0xd039                	// #53305
    507c:	movk	w0, #0xd9d4, lsl #16
    5080:	add	w22, w1, w0
    5084:	ror	w22, w22, #28
    5088:	add	w22, w22, w21
    508c:	eor	w0, w22, w21
    5090:	eor	w1, w20, w0
    5094:	ldr	x0, [sp, #32]
    5098:	add	x0, x0, #0x30
    509c:	ldr	w0, [x0]
    50a0:	add	w0, w1, w0
    50a4:	add	w1, w19, w0
    50a8:	mov	w0, #0x99e5                	// #39397
    50ac:	movk	w0, #0xe6db, lsl #16
    50b0:	add	w19, w1, w0
    50b4:	ror	w19, w19, #21
    50b8:	add	w19, w19, w22
    50bc:	eor	w0, w19, w22
    50c0:	eor	w1, w21, w0
    50c4:	ldr	x0, [sp, #32]
    50c8:	add	x0, x0, #0x3c
    50cc:	ldr	w0, [x0]
    50d0:	add	w0, w1, w0
    50d4:	add	w1, w20, w0
    50d8:	mov	w0, #0x7cf8                	// #31992
    50dc:	movk	w0, #0x1fa2, lsl #16
    50e0:	add	w20, w1, w0
    50e4:	ror	w20, w20, #16
    50e8:	add	w20, w20, w19
    50ec:	eor	w0, w20, w19
    50f0:	eor	w1, w22, w0
    50f4:	ldr	x0, [sp, #32]
    50f8:	add	x0, x0, #0x8
    50fc:	ldr	w0, [x0]
    5100:	add	w0, w1, w0
    5104:	add	w1, w21, w0
    5108:	mov	w0, #0x5665                	// #22117
    510c:	movk	w0, #0xc4ac, lsl #16
    5110:	add	w21, w1, w0
    5114:	ror	w21, w21, #9
    5118:	add	w21, w21, w20
    511c:	mvn	w0, w19
    5120:	orr	w0, w21, w0
    5124:	eor	w1, w20, w0
    5128:	ldr	x0, [sp, #32]
    512c:	ldr	w0, [x0]
    5130:	add	w0, w1, w0
    5134:	add	w1, w22, w0
    5138:	mov	w0, #0x2244                	// #8772
    513c:	movk	w0, #0xf429, lsl #16
    5140:	add	w22, w1, w0
    5144:	ror	w22, w22, #26
    5148:	add	w22, w22, w21
    514c:	mvn	w0, w20
    5150:	orr	w0, w22, w0
    5154:	eor	w1, w21, w0
    5158:	ldr	x0, [sp, #32]
    515c:	add	x0, x0, #0x1c
    5160:	ldr	w0, [x0]
    5164:	add	w0, w1, w0
    5168:	add	w1, w19, w0
    516c:	mov	w0, #0xff97                	// #65431
    5170:	movk	w0, #0x432a, lsl #16
    5174:	add	w19, w1, w0
    5178:	ror	w19, w19, #22
    517c:	add	w19, w19, w22
    5180:	mvn	w0, w21
    5184:	orr	w0, w19, w0
    5188:	eor	w1, w22, w0
    518c:	ldr	x0, [sp, #32]
    5190:	add	x0, x0, #0x38
    5194:	ldr	w0, [x0]
    5198:	add	w0, w1, w0
    519c:	add	w1, w20, w0
    51a0:	mov	w0, #0x23a7                	// #9127
    51a4:	movk	w0, #0xab94, lsl #16
    51a8:	add	w20, w1, w0
    51ac:	ror	w20, w20, #17
    51b0:	add	w20, w20, w19
    51b4:	mvn	w0, w22
    51b8:	orr	w0, w20, w0
    51bc:	eor	w1, w19, w0
    51c0:	ldr	x0, [sp, #32]
    51c4:	add	x0, x0, #0x14
    51c8:	ldr	w0, [x0]
    51cc:	add	w0, w1, w0
    51d0:	add	w1, w21, w0
    51d4:	mov	w0, #0xa039                	// #41017
    51d8:	movk	w0, #0xfc93, lsl #16
    51dc:	add	w21, w1, w0
    51e0:	ror	w21, w21, #11
    51e4:	add	w21, w21, w20
    51e8:	mvn	w0, w19
    51ec:	orr	w0, w21, w0
    51f0:	eor	w1, w20, w0
    51f4:	ldr	x0, [sp, #32]
    51f8:	add	x0, x0, #0x30
    51fc:	ldr	w0, [x0]
    5200:	add	w0, w1, w0
    5204:	add	w1, w22, w0
    5208:	mov	w0, #0x59c3                	// #22979
    520c:	movk	w0, #0x655b, lsl #16
    5210:	add	w22, w1, w0
    5214:	ror	w22, w22, #26
    5218:	add	w22, w22, w21
    521c:	mvn	w0, w20
    5220:	orr	w0, w22, w0
    5224:	eor	w1, w21, w0
    5228:	ldr	x0, [sp, #32]
    522c:	add	x0, x0, #0xc
    5230:	ldr	w0, [x0]
    5234:	add	w0, w1, w0
    5238:	add	w1, w19, w0
    523c:	mov	w0, #0xcc92                	// #52370
    5240:	movk	w0, #0x8f0c, lsl #16
    5244:	add	w19, w1, w0
    5248:	ror	w19, w19, #22
    524c:	add	w19, w19, w22
    5250:	mvn	w0, w21
    5254:	orr	w0, w19, w0
    5258:	eor	w1, w22, w0
    525c:	ldr	x0, [sp, #32]
    5260:	add	x0, x0, #0x28
    5264:	ldr	w0, [x0]
    5268:	add	w0, w1, w0
    526c:	add	w1, w20, w0
    5270:	mov	w0, #0xf47d                	// #62589
    5274:	movk	w0, #0xffef, lsl #16
    5278:	add	w20, w1, w0
    527c:	ror	w20, w20, #17
    5280:	add	w20, w20, w19
    5284:	mvn	w0, w22
    5288:	orr	w0, w20, w0
    528c:	eor	w1, w19, w0
    5290:	ldr	x0, [sp, #32]
    5294:	add	x0, x0, #0x4
    5298:	ldr	w0, [x0]
    529c:	add	w0, w1, w0
    52a0:	add	w1, w21, w0
    52a4:	mov	w0, #0x5dd1                	// #24017
    52a8:	movk	w0, #0x8584, lsl #16
    52ac:	add	w21, w1, w0
    52b0:	ror	w21, w21, #11
    52b4:	add	w21, w21, w20
    52b8:	mvn	w0, w19
    52bc:	orr	w0, w21, w0
    52c0:	eor	w1, w20, w0
    52c4:	ldr	x0, [sp, #32]
    52c8:	add	x0, x0, #0x20
    52cc:	ldr	w0, [x0]
    52d0:	add	w0, w1, w0
    52d4:	add	w1, w22, w0
    52d8:	mov	w0, #0x7e4f                	// #32335
    52dc:	movk	w0, #0x6fa8, lsl #16
    52e0:	add	w22, w1, w0
    52e4:	ror	w22, w22, #26
    52e8:	add	w22, w22, w21
    52ec:	mvn	w0, w20
    52f0:	orr	w0, w22, w0
    52f4:	eor	w1, w21, w0
    52f8:	ldr	x0, [sp, #32]
    52fc:	add	x0, x0, #0x3c
    5300:	ldr	w0, [x0]
    5304:	add	w0, w1, w0
    5308:	add	w1, w19, w0
    530c:	mov	w0, #0xe6e0                	// #59104
    5310:	movk	w0, #0xfe2c, lsl #16
    5314:	add	w19, w1, w0
    5318:	ror	w19, w19, #22
    531c:	add	w19, w19, w22
    5320:	mvn	w0, w21
    5324:	orr	w0, w19, w0
    5328:	eor	w1, w22, w0
    532c:	ldr	x0, [sp, #32]
    5330:	add	x0, x0, #0x18
    5334:	ldr	w0, [x0]
    5338:	add	w0, w1, w0
    533c:	add	w1, w20, w0
    5340:	mov	w0, #0x4314                	// #17172
    5344:	movk	w0, #0xa301, lsl #16
    5348:	add	w20, w1, w0
    534c:	ror	w20, w20, #17
    5350:	add	w20, w20, w19
    5354:	mvn	w0, w22
    5358:	orr	w0, w20, w0
    535c:	eor	w1, w19, w0
    5360:	ldr	x0, [sp, #32]
    5364:	add	x0, x0, #0x34
    5368:	ldr	w0, [x0]
    536c:	add	w0, w1, w0
    5370:	add	w1, w21, w0
    5374:	mov	w0, #0x11a1                	// #4513
    5378:	movk	w0, #0x4e08, lsl #16
    537c:	add	w21, w1, w0
    5380:	ror	w21, w21, #11
    5384:	add	w21, w21, w20
    5388:	mvn	w0, w19
    538c:	orr	w0, w21, w0
    5390:	eor	w1, w20, w0
    5394:	ldr	x0, [sp, #32]
    5398:	add	x0, x0, #0x10
    539c:	ldr	w0, [x0]
    53a0:	add	w0, w1, w0
    53a4:	add	w1, w22, w0
    53a8:	mov	w0, #0x7e82                	// #32386
    53ac:	movk	w0, #0xf753, lsl #16
    53b0:	add	w22, w1, w0
    53b4:	ror	w22, w22, #26
    53b8:	add	w22, w22, w21
    53bc:	mvn	w0, w20
    53c0:	orr	w0, w22, w0
    53c4:	eor	w1, w21, w0
    53c8:	ldr	x0, [sp, #32]
    53cc:	add	x0, x0, #0x2c
    53d0:	ldr	w0, [x0]
    53d4:	add	w0, w1, w0
    53d8:	add	w1, w19, w0
    53dc:	mov	w0, #0xf235                	// #62005
    53e0:	movk	w0, #0xbd3a, lsl #16
    53e4:	add	w19, w1, w0
    53e8:	ror	w19, w19, #22
    53ec:	add	w19, w19, w22
    53f0:	mvn	w0, w21
    53f4:	orr	w0, w19, w0
    53f8:	eor	w1, w22, w0
    53fc:	ldr	x0, [sp, #32]
    5400:	add	x0, x0, #0x8
    5404:	ldr	w0, [x0]
    5408:	add	w0, w1, w0
    540c:	add	w1, w20, w0
    5410:	mov	w0, #0xd2bb                	// #53947
    5414:	movk	w0, #0x2ad7, lsl #16
    5418:	add	w20, w1, w0
    541c:	ror	w20, w20, #17
    5420:	add	w20, w20, w19
    5424:	mvn	w0, w22
    5428:	orr	w0, w20, w0
    542c:	eor	w1, w19, w0
    5430:	ldr	x0, [sp, #32]
    5434:	add	x0, x0, #0x24
    5438:	ldr	w0, [x0]
    543c:	add	w0, w1, w0
    5440:	add	w1, w21, w0
    5444:	mov	w0, #0xd391                	// #54161
    5448:	movk	w0, #0xeb86, lsl #16
    544c:	add	w21, w1, w0
    5450:	ror	w21, w21, #11
    5454:	add	w21, w21, w20
    5458:	ldr	x0, [sp, #40]
    545c:	ldr	w0, [x0]
    5460:	add	w1, w22, w0
    5464:	ldr	x0, [sp, #40]
    5468:	str	w1, [x0]
    546c:	ldr	x0, [sp, #40]
    5470:	add	x0, x0, #0x4
    5474:	ldr	w1, [x0]
    5478:	ldr	x0, [sp, #40]
    547c:	add	x0, x0, #0x4
    5480:	add	w1, w21, w1
    5484:	str	w1, [x0]
    5488:	ldr	x0, [sp, #40]
    548c:	add	x0, x0, #0x8
    5490:	ldr	w1, [x0]
    5494:	ldr	x0, [sp, #40]
    5498:	add	x0, x0, #0x8
    549c:	add	w1, w20, w1
    54a0:	str	w1, [x0]
    54a4:	ldr	x0, [sp, #40]
    54a8:	add	x0, x0, #0xc
    54ac:	ldr	w1, [x0]
    54b0:	ldr	x0, [sp, #40]
    54b4:	add	x0, x0, #0xc
    54b8:	add	w1, w19, w1
    54bc:	str	w1, [x0]
    54c0:	nop
    54c4:	ldp	x21, x22, [sp, #16]
    54c8:	ldp	x19, x20, [sp], #48
    54cc:	ret
    54d0:	stp	x29, x30, [sp, #-128]!
    54d4:	mov	x29, sp
    54d8:	str	x0, [sp, #24]
    54dc:	str	x1, [sp, #16]
    54e0:	ldr	x1, [sp, #16]
    54e4:	add	x0, sp, #0x28
    54e8:	ldp	x2, x3, [x1]
    54ec:	stp	x2, x3, [x0]
    54f0:	ldp	x2, x3, [x1, #16]
    54f4:	stp	x2, x3, [x0, #16]
    54f8:	ldp	x2, x3, [x1, #32]
    54fc:	stp	x2, x3, [x0, #32]
    5500:	ldp	x2, x3, [x1, #48]
    5504:	stp	x2, x3, [x0, #48]
    5508:	ldr	x0, [sp, #24]
    550c:	ldr	w0, [x0]
    5510:	str	w0, [sp, #124]
    5514:	ldr	x0, [sp, #24]
    5518:	ldr	w0, [x0, #4]
    551c:	str	w0, [sp, #120]
    5520:	ldr	x0, [sp, #24]
    5524:	ldr	w0, [x0, #8]
    5528:	str	w0, [sp, #116]
    552c:	ldr	x0, [sp, #24]
    5530:	ldr	w0, [x0, #12]
    5534:	str	w0, [sp, #112]
    5538:	ldr	x0, [sp, #24]
    553c:	ldr	w0, [x0, #16]
    5540:	str	w0, [sp, #108]
    5544:	ldr	w1, [sp, #116]
    5548:	ldr	w0, [sp, #112]
    554c:	eor	w1, w1, w0
    5550:	ldr	w0, [sp, #120]
    5554:	and	w1, w1, w0
    5558:	ldr	w0, [sp, #112]
    555c:	eor	w1, w1, w0
    5560:	ldr	w0, [sp, #40]
    5564:	ror	w0, w0, #8
    5568:	and	w2, w0, #0xff00ff00
    556c:	ldr	w0, [sp, #40]
    5570:	ror	w0, w0, #24
    5574:	and	w0, w0, #0xff00ff
    5578:	orr	w0, w2, w0
    557c:	str	w0, [sp, #40]
    5580:	ldr	w0, [sp, #40]
    5584:	add	w1, w1, w0
    5588:	ldr	w0, [sp, #124]
    558c:	ror	w0, w0, #27
    5590:	add	w1, w1, w0
    5594:	mov	w0, #0x7999                	// #31129
    5598:	movk	w0, #0x5a82, lsl #16
    559c:	add	w0, w1, w0
    55a0:	ldr	w1, [sp, #108]
    55a4:	add	w0, w1, w0
    55a8:	str	w0, [sp, #108]
    55ac:	ldr	w0, [sp, #120]
    55b0:	ror	w0, w0, #2
    55b4:	str	w0, [sp, #120]
    55b8:	ldr	w1, [sp, #120]
    55bc:	ldr	w0, [sp, #116]
    55c0:	eor	w1, w1, w0
    55c4:	ldr	w0, [sp, #124]
    55c8:	and	w1, w1, w0
    55cc:	ldr	w0, [sp, #116]
    55d0:	eor	w1, w1, w0
    55d4:	ldr	w0, [sp, #44]
    55d8:	ror	w0, w0, #8
    55dc:	and	w2, w0, #0xff00ff00
    55e0:	ldr	w0, [sp, #44]
    55e4:	ror	w0, w0, #24
    55e8:	and	w0, w0, #0xff00ff
    55ec:	orr	w0, w2, w0
    55f0:	str	w0, [sp, #44]
    55f4:	ldr	w0, [sp, #44]
    55f8:	add	w1, w1, w0
    55fc:	ldr	w0, [sp, #108]
    5600:	ror	w0, w0, #27
    5604:	add	w1, w1, w0
    5608:	mov	w0, #0x7999                	// #31129
    560c:	movk	w0, #0x5a82, lsl #16
    5610:	add	w0, w1, w0
    5614:	ldr	w1, [sp, #112]
    5618:	add	w0, w1, w0
    561c:	str	w0, [sp, #112]
    5620:	ldr	w0, [sp, #124]
    5624:	ror	w0, w0, #2
    5628:	str	w0, [sp, #124]
    562c:	ldr	w1, [sp, #124]
    5630:	ldr	w0, [sp, #120]
    5634:	eor	w1, w1, w0
    5638:	ldr	w0, [sp, #108]
    563c:	and	w1, w1, w0
    5640:	ldr	w0, [sp, #120]
    5644:	eor	w1, w1, w0
    5648:	ldr	w0, [sp, #48]
    564c:	ror	w0, w0, #8
    5650:	and	w2, w0, #0xff00ff00
    5654:	ldr	w0, [sp, #48]
    5658:	ror	w0, w0, #24
    565c:	and	w0, w0, #0xff00ff
    5660:	orr	w0, w2, w0
    5664:	str	w0, [sp, #48]
    5668:	ldr	w0, [sp, #48]
    566c:	add	w1, w1, w0
    5670:	ldr	w0, [sp, #112]
    5674:	ror	w0, w0, #27
    5678:	add	w1, w1, w0
    567c:	mov	w0, #0x7999                	// #31129
    5680:	movk	w0, #0x5a82, lsl #16
    5684:	add	w0, w1, w0
    5688:	ldr	w1, [sp, #116]
    568c:	add	w0, w1, w0
    5690:	str	w0, [sp, #116]
    5694:	ldr	w0, [sp, #108]
    5698:	ror	w0, w0, #2
    569c:	str	w0, [sp, #108]
    56a0:	ldr	w1, [sp, #108]
    56a4:	ldr	w0, [sp, #124]
    56a8:	eor	w1, w1, w0
    56ac:	ldr	w0, [sp, #112]
    56b0:	and	w1, w1, w0
    56b4:	ldr	w0, [sp, #124]
    56b8:	eor	w1, w1, w0
    56bc:	ldr	w0, [sp, #52]
    56c0:	ror	w0, w0, #8
    56c4:	and	w2, w0, #0xff00ff00
    56c8:	ldr	w0, [sp, #52]
    56cc:	ror	w0, w0, #24
    56d0:	and	w0, w0, #0xff00ff
    56d4:	orr	w0, w2, w0
    56d8:	str	w0, [sp, #52]
    56dc:	ldr	w0, [sp, #52]
    56e0:	add	w1, w1, w0
    56e4:	ldr	w0, [sp, #116]
    56e8:	ror	w0, w0, #27
    56ec:	add	w1, w1, w0
    56f0:	mov	w0, #0x7999                	// #31129
    56f4:	movk	w0, #0x5a82, lsl #16
    56f8:	add	w0, w1, w0
    56fc:	ldr	w1, [sp, #120]
    5700:	add	w0, w1, w0
    5704:	str	w0, [sp, #120]
    5708:	ldr	w0, [sp, #112]
    570c:	ror	w0, w0, #2
    5710:	str	w0, [sp, #112]
    5714:	ldr	w1, [sp, #112]
    5718:	ldr	w0, [sp, #108]
    571c:	eor	w1, w1, w0
    5720:	ldr	w0, [sp, #116]
    5724:	and	w1, w1, w0
    5728:	ldr	w0, [sp, #108]
    572c:	eor	w1, w1, w0
    5730:	ldr	w0, [sp, #56]
    5734:	ror	w0, w0, #8
    5738:	and	w2, w0, #0xff00ff00
    573c:	ldr	w0, [sp, #56]
    5740:	ror	w0, w0, #24
    5744:	and	w0, w0, #0xff00ff
    5748:	orr	w0, w2, w0
    574c:	str	w0, [sp, #56]
    5750:	ldr	w0, [sp, #56]
    5754:	add	w1, w1, w0
    5758:	ldr	w0, [sp, #120]
    575c:	ror	w0, w0, #27
    5760:	add	w1, w1, w0
    5764:	mov	w0, #0x7999                	// #31129
    5768:	movk	w0, #0x5a82, lsl #16
    576c:	add	w0, w1, w0
    5770:	ldr	w1, [sp, #124]
    5774:	add	w0, w1, w0
    5778:	str	w0, [sp, #124]
    577c:	ldr	w0, [sp, #116]
    5780:	ror	w0, w0, #2
    5784:	str	w0, [sp, #116]
    5788:	ldr	w1, [sp, #116]
    578c:	ldr	w0, [sp, #112]
    5790:	eor	w1, w1, w0
    5794:	ldr	w0, [sp, #120]
    5798:	and	w1, w1, w0
    579c:	ldr	w0, [sp, #112]
    57a0:	eor	w1, w1, w0
    57a4:	ldr	w0, [sp, #60]
    57a8:	ror	w0, w0, #8
    57ac:	and	w2, w0, #0xff00ff00
    57b0:	ldr	w0, [sp, #60]
    57b4:	ror	w0, w0, #24
    57b8:	and	w0, w0, #0xff00ff
    57bc:	orr	w0, w2, w0
    57c0:	str	w0, [sp, #60]
    57c4:	ldr	w0, [sp, #60]
    57c8:	add	w1, w1, w0
    57cc:	ldr	w0, [sp, #124]
    57d0:	ror	w0, w0, #27
    57d4:	add	w1, w1, w0
    57d8:	mov	w0, #0x7999                	// #31129
    57dc:	movk	w0, #0x5a82, lsl #16
    57e0:	add	w0, w1, w0
    57e4:	ldr	w1, [sp, #108]
    57e8:	add	w0, w1, w0
    57ec:	str	w0, [sp, #108]
    57f0:	ldr	w0, [sp, #120]
    57f4:	ror	w0, w0, #2
    57f8:	str	w0, [sp, #120]
    57fc:	ldr	w1, [sp, #120]
    5800:	ldr	w0, [sp, #116]
    5804:	eor	w1, w1, w0
    5808:	ldr	w0, [sp, #124]
    580c:	and	w1, w1, w0
    5810:	ldr	w0, [sp, #116]
    5814:	eor	w1, w1, w0
    5818:	ldr	w0, [sp, #64]
    581c:	ror	w0, w0, #8
    5820:	and	w2, w0, #0xff00ff00
    5824:	ldr	w0, [sp, #64]
    5828:	ror	w0, w0, #24
    582c:	and	w0, w0, #0xff00ff
    5830:	orr	w0, w2, w0
    5834:	str	w0, [sp, #64]
    5838:	ldr	w0, [sp, #64]
    583c:	add	w1, w1, w0
    5840:	ldr	w0, [sp, #108]
    5844:	ror	w0, w0, #27
    5848:	add	w1, w1, w0
    584c:	mov	w0, #0x7999                	// #31129
    5850:	movk	w0, #0x5a82, lsl #16
    5854:	add	w0, w1, w0
    5858:	ldr	w1, [sp, #112]
    585c:	add	w0, w1, w0
    5860:	str	w0, [sp, #112]
    5864:	ldr	w0, [sp, #124]
    5868:	ror	w0, w0, #2
    586c:	str	w0, [sp, #124]
    5870:	ldr	w1, [sp, #124]
    5874:	ldr	w0, [sp, #120]
    5878:	eor	w1, w1, w0
    587c:	ldr	w0, [sp, #108]
    5880:	and	w1, w1, w0
    5884:	ldr	w0, [sp, #120]
    5888:	eor	w1, w1, w0
    588c:	ldr	w0, [sp, #68]
    5890:	ror	w0, w0, #8
    5894:	and	w2, w0, #0xff00ff00
    5898:	ldr	w0, [sp, #68]
    589c:	ror	w0, w0, #24
    58a0:	and	w0, w0, #0xff00ff
    58a4:	orr	w0, w2, w0
    58a8:	str	w0, [sp, #68]
    58ac:	ldr	w0, [sp, #68]
    58b0:	add	w1, w1, w0
    58b4:	ldr	w0, [sp, #112]
    58b8:	ror	w0, w0, #27
    58bc:	add	w1, w1, w0
    58c0:	mov	w0, #0x7999                	// #31129
    58c4:	movk	w0, #0x5a82, lsl #16
    58c8:	add	w0, w1, w0
    58cc:	ldr	w1, [sp, #116]
    58d0:	add	w0, w1, w0
    58d4:	str	w0, [sp, #116]
    58d8:	ldr	w0, [sp, #108]
    58dc:	ror	w0, w0, #2
    58e0:	str	w0, [sp, #108]
    58e4:	ldr	w1, [sp, #108]
    58e8:	ldr	w0, [sp, #124]
    58ec:	eor	w1, w1, w0
    58f0:	ldr	w0, [sp, #112]
    58f4:	and	w1, w1, w0
    58f8:	ldr	w0, [sp, #124]
    58fc:	eor	w1, w1, w0
    5900:	ldr	w0, [sp, #72]
    5904:	ror	w0, w0, #8
    5908:	and	w2, w0, #0xff00ff00
    590c:	ldr	w0, [sp, #72]
    5910:	ror	w0, w0, #24
    5914:	and	w0, w0, #0xff00ff
    5918:	orr	w0, w2, w0
    591c:	str	w0, [sp, #72]
    5920:	ldr	w0, [sp, #72]
    5924:	add	w1, w1, w0
    5928:	ldr	w0, [sp, #116]
    592c:	ror	w0, w0, #27
    5930:	add	w1, w1, w0
    5934:	mov	w0, #0x7999                	// #31129
    5938:	movk	w0, #0x5a82, lsl #16
    593c:	add	w0, w1, w0
    5940:	ldr	w1, [sp, #120]
    5944:	add	w0, w1, w0
    5948:	str	w0, [sp, #120]
    594c:	ldr	w0, [sp, #112]
    5950:	ror	w0, w0, #2
    5954:	str	w0, [sp, #112]
    5958:	ldr	w1, [sp, #112]
    595c:	ldr	w0, [sp, #108]
    5960:	eor	w1, w1, w0
    5964:	ldr	w0, [sp, #116]
    5968:	and	w1, w1, w0
    596c:	ldr	w0, [sp, #108]
    5970:	eor	w1, w1, w0
    5974:	ldr	w0, [sp, #76]
    5978:	ror	w0, w0, #8
    597c:	and	w2, w0, #0xff00ff00
    5980:	ldr	w0, [sp, #76]
    5984:	ror	w0, w0, #24
    5988:	and	w0, w0, #0xff00ff
    598c:	orr	w0, w2, w0
    5990:	str	w0, [sp, #76]
    5994:	ldr	w0, [sp, #76]
    5998:	add	w1, w1, w0
    599c:	ldr	w0, [sp, #120]
    59a0:	ror	w0, w0, #27
    59a4:	add	w1, w1, w0
    59a8:	mov	w0, #0x7999                	// #31129
    59ac:	movk	w0, #0x5a82, lsl #16
    59b0:	add	w0, w1, w0
    59b4:	ldr	w1, [sp, #124]
    59b8:	add	w0, w1, w0
    59bc:	str	w0, [sp, #124]
    59c0:	ldr	w0, [sp, #116]
    59c4:	ror	w0, w0, #2
    59c8:	str	w0, [sp, #116]
    59cc:	ldr	w1, [sp, #116]
    59d0:	ldr	w0, [sp, #112]
    59d4:	eor	w1, w1, w0
    59d8:	ldr	w0, [sp, #120]
    59dc:	and	w1, w1, w0
    59e0:	ldr	w0, [sp, #112]
    59e4:	eor	w1, w1, w0
    59e8:	ldr	w0, [sp, #80]
    59ec:	ror	w0, w0, #8
    59f0:	and	w2, w0, #0xff00ff00
    59f4:	ldr	w0, [sp, #80]
    59f8:	ror	w0, w0, #24
    59fc:	and	w0, w0, #0xff00ff
    5a00:	orr	w0, w2, w0
    5a04:	str	w0, [sp, #80]
    5a08:	ldr	w0, [sp, #80]
    5a0c:	add	w1, w1, w0
    5a10:	ldr	w0, [sp, #124]
    5a14:	ror	w0, w0, #27
    5a18:	add	w1, w1, w0
    5a1c:	mov	w0, #0x7999                	// #31129
    5a20:	movk	w0, #0x5a82, lsl #16
    5a24:	add	w0, w1, w0
    5a28:	ldr	w1, [sp, #108]
    5a2c:	add	w0, w1, w0
    5a30:	str	w0, [sp, #108]
    5a34:	ldr	w0, [sp, #120]
    5a38:	ror	w0, w0, #2
    5a3c:	str	w0, [sp, #120]
    5a40:	ldr	w1, [sp, #120]
    5a44:	ldr	w0, [sp, #116]
    5a48:	eor	w1, w1, w0
    5a4c:	ldr	w0, [sp, #124]
    5a50:	and	w1, w1, w0
    5a54:	ldr	w0, [sp, #116]
    5a58:	eor	w1, w1, w0
    5a5c:	ldr	w0, [sp, #84]
    5a60:	ror	w0, w0, #8
    5a64:	and	w2, w0, #0xff00ff00
    5a68:	ldr	w0, [sp, #84]
    5a6c:	ror	w0, w0, #24
    5a70:	and	w0, w0, #0xff00ff
    5a74:	orr	w0, w2, w0
    5a78:	str	w0, [sp, #84]
    5a7c:	ldr	w0, [sp, #84]
    5a80:	add	w1, w1, w0
    5a84:	ldr	w0, [sp, #108]
    5a88:	ror	w0, w0, #27
    5a8c:	add	w1, w1, w0
    5a90:	mov	w0, #0x7999                	// #31129
    5a94:	movk	w0, #0x5a82, lsl #16
    5a98:	add	w0, w1, w0
    5a9c:	ldr	w1, [sp, #112]
    5aa0:	add	w0, w1, w0
    5aa4:	str	w0, [sp, #112]
    5aa8:	ldr	w0, [sp, #124]
    5aac:	ror	w0, w0, #2
    5ab0:	str	w0, [sp, #124]
    5ab4:	ldr	w1, [sp, #124]
    5ab8:	ldr	w0, [sp, #120]
    5abc:	eor	w1, w1, w0
    5ac0:	ldr	w0, [sp, #108]
    5ac4:	and	w1, w1, w0
    5ac8:	ldr	w0, [sp, #120]
    5acc:	eor	w1, w1, w0
    5ad0:	ldr	w0, [sp, #88]
    5ad4:	ror	w0, w0, #8
    5ad8:	and	w2, w0, #0xff00ff00
    5adc:	ldr	w0, [sp, #88]
    5ae0:	ror	w0, w0, #24
    5ae4:	and	w0, w0, #0xff00ff
    5ae8:	orr	w0, w2, w0
    5aec:	str	w0, [sp, #88]
    5af0:	ldr	w0, [sp, #88]
    5af4:	add	w1, w1, w0
    5af8:	ldr	w0, [sp, #112]
    5afc:	ror	w0, w0, #27
    5b00:	add	w1, w1, w0
    5b04:	mov	w0, #0x7999                	// #31129
    5b08:	movk	w0, #0x5a82, lsl #16
    5b0c:	add	w0, w1, w0
    5b10:	ldr	w1, [sp, #116]
    5b14:	add	w0, w1, w0
    5b18:	str	w0, [sp, #116]
    5b1c:	ldr	w0, [sp, #108]
    5b20:	ror	w0, w0, #2
    5b24:	str	w0, [sp, #108]
    5b28:	ldr	w1, [sp, #108]
    5b2c:	ldr	w0, [sp, #124]
    5b30:	eor	w1, w1, w0
    5b34:	ldr	w0, [sp, #112]
    5b38:	and	w1, w1, w0
    5b3c:	ldr	w0, [sp, #124]
    5b40:	eor	w1, w1, w0
    5b44:	ldr	w0, [sp, #92]
    5b48:	ror	w0, w0, #8
    5b4c:	and	w2, w0, #0xff00ff00
    5b50:	ldr	w0, [sp, #92]
    5b54:	ror	w0, w0, #24
    5b58:	and	w0, w0, #0xff00ff
    5b5c:	orr	w0, w2, w0
    5b60:	str	w0, [sp, #92]
    5b64:	ldr	w0, [sp, #92]
    5b68:	add	w1, w1, w0
    5b6c:	ldr	w0, [sp, #116]
    5b70:	ror	w0, w0, #27
    5b74:	add	w1, w1, w0
    5b78:	mov	w0, #0x7999                	// #31129
    5b7c:	movk	w0, #0x5a82, lsl #16
    5b80:	add	w0, w1, w0
    5b84:	ldr	w1, [sp, #120]
    5b88:	add	w0, w1, w0
    5b8c:	str	w0, [sp, #120]
    5b90:	ldr	w0, [sp, #112]
    5b94:	ror	w0, w0, #2
    5b98:	str	w0, [sp, #112]
    5b9c:	ldr	w1, [sp, #112]
    5ba0:	ldr	w0, [sp, #108]
    5ba4:	eor	w1, w1, w0
    5ba8:	ldr	w0, [sp, #116]
    5bac:	and	w1, w1, w0
    5bb0:	ldr	w0, [sp, #108]
    5bb4:	eor	w1, w1, w0
    5bb8:	ldr	w0, [sp, #96]
    5bbc:	ror	w0, w0, #8
    5bc0:	and	w2, w0, #0xff00ff00
    5bc4:	ldr	w0, [sp, #96]
    5bc8:	ror	w0, w0, #24
    5bcc:	and	w0, w0, #0xff00ff
    5bd0:	orr	w0, w2, w0
    5bd4:	str	w0, [sp, #96]
    5bd8:	ldr	w0, [sp, #96]
    5bdc:	add	w1, w1, w0
    5be0:	ldr	w0, [sp, #120]
    5be4:	ror	w0, w0, #27
    5be8:	add	w1, w1, w0
    5bec:	mov	w0, #0x7999                	// #31129
    5bf0:	movk	w0, #0x5a82, lsl #16
    5bf4:	add	w0, w1, w0
    5bf8:	ldr	w1, [sp, #124]
    5bfc:	add	w0, w1, w0
    5c00:	str	w0, [sp, #124]
    5c04:	ldr	w0, [sp, #116]
    5c08:	ror	w0, w0, #2
    5c0c:	str	w0, [sp, #116]
    5c10:	ldr	w1, [sp, #116]
    5c14:	ldr	w0, [sp, #112]
    5c18:	eor	w1, w1, w0
    5c1c:	ldr	w0, [sp, #120]
    5c20:	and	w1, w1, w0
    5c24:	ldr	w0, [sp, #112]
    5c28:	eor	w1, w1, w0
    5c2c:	ldr	w0, [sp, #100]
    5c30:	ror	w0, w0, #8
    5c34:	and	w2, w0, #0xff00ff00
    5c38:	ldr	w0, [sp, #100]
    5c3c:	ror	w0, w0, #24
    5c40:	and	w0, w0, #0xff00ff
    5c44:	orr	w0, w2, w0
    5c48:	str	w0, [sp, #100]
    5c4c:	ldr	w0, [sp, #100]
    5c50:	add	w1, w1, w0
    5c54:	ldr	w0, [sp, #124]
    5c58:	ror	w0, w0, #27
    5c5c:	add	w1, w1, w0
    5c60:	mov	w0, #0x7999                	// #31129
    5c64:	movk	w0, #0x5a82, lsl #16
    5c68:	add	w0, w1, w0
    5c6c:	ldr	w1, [sp, #108]
    5c70:	add	w0, w1, w0
    5c74:	str	w0, [sp, #108]
    5c78:	ldr	w0, [sp, #120]
    5c7c:	ror	w0, w0, #2
    5c80:	str	w0, [sp, #120]
    5c84:	ldr	w1, [sp, #120]
    5c88:	ldr	w0, [sp, #116]
    5c8c:	eor	w1, w1, w0
    5c90:	ldr	w0, [sp, #124]
    5c94:	and	w1, w1, w0
    5c98:	ldr	w0, [sp, #116]
    5c9c:	eor	w1, w1, w0
    5ca0:	ldr	w2, [sp, #92]
    5ca4:	ldr	w0, [sp, #72]
    5ca8:	eor	w2, w2, w0
    5cac:	ldr	w0, [sp, #48]
    5cb0:	eor	w2, w2, w0
    5cb4:	ldr	w0, [sp, #40]
    5cb8:	eor	w0, w2, w0
    5cbc:	ror	w0, w0, #31
    5cc0:	str	w0, [sp, #40]
    5cc4:	ldr	w0, [sp, #40]
    5cc8:	add	w1, w1, w0
    5ccc:	ldr	w0, [sp, #108]
    5cd0:	ror	w0, w0, #27
    5cd4:	add	w1, w1, w0
    5cd8:	mov	w0, #0x7999                	// #31129
    5cdc:	movk	w0, #0x5a82, lsl #16
    5ce0:	add	w0, w1, w0
    5ce4:	ldr	w1, [sp, #112]
    5ce8:	add	w0, w1, w0
    5cec:	str	w0, [sp, #112]
    5cf0:	ldr	w0, [sp, #124]
    5cf4:	ror	w0, w0, #2
    5cf8:	str	w0, [sp, #124]
    5cfc:	ldr	w1, [sp, #124]
    5d00:	ldr	w0, [sp, #120]
    5d04:	eor	w1, w1, w0
    5d08:	ldr	w0, [sp, #108]
    5d0c:	and	w1, w1, w0
    5d10:	ldr	w0, [sp, #120]
    5d14:	eor	w1, w1, w0
    5d18:	ldr	w2, [sp, #96]
    5d1c:	ldr	w0, [sp, #76]
    5d20:	eor	w2, w2, w0
    5d24:	ldr	w0, [sp, #52]
    5d28:	eor	w2, w2, w0
    5d2c:	ldr	w0, [sp, #44]
    5d30:	eor	w0, w2, w0
    5d34:	ror	w0, w0, #31
    5d38:	str	w0, [sp, #44]
    5d3c:	ldr	w0, [sp, #44]
    5d40:	add	w1, w1, w0
    5d44:	ldr	w0, [sp, #112]
    5d48:	ror	w0, w0, #27
    5d4c:	add	w1, w1, w0
    5d50:	mov	w0, #0x7999                	// #31129
    5d54:	movk	w0, #0x5a82, lsl #16
    5d58:	add	w0, w1, w0
    5d5c:	ldr	w1, [sp, #116]
    5d60:	add	w0, w1, w0
    5d64:	str	w0, [sp, #116]
    5d68:	ldr	w0, [sp, #108]
    5d6c:	ror	w0, w0, #2
    5d70:	str	w0, [sp, #108]
    5d74:	ldr	w1, [sp, #108]
    5d78:	ldr	w0, [sp, #124]
    5d7c:	eor	w1, w1, w0
    5d80:	ldr	w0, [sp, #112]
    5d84:	and	w1, w1, w0
    5d88:	ldr	w0, [sp, #124]
    5d8c:	eor	w1, w1, w0
    5d90:	ldr	w2, [sp, #100]
    5d94:	ldr	w0, [sp, #80]
    5d98:	eor	w2, w2, w0
    5d9c:	ldr	w0, [sp, #56]
    5da0:	eor	w2, w2, w0
    5da4:	ldr	w0, [sp, #48]
    5da8:	eor	w0, w2, w0
    5dac:	ror	w0, w0, #31
    5db0:	str	w0, [sp, #48]
    5db4:	ldr	w0, [sp, #48]
    5db8:	add	w1, w1, w0
    5dbc:	ldr	w0, [sp, #116]
    5dc0:	ror	w0, w0, #27
    5dc4:	add	w1, w1, w0
    5dc8:	mov	w0, #0x7999                	// #31129
    5dcc:	movk	w0, #0x5a82, lsl #16
    5dd0:	add	w0, w1, w0
    5dd4:	ldr	w1, [sp, #120]
    5dd8:	add	w0, w1, w0
    5ddc:	str	w0, [sp, #120]
    5de0:	ldr	w0, [sp, #112]
    5de4:	ror	w0, w0, #2
    5de8:	str	w0, [sp, #112]
    5dec:	ldr	w1, [sp, #112]
    5df0:	ldr	w0, [sp, #108]
    5df4:	eor	w1, w1, w0
    5df8:	ldr	w0, [sp, #116]
    5dfc:	and	w1, w1, w0
    5e00:	ldr	w0, [sp, #108]
    5e04:	eor	w1, w1, w0
    5e08:	ldr	w2, [sp, #40]
    5e0c:	ldr	w0, [sp, #84]
    5e10:	eor	w2, w2, w0
    5e14:	ldr	w0, [sp, #60]
    5e18:	eor	w2, w2, w0
    5e1c:	ldr	w0, [sp, #52]
    5e20:	eor	w0, w2, w0
    5e24:	ror	w0, w0, #31
    5e28:	str	w0, [sp, #52]
    5e2c:	ldr	w0, [sp, #52]
    5e30:	add	w1, w1, w0
    5e34:	ldr	w0, [sp, #120]
    5e38:	ror	w0, w0, #27
    5e3c:	add	w1, w1, w0
    5e40:	mov	w0, #0x7999                	// #31129
    5e44:	movk	w0, #0x5a82, lsl #16
    5e48:	add	w0, w1, w0
    5e4c:	ldr	w1, [sp, #124]
    5e50:	add	w0, w1, w0
    5e54:	str	w0, [sp, #124]
    5e58:	ldr	w0, [sp, #116]
    5e5c:	ror	w0, w0, #2
    5e60:	str	w0, [sp, #116]
    5e64:	ldr	w1, [sp, #120]
    5e68:	ldr	w0, [sp, #116]
    5e6c:	eor	w1, w1, w0
    5e70:	ldr	w0, [sp, #112]
    5e74:	eor	w1, w1, w0
    5e78:	ldr	w2, [sp, #44]
    5e7c:	ldr	w0, [sp, #88]
    5e80:	eor	w2, w2, w0
    5e84:	ldr	w0, [sp, #64]
    5e88:	eor	w2, w2, w0
    5e8c:	ldr	w0, [sp, #56]
    5e90:	eor	w0, w2, w0
    5e94:	ror	w0, w0, #31
    5e98:	str	w0, [sp, #56]
    5e9c:	ldr	w0, [sp, #56]
    5ea0:	add	w1, w1, w0
    5ea4:	ldr	w0, [sp, #124]
    5ea8:	ror	w0, w0, #27
    5eac:	add	w1, w1, w0
    5eb0:	mov	w0, #0xeba1                	// #60321
    5eb4:	movk	w0, #0x6ed9, lsl #16
    5eb8:	add	w0, w1, w0
    5ebc:	ldr	w1, [sp, #108]
    5ec0:	add	w0, w1, w0
    5ec4:	str	w0, [sp, #108]
    5ec8:	ldr	w0, [sp, #120]
    5ecc:	ror	w0, w0, #2
    5ed0:	str	w0, [sp, #120]
    5ed4:	ldr	w1, [sp, #124]
    5ed8:	ldr	w0, [sp, #120]
    5edc:	eor	w1, w1, w0
    5ee0:	ldr	w0, [sp, #116]
    5ee4:	eor	w1, w1, w0
    5ee8:	ldr	w2, [sp, #48]
    5eec:	ldr	w0, [sp, #92]
    5ef0:	eor	w2, w2, w0
    5ef4:	ldr	w0, [sp, #68]
    5ef8:	eor	w2, w2, w0
    5efc:	ldr	w0, [sp, #60]
    5f00:	eor	w0, w2, w0
    5f04:	ror	w0, w0, #31
    5f08:	str	w0, [sp, #60]
    5f0c:	ldr	w0, [sp, #60]
    5f10:	add	w1, w1, w0
    5f14:	ldr	w0, [sp, #108]
    5f18:	ror	w0, w0, #27
    5f1c:	add	w1, w1, w0
    5f20:	mov	w0, #0xeba1                	// #60321
    5f24:	movk	w0, #0x6ed9, lsl #16
    5f28:	add	w0, w1, w0
    5f2c:	ldr	w1, [sp, #112]
    5f30:	add	w0, w1, w0
    5f34:	str	w0, [sp, #112]
    5f38:	ldr	w0, [sp, #124]
    5f3c:	ror	w0, w0, #2
    5f40:	str	w0, [sp, #124]
    5f44:	ldr	w1, [sp, #108]
    5f48:	ldr	w0, [sp, #124]
    5f4c:	eor	w1, w1, w0
    5f50:	ldr	w0, [sp, #120]
    5f54:	eor	w1, w1, w0
    5f58:	ldr	w2, [sp, #52]
    5f5c:	ldr	w0, [sp, #96]
    5f60:	eor	w2, w2, w0
    5f64:	ldr	w0, [sp, #72]
    5f68:	eor	w2, w2, w0
    5f6c:	ldr	w0, [sp, #64]
    5f70:	eor	w0, w2, w0
    5f74:	ror	w0, w0, #31
    5f78:	str	w0, [sp, #64]
    5f7c:	ldr	w0, [sp, #64]
    5f80:	add	w1, w1, w0
    5f84:	ldr	w0, [sp, #112]
    5f88:	ror	w0, w0, #27
    5f8c:	add	w1, w1, w0
    5f90:	mov	w0, #0xeba1                	// #60321
    5f94:	movk	w0, #0x6ed9, lsl #16
    5f98:	add	w0, w1, w0
    5f9c:	ldr	w1, [sp, #116]
    5fa0:	add	w0, w1, w0
    5fa4:	str	w0, [sp, #116]
    5fa8:	ldr	w0, [sp, #108]
    5fac:	ror	w0, w0, #2
    5fb0:	str	w0, [sp, #108]
    5fb4:	ldr	w1, [sp, #112]
    5fb8:	ldr	w0, [sp, #108]
    5fbc:	eor	w1, w1, w0
    5fc0:	ldr	w0, [sp, #124]
    5fc4:	eor	w1, w1, w0
    5fc8:	ldr	w2, [sp, #56]
    5fcc:	ldr	w0, [sp, #100]
    5fd0:	eor	w2, w2, w0
    5fd4:	ldr	w0, [sp, #76]
    5fd8:	eor	w2, w2, w0
    5fdc:	ldr	w0, [sp, #68]
    5fe0:	eor	w0, w2, w0
    5fe4:	ror	w0, w0, #31
    5fe8:	str	w0, [sp, #68]
    5fec:	ldr	w0, [sp, #68]
    5ff0:	add	w1, w1, w0
    5ff4:	ldr	w0, [sp, #116]
    5ff8:	ror	w0, w0, #27
    5ffc:	add	w1, w1, w0
    6000:	mov	w0, #0xeba1                	// #60321
    6004:	movk	w0, #0x6ed9, lsl #16
    6008:	add	w0, w1, w0
    600c:	ldr	w1, [sp, #120]
    6010:	add	w0, w1, w0
    6014:	str	w0, [sp, #120]
    6018:	ldr	w0, [sp, #112]
    601c:	ror	w0, w0, #2
    6020:	str	w0, [sp, #112]
    6024:	ldr	w1, [sp, #116]
    6028:	ldr	w0, [sp, #112]
    602c:	eor	w1, w1, w0
    6030:	ldr	w0, [sp, #108]
    6034:	eor	w1, w1, w0
    6038:	ldr	w2, [sp, #60]
    603c:	ldr	w0, [sp, #40]
    6040:	eor	w2, w2, w0
    6044:	ldr	w0, [sp, #80]
    6048:	eor	w2, w2, w0
    604c:	ldr	w0, [sp, #72]
    6050:	eor	w0, w2, w0
    6054:	ror	w0, w0, #31
    6058:	str	w0, [sp, #72]
    605c:	ldr	w0, [sp, #72]
    6060:	add	w1, w1, w0
    6064:	ldr	w0, [sp, #120]
    6068:	ror	w0, w0, #27
    606c:	add	w1, w1, w0
    6070:	mov	w0, #0xeba1                	// #60321
    6074:	movk	w0, #0x6ed9, lsl #16
    6078:	add	w0, w1, w0
    607c:	ldr	w1, [sp, #124]
    6080:	add	w0, w1, w0
    6084:	str	w0, [sp, #124]
    6088:	ldr	w0, [sp, #116]
    608c:	ror	w0, w0, #2
    6090:	str	w0, [sp, #116]
    6094:	ldr	w1, [sp, #120]
    6098:	ldr	w0, [sp, #116]
    609c:	eor	w1, w1, w0
    60a0:	ldr	w0, [sp, #112]
    60a4:	eor	w1, w1, w0
    60a8:	ldr	w2, [sp, #64]
    60ac:	ldr	w0, [sp, #44]
    60b0:	eor	w2, w2, w0
    60b4:	ldr	w0, [sp, #84]
    60b8:	eor	w2, w2, w0
    60bc:	ldr	w0, [sp, #76]
    60c0:	eor	w0, w2, w0
    60c4:	ror	w0, w0, #31
    60c8:	str	w0, [sp, #76]
    60cc:	ldr	w0, [sp, #76]
    60d0:	add	w1, w1, w0
    60d4:	ldr	w0, [sp, #124]
    60d8:	ror	w0, w0, #27
    60dc:	add	w1, w1, w0
    60e0:	mov	w0, #0xeba1                	// #60321
    60e4:	movk	w0, #0x6ed9, lsl #16
    60e8:	add	w0, w1, w0
    60ec:	ldr	w1, [sp, #108]
    60f0:	add	w0, w1, w0
    60f4:	str	w0, [sp, #108]
    60f8:	ldr	w0, [sp, #120]
    60fc:	ror	w0, w0, #2
    6100:	str	w0, [sp, #120]
    6104:	ldr	w1, [sp, #124]
    6108:	ldr	w0, [sp, #120]
    610c:	eor	w1, w1, w0
    6110:	ldr	w0, [sp, #116]
    6114:	eor	w1, w1, w0
    6118:	ldr	w2, [sp, #68]
    611c:	ldr	w0, [sp, #48]
    6120:	eor	w2, w2, w0
    6124:	ldr	w0, [sp, #88]
    6128:	eor	w2, w2, w0
    612c:	ldr	w0, [sp, #80]
    6130:	eor	w0, w2, w0
    6134:	ror	w0, w0, #31
    6138:	str	w0, [sp, #80]
    613c:	ldr	w0, [sp, #80]
    6140:	add	w1, w1, w0
    6144:	ldr	w0, [sp, #108]
    6148:	ror	w0, w0, #27
    614c:	add	w1, w1, w0
    6150:	mov	w0, #0xeba1                	// #60321
    6154:	movk	w0, #0x6ed9, lsl #16
    6158:	add	w0, w1, w0
    615c:	ldr	w1, [sp, #112]
    6160:	add	w0, w1, w0
    6164:	str	w0, [sp, #112]
    6168:	ldr	w0, [sp, #124]
    616c:	ror	w0, w0, #2
    6170:	str	w0, [sp, #124]
    6174:	ldr	w1, [sp, #108]
    6178:	ldr	w0, [sp, #124]
    617c:	eor	w1, w1, w0
    6180:	ldr	w0, [sp, #120]
    6184:	eor	w1, w1, w0
    6188:	ldr	w2, [sp, #72]
    618c:	ldr	w0, [sp, #52]
    6190:	eor	w2, w2, w0
    6194:	ldr	w0, [sp, #92]
    6198:	eor	w2, w2, w0
    619c:	ldr	w0, [sp, #84]
    61a0:	eor	w0, w2, w0
    61a4:	ror	w0, w0, #31
    61a8:	str	w0, [sp, #84]
    61ac:	ldr	w0, [sp, #84]
    61b0:	add	w1, w1, w0
    61b4:	ldr	w0, [sp, #112]
    61b8:	ror	w0, w0, #27
    61bc:	add	w1, w1, w0
    61c0:	mov	w0, #0xeba1                	// #60321
    61c4:	movk	w0, #0x6ed9, lsl #16
    61c8:	add	w0, w1, w0
    61cc:	ldr	w1, [sp, #116]
    61d0:	add	w0, w1, w0
    61d4:	str	w0, [sp, #116]
    61d8:	ldr	w0, [sp, #108]
    61dc:	ror	w0, w0, #2
    61e0:	str	w0, [sp, #108]
    61e4:	ldr	w1, [sp, #112]
    61e8:	ldr	w0, [sp, #108]
    61ec:	eor	w1, w1, w0
    61f0:	ldr	w0, [sp, #124]
    61f4:	eor	w1, w1, w0
    61f8:	ldr	w2, [sp, #76]
    61fc:	ldr	w0, [sp, #56]
    6200:	eor	w2, w2, w0
    6204:	ldr	w0, [sp, #96]
    6208:	eor	w2, w2, w0
    620c:	ldr	w0, [sp, #88]
    6210:	eor	w0, w2, w0
    6214:	ror	w0, w0, #31
    6218:	str	w0, [sp, #88]
    621c:	ldr	w0, [sp, #88]
    6220:	add	w1, w1, w0
    6224:	ldr	w0, [sp, #116]
    6228:	ror	w0, w0, #27
    622c:	add	w1, w1, w0
    6230:	mov	w0, #0xeba1                	// #60321
    6234:	movk	w0, #0x6ed9, lsl #16
    6238:	add	w0, w1, w0
    623c:	ldr	w1, [sp, #120]
    6240:	add	w0, w1, w0
    6244:	str	w0, [sp, #120]
    6248:	ldr	w0, [sp, #112]
    624c:	ror	w0, w0, #2
    6250:	str	w0, [sp, #112]
    6254:	ldr	w1, [sp, #116]
    6258:	ldr	w0, [sp, #112]
    625c:	eor	w1, w1, w0
    6260:	ldr	w0, [sp, #108]
    6264:	eor	w1, w1, w0
    6268:	ldr	w2, [sp, #80]
    626c:	ldr	w0, [sp, #60]
    6270:	eor	w2, w2, w0
    6274:	ldr	w0, [sp, #100]
    6278:	eor	w2, w2, w0
    627c:	ldr	w0, [sp, #92]
    6280:	eor	w0, w2, w0
    6284:	ror	w0, w0, #31
    6288:	str	w0, [sp, #92]
    628c:	ldr	w0, [sp, #92]
    6290:	add	w1, w1, w0
    6294:	ldr	w0, [sp, #120]
    6298:	ror	w0, w0, #27
    629c:	add	w1, w1, w0
    62a0:	mov	w0, #0xeba1                	// #60321
    62a4:	movk	w0, #0x6ed9, lsl #16
    62a8:	add	w0, w1, w0
    62ac:	ldr	w1, [sp, #124]
    62b0:	add	w0, w1, w0
    62b4:	str	w0, [sp, #124]
    62b8:	ldr	w0, [sp, #116]
    62bc:	ror	w0, w0, #2
    62c0:	str	w0, [sp, #116]
    62c4:	ldr	w1, [sp, #120]
    62c8:	ldr	w0, [sp, #116]
    62cc:	eor	w1, w1, w0
    62d0:	ldr	w0, [sp, #112]
    62d4:	eor	w1, w1, w0
    62d8:	ldr	w2, [sp, #84]
    62dc:	ldr	w0, [sp, #64]
    62e0:	eor	w2, w2, w0
    62e4:	ldr	w0, [sp, #40]
    62e8:	eor	w2, w2, w0
    62ec:	ldr	w0, [sp, #96]
    62f0:	eor	w0, w2, w0
    62f4:	ror	w0, w0, #31
    62f8:	str	w0, [sp, #96]
    62fc:	ldr	w0, [sp, #96]
    6300:	add	w1, w1, w0
    6304:	ldr	w0, [sp, #124]
    6308:	ror	w0, w0, #27
    630c:	add	w1, w1, w0
    6310:	mov	w0, #0xeba1                	// #60321
    6314:	movk	w0, #0x6ed9, lsl #16
    6318:	add	w0, w1, w0
    631c:	ldr	w1, [sp, #108]
    6320:	add	w0, w1, w0
    6324:	str	w0, [sp, #108]
    6328:	ldr	w0, [sp, #120]
    632c:	ror	w0, w0, #2
    6330:	str	w0, [sp, #120]
    6334:	ldr	w1, [sp, #124]
    6338:	ldr	w0, [sp, #120]
    633c:	eor	w1, w1, w0
    6340:	ldr	w0, [sp, #116]
    6344:	eor	w1, w1, w0
    6348:	ldr	w2, [sp, #88]
    634c:	ldr	w0, [sp, #68]
    6350:	eor	w2, w2, w0
    6354:	ldr	w0, [sp, #44]
    6358:	eor	w2, w2, w0
    635c:	ldr	w0, [sp, #100]
    6360:	eor	w0, w2, w0
    6364:	ror	w0, w0, #31
    6368:	str	w0, [sp, #100]
    636c:	ldr	w0, [sp, #100]
    6370:	add	w1, w1, w0
    6374:	ldr	w0, [sp, #108]
    6378:	ror	w0, w0, #27
    637c:	add	w1, w1, w0
    6380:	mov	w0, #0xeba1                	// #60321
    6384:	movk	w0, #0x6ed9, lsl #16
    6388:	add	w0, w1, w0
    638c:	ldr	w1, [sp, #112]
    6390:	add	w0, w1, w0
    6394:	str	w0, [sp, #112]
    6398:	ldr	w0, [sp, #124]
    639c:	ror	w0, w0, #2
    63a0:	str	w0, [sp, #124]
    63a4:	ldr	w1, [sp, #108]
    63a8:	ldr	w0, [sp, #124]
    63ac:	eor	w1, w1, w0
    63b0:	ldr	w0, [sp, #120]
    63b4:	eor	w1, w1, w0
    63b8:	ldr	w2, [sp, #92]
    63bc:	ldr	w0, [sp, #72]
    63c0:	eor	w2, w2, w0
    63c4:	ldr	w0, [sp, #48]
    63c8:	eor	w2, w2, w0
    63cc:	ldr	w0, [sp, #40]
    63d0:	eor	w0, w2, w0
    63d4:	ror	w0, w0, #31
    63d8:	str	w0, [sp, #40]
    63dc:	ldr	w0, [sp, #40]
    63e0:	add	w1, w1, w0
    63e4:	ldr	w0, [sp, #112]
    63e8:	ror	w0, w0, #27
    63ec:	add	w1, w1, w0
    63f0:	mov	w0, #0xeba1                	// #60321
    63f4:	movk	w0, #0x6ed9, lsl #16
    63f8:	add	w0, w1, w0
    63fc:	ldr	w1, [sp, #116]
    6400:	add	w0, w1, w0
    6404:	str	w0, [sp, #116]
    6408:	ldr	w0, [sp, #108]
    640c:	ror	w0, w0, #2
    6410:	str	w0, [sp, #108]
    6414:	ldr	w1, [sp, #112]
    6418:	ldr	w0, [sp, #108]
    641c:	eor	w1, w1, w0
    6420:	ldr	w0, [sp, #124]
    6424:	eor	w1, w1, w0
    6428:	ldr	w2, [sp, #96]
    642c:	ldr	w0, [sp, #76]
    6430:	eor	w2, w2, w0
    6434:	ldr	w0, [sp, #52]
    6438:	eor	w2, w2, w0
    643c:	ldr	w0, [sp, #44]
    6440:	eor	w0, w2, w0
    6444:	ror	w0, w0, #31
    6448:	str	w0, [sp, #44]
    644c:	ldr	w0, [sp, #44]
    6450:	add	w1, w1, w0
    6454:	ldr	w0, [sp, #116]
    6458:	ror	w0, w0, #27
    645c:	add	w1, w1, w0
    6460:	mov	w0, #0xeba1                	// #60321
    6464:	movk	w0, #0x6ed9, lsl #16
    6468:	add	w0, w1, w0
    646c:	ldr	w1, [sp, #120]
    6470:	add	w0, w1, w0
    6474:	str	w0, [sp, #120]
    6478:	ldr	w0, [sp, #112]
    647c:	ror	w0, w0, #2
    6480:	str	w0, [sp, #112]
    6484:	ldr	w1, [sp, #116]
    6488:	ldr	w0, [sp, #112]
    648c:	eor	w1, w1, w0
    6490:	ldr	w0, [sp, #108]
    6494:	eor	w1, w1, w0
    6498:	ldr	w2, [sp, #100]
    649c:	ldr	w0, [sp, #80]
    64a0:	eor	w2, w2, w0
    64a4:	ldr	w0, [sp, #56]
    64a8:	eor	w2, w2, w0
    64ac:	ldr	w0, [sp, #48]
    64b0:	eor	w0, w2, w0
    64b4:	ror	w0, w0, #31
    64b8:	str	w0, [sp, #48]
    64bc:	ldr	w0, [sp, #48]
    64c0:	add	w1, w1, w0
    64c4:	ldr	w0, [sp, #120]
    64c8:	ror	w0, w0, #27
    64cc:	add	w1, w1, w0
    64d0:	mov	w0, #0xeba1                	// #60321
    64d4:	movk	w0, #0x6ed9, lsl #16
    64d8:	add	w0, w1, w0
    64dc:	ldr	w1, [sp, #124]
    64e0:	add	w0, w1, w0
    64e4:	str	w0, [sp, #124]
    64e8:	ldr	w0, [sp, #116]
    64ec:	ror	w0, w0, #2
    64f0:	str	w0, [sp, #116]
    64f4:	ldr	w1, [sp, #120]
    64f8:	ldr	w0, [sp, #116]
    64fc:	eor	w1, w1, w0
    6500:	ldr	w0, [sp, #112]
    6504:	eor	w1, w1, w0
    6508:	ldr	w2, [sp, #40]
    650c:	ldr	w0, [sp, #84]
    6510:	eor	w2, w2, w0
    6514:	ldr	w0, [sp, #60]
    6518:	eor	w2, w2, w0
    651c:	ldr	w0, [sp, #52]
    6520:	eor	w0, w2, w0
    6524:	ror	w0, w0, #31
    6528:	str	w0, [sp, #52]
    652c:	ldr	w0, [sp, #52]
    6530:	add	w1, w1, w0
    6534:	ldr	w0, [sp, #124]
    6538:	ror	w0, w0, #27
    653c:	add	w1, w1, w0
    6540:	mov	w0, #0xeba1                	// #60321
    6544:	movk	w0, #0x6ed9, lsl #16
    6548:	add	w0, w1, w0
    654c:	ldr	w1, [sp, #108]
    6550:	add	w0, w1, w0
    6554:	str	w0, [sp, #108]
    6558:	ldr	w0, [sp, #120]
    655c:	ror	w0, w0, #2
    6560:	str	w0, [sp, #120]
    6564:	ldr	w1, [sp, #124]
    6568:	ldr	w0, [sp, #120]
    656c:	eor	w1, w1, w0
    6570:	ldr	w0, [sp, #116]
    6574:	eor	w1, w1, w0
    6578:	ldr	w2, [sp, #44]
    657c:	ldr	w0, [sp, #88]
    6580:	eor	w2, w2, w0
    6584:	ldr	w0, [sp, #64]
    6588:	eor	w2, w2, w0
    658c:	ldr	w0, [sp, #56]
    6590:	eor	w0, w2, w0
    6594:	ror	w0, w0, #31
    6598:	str	w0, [sp, #56]
    659c:	ldr	w0, [sp, #56]
    65a0:	add	w1, w1, w0
    65a4:	ldr	w0, [sp, #108]
    65a8:	ror	w0, w0, #27
    65ac:	add	w1, w1, w0
    65b0:	mov	w0, #0xeba1                	// #60321
    65b4:	movk	w0, #0x6ed9, lsl #16
    65b8:	add	w0, w1, w0
    65bc:	ldr	w1, [sp, #112]
    65c0:	add	w0, w1, w0
    65c4:	str	w0, [sp, #112]
    65c8:	ldr	w0, [sp, #124]
    65cc:	ror	w0, w0, #2
    65d0:	str	w0, [sp, #124]
    65d4:	ldr	w1, [sp, #108]
    65d8:	ldr	w0, [sp, #124]
    65dc:	eor	w1, w1, w0
    65e0:	ldr	w0, [sp, #120]
    65e4:	eor	w1, w1, w0
    65e8:	ldr	w2, [sp, #48]
    65ec:	ldr	w0, [sp, #92]
    65f0:	eor	w2, w2, w0
    65f4:	ldr	w0, [sp, #68]
    65f8:	eor	w2, w2, w0
    65fc:	ldr	w0, [sp, #60]
    6600:	eor	w0, w2, w0
    6604:	ror	w0, w0, #31
    6608:	str	w0, [sp, #60]
    660c:	ldr	w0, [sp, #60]
    6610:	add	w1, w1, w0
    6614:	ldr	w0, [sp, #112]
    6618:	ror	w0, w0, #27
    661c:	add	w1, w1, w0
    6620:	mov	w0, #0xeba1                	// #60321
    6624:	movk	w0, #0x6ed9, lsl #16
    6628:	add	w0, w1, w0
    662c:	ldr	w1, [sp, #116]
    6630:	add	w0, w1, w0
    6634:	str	w0, [sp, #116]
    6638:	ldr	w0, [sp, #108]
    663c:	ror	w0, w0, #2
    6640:	str	w0, [sp, #108]
    6644:	ldr	w1, [sp, #112]
    6648:	ldr	w0, [sp, #108]
    664c:	eor	w1, w1, w0
    6650:	ldr	w0, [sp, #124]
    6654:	eor	w1, w1, w0
    6658:	ldr	w2, [sp, #52]
    665c:	ldr	w0, [sp, #96]
    6660:	eor	w2, w2, w0
    6664:	ldr	w0, [sp, #72]
    6668:	eor	w2, w2, w0
    666c:	ldr	w0, [sp, #64]
    6670:	eor	w0, w2, w0
    6674:	ror	w0, w0, #31
    6678:	str	w0, [sp, #64]
    667c:	ldr	w0, [sp, #64]
    6680:	add	w1, w1, w0
    6684:	ldr	w0, [sp, #116]
    6688:	ror	w0, w0, #27
    668c:	add	w1, w1, w0
    6690:	mov	w0, #0xeba1                	// #60321
    6694:	movk	w0, #0x6ed9, lsl #16
    6698:	add	w0, w1, w0
    669c:	ldr	w1, [sp, #120]
    66a0:	add	w0, w1, w0
    66a4:	str	w0, [sp, #120]
    66a8:	ldr	w0, [sp, #112]
    66ac:	ror	w0, w0, #2
    66b0:	str	w0, [sp, #112]
    66b4:	ldr	w1, [sp, #116]
    66b8:	ldr	w0, [sp, #112]
    66bc:	eor	w1, w1, w0
    66c0:	ldr	w0, [sp, #108]
    66c4:	eor	w1, w1, w0
    66c8:	ldr	w2, [sp, #56]
    66cc:	ldr	w0, [sp, #100]
    66d0:	eor	w2, w2, w0
    66d4:	ldr	w0, [sp, #76]
    66d8:	eor	w2, w2, w0
    66dc:	ldr	w0, [sp, #68]
    66e0:	eor	w0, w2, w0
    66e4:	ror	w0, w0, #31
    66e8:	str	w0, [sp, #68]
    66ec:	ldr	w0, [sp, #68]
    66f0:	add	w1, w1, w0
    66f4:	ldr	w0, [sp, #120]
    66f8:	ror	w0, w0, #27
    66fc:	add	w1, w1, w0
    6700:	mov	w0, #0xeba1                	// #60321
    6704:	movk	w0, #0x6ed9, lsl #16
    6708:	add	w0, w1, w0
    670c:	ldr	w1, [sp, #124]
    6710:	add	w0, w1, w0
    6714:	str	w0, [sp, #124]
    6718:	ldr	w0, [sp, #116]
    671c:	ror	w0, w0, #2
    6720:	str	w0, [sp, #116]
    6724:	ldr	w1, [sp, #120]
    6728:	ldr	w0, [sp, #116]
    672c:	orr	w1, w1, w0
    6730:	ldr	w0, [sp, #112]
    6734:	and	w1, w1, w0
    6738:	ldr	w2, [sp, #120]
    673c:	ldr	w0, [sp, #116]
    6740:	and	w0, w2, w0
    6744:	orr	w1, w1, w0
    6748:	ldr	w2, [sp, #60]
    674c:	ldr	w0, [sp, #40]
    6750:	eor	w2, w2, w0
    6754:	ldr	w0, [sp, #80]
    6758:	eor	w2, w2, w0
    675c:	ldr	w0, [sp, #72]
    6760:	eor	w0, w2, w0
    6764:	ror	w0, w0, #31
    6768:	str	w0, [sp, #72]
    676c:	ldr	w0, [sp, #72]
    6770:	add	w1, w1, w0
    6774:	ldr	w0, [sp, #124]
    6778:	ror	w0, w0, #27
    677c:	add	w1, w1, w0
    6780:	mov	w0, #0xbcdc                	// #48348
    6784:	movk	w0, #0x8f1b, lsl #16
    6788:	add	w0, w1, w0
    678c:	ldr	w1, [sp, #108]
    6790:	add	w0, w1, w0
    6794:	str	w0, [sp, #108]
    6798:	ldr	w0, [sp, #120]
    679c:	ror	w0, w0, #2
    67a0:	str	w0, [sp, #120]
    67a4:	ldr	w1, [sp, #124]
    67a8:	ldr	w0, [sp, #120]
    67ac:	orr	w1, w1, w0
    67b0:	ldr	w0, [sp, #116]
    67b4:	and	w1, w1, w0
    67b8:	ldr	w2, [sp, #124]
    67bc:	ldr	w0, [sp, #120]
    67c0:	and	w0, w2, w0
    67c4:	orr	w1, w1, w0
    67c8:	ldr	w2, [sp, #64]
    67cc:	ldr	w0, [sp, #44]
    67d0:	eor	w2, w2, w0
    67d4:	ldr	w0, [sp, #84]
    67d8:	eor	w2, w2, w0
    67dc:	ldr	w0, [sp, #76]
    67e0:	eor	w0, w2, w0
    67e4:	ror	w0, w0, #31
    67e8:	str	w0, [sp, #76]
    67ec:	ldr	w0, [sp, #76]
    67f0:	add	w1, w1, w0
    67f4:	ldr	w0, [sp, #108]
    67f8:	ror	w0, w0, #27
    67fc:	add	w1, w1, w0
    6800:	mov	w0, #0xbcdc                	// #48348
    6804:	movk	w0, #0x8f1b, lsl #16
    6808:	add	w0, w1, w0
    680c:	ldr	w1, [sp, #112]
    6810:	add	w0, w1, w0
    6814:	str	w0, [sp, #112]
    6818:	ldr	w0, [sp, #124]
    681c:	ror	w0, w0, #2
    6820:	str	w0, [sp, #124]
    6824:	ldr	w1, [sp, #108]
    6828:	ldr	w0, [sp, #124]
    682c:	orr	w1, w1, w0
    6830:	ldr	w0, [sp, #120]
    6834:	and	w1, w1, w0
    6838:	ldr	w2, [sp, #108]
    683c:	ldr	w0, [sp, #124]
    6840:	and	w0, w2, w0
    6844:	orr	w1, w1, w0
    6848:	ldr	w2, [sp, #68]
    684c:	ldr	w0, [sp, #48]
    6850:	eor	w2, w2, w0
    6854:	ldr	w0, [sp, #88]
    6858:	eor	w2, w2, w0
    685c:	ldr	w0, [sp, #80]
    6860:	eor	w0, w2, w0
    6864:	ror	w0, w0, #31
    6868:	str	w0, [sp, #80]
    686c:	ldr	w0, [sp, #80]
    6870:	add	w1, w1, w0
    6874:	ldr	w0, [sp, #112]
    6878:	ror	w0, w0, #27
    687c:	add	w1, w1, w0
    6880:	mov	w0, #0xbcdc                	// #48348
    6884:	movk	w0, #0x8f1b, lsl #16
    6888:	add	w0, w1, w0
    688c:	ldr	w1, [sp, #116]
    6890:	add	w0, w1, w0
    6894:	str	w0, [sp, #116]
    6898:	ldr	w0, [sp, #108]
    689c:	ror	w0, w0, #2
    68a0:	str	w0, [sp, #108]
    68a4:	ldr	w1, [sp, #112]
    68a8:	ldr	w0, [sp, #108]
    68ac:	orr	w1, w1, w0
    68b0:	ldr	w0, [sp, #124]
    68b4:	and	w1, w1, w0
    68b8:	ldr	w2, [sp, #112]
    68bc:	ldr	w0, [sp, #108]
    68c0:	and	w0, w2, w0
    68c4:	orr	w1, w1, w0
    68c8:	ldr	w2, [sp, #72]
    68cc:	ldr	w0, [sp, #52]
    68d0:	eor	w2, w2, w0
    68d4:	ldr	w0, [sp, #92]
    68d8:	eor	w2, w2, w0
    68dc:	ldr	w0, [sp, #84]
    68e0:	eor	w0, w2, w0
    68e4:	ror	w0, w0, #31
    68e8:	str	w0, [sp, #84]
    68ec:	ldr	w0, [sp, #84]
    68f0:	add	w1, w1, w0
    68f4:	ldr	w0, [sp, #116]
    68f8:	ror	w0, w0, #27
    68fc:	add	w1, w1, w0
    6900:	mov	w0, #0xbcdc                	// #48348
    6904:	movk	w0, #0x8f1b, lsl #16
    6908:	add	w0, w1, w0
    690c:	ldr	w1, [sp, #120]
    6910:	add	w0, w1, w0
    6914:	str	w0, [sp, #120]
    6918:	ldr	w0, [sp, #112]
    691c:	ror	w0, w0, #2
    6920:	str	w0, [sp, #112]
    6924:	ldr	w1, [sp, #116]
    6928:	ldr	w0, [sp, #112]
    692c:	orr	w1, w1, w0
    6930:	ldr	w0, [sp, #108]
    6934:	and	w1, w1, w0
    6938:	ldr	w2, [sp, #116]
    693c:	ldr	w0, [sp, #112]
    6940:	and	w0, w2, w0
    6944:	orr	w1, w1, w0
    6948:	ldr	w2, [sp, #76]
    694c:	ldr	w0, [sp, #56]
    6950:	eor	w2, w2, w0
    6954:	ldr	w0, [sp, #96]
    6958:	eor	w2, w2, w0
    695c:	ldr	w0, [sp, #88]
    6960:	eor	w0, w2, w0
    6964:	ror	w0, w0, #31
    6968:	str	w0, [sp, #88]
    696c:	ldr	w0, [sp, #88]
    6970:	add	w1, w1, w0
    6974:	ldr	w0, [sp, #120]
    6978:	ror	w0, w0, #27
    697c:	add	w1, w1, w0
    6980:	mov	w0, #0xbcdc                	// #48348
    6984:	movk	w0, #0x8f1b, lsl #16
    6988:	add	w0, w1, w0
    698c:	ldr	w1, [sp, #124]
    6990:	add	w0, w1, w0
    6994:	str	w0, [sp, #124]
    6998:	ldr	w0, [sp, #116]
    699c:	ror	w0, w0, #2
    69a0:	str	w0, [sp, #116]
    69a4:	ldr	w1, [sp, #120]
    69a8:	ldr	w0, [sp, #116]
    69ac:	orr	w1, w1, w0
    69b0:	ldr	w0, [sp, #112]
    69b4:	and	w1, w1, w0
    69b8:	ldr	w2, [sp, #120]
    69bc:	ldr	w0, [sp, #116]
    69c0:	and	w0, w2, w0
    69c4:	orr	w1, w1, w0
    69c8:	ldr	w2, [sp, #80]
    69cc:	ldr	w0, [sp, #60]
    69d0:	eor	w2, w2, w0
    69d4:	ldr	w0, [sp, #100]
    69d8:	eor	w2, w2, w0
    69dc:	ldr	w0, [sp, #92]
    69e0:	eor	w0, w2, w0
    69e4:	ror	w0, w0, #31
    69e8:	str	w0, [sp, #92]
    69ec:	ldr	w0, [sp, #92]
    69f0:	add	w1, w1, w0
    69f4:	ldr	w0, [sp, #124]
    69f8:	ror	w0, w0, #27
    69fc:	add	w1, w1, w0
    6a00:	mov	w0, #0xbcdc                	// #48348
    6a04:	movk	w0, #0x8f1b, lsl #16
    6a08:	add	w0, w1, w0
    6a0c:	ldr	w1, [sp, #108]
    6a10:	add	w0, w1, w0
    6a14:	str	w0, [sp, #108]
    6a18:	ldr	w0, [sp, #120]
    6a1c:	ror	w0, w0, #2
    6a20:	str	w0, [sp, #120]
    6a24:	ldr	w1, [sp, #124]
    6a28:	ldr	w0, [sp, #120]
    6a2c:	orr	w1, w1, w0
    6a30:	ldr	w0, [sp, #116]
    6a34:	and	w1, w1, w0
    6a38:	ldr	w2, [sp, #124]
    6a3c:	ldr	w0, [sp, #120]
    6a40:	and	w0, w2, w0
    6a44:	orr	w1, w1, w0
    6a48:	ldr	w2, [sp, #84]
    6a4c:	ldr	w0, [sp, #64]
    6a50:	eor	w2, w2, w0
    6a54:	ldr	w0, [sp, #40]
    6a58:	eor	w2, w2, w0
    6a5c:	ldr	w0, [sp, #96]
    6a60:	eor	w0, w2, w0
    6a64:	ror	w0, w0, #31
    6a68:	str	w0, [sp, #96]
    6a6c:	ldr	w0, [sp, #96]
    6a70:	add	w1, w1, w0
    6a74:	ldr	w0, [sp, #108]
    6a78:	ror	w0, w0, #27
    6a7c:	add	w1, w1, w0
    6a80:	mov	w0, #0xbcdc                	// #48348
    6a84:	movk	w0, #0x8f1b, lsl #16
    6a88:	add	w0, w1, w0
    6a8c:	ldr	w1, [sp, #112]
    6a90:	add	w0, w1, w0
    6a94:	str	w0, [sp, #112]
    6a98:	ldr	w0, [sp, #124]
    6a9c:	ror	w0, w0, #2
    6aa0:	str	w0, [sp, #124]
    6aa4:	ldr	w1, [sp, #108]
    6aa8:	ldr	w0, [sp, #124]
    6aac:	orr	w1, w1, w0
    6ab0:	ldr	w0, [sp, #120]
    6ab4:	and	w1, w1, w0
    6ab8:	ldr	w2, [sp, #108]
    6abc:	ldr	w0, [sp, #124]
    6ac0:	and	w0, w2, w0
    6ac4:	orr	w1, w1, w0
    6ac8:	ldr	w2, [sp, #88]
    6acc:	ldr	w0, [sp, #68]
    6ad0:	eor	w2, w2, w0
    6ad4:	ldr	w0, [sp, #44]
    6ad8:	eor	w2, w2, w0
    6adc:	ldr	w0, [sp, #100]
    6ae0:	eor	w0, w2, w0
    6ae4:	ror	w0, w0, #31
    6ae8:	str	w0, [sp, #100]
    6aec:	ldr	w0, [sp, #100]
    6af0:	add	w1, w1, w0
    6af4:	ldr	w0, [sp, #112]
    6af8:	ror	w0, w0, #27
    6afc:	add	w1, w1, w0
    6b00:	mov	w0, #0xbcdc                	// #48348
    6b04:	movk	w0, #0x8f1b, lsl #16
    6b08:	add	w0, w1, w0
    6b0c:	ldr	w1, [sp, #116]
    6b10:	add	w0, w1, w0
    6b14:	str	w0, [sp, #116]
    6b18:	ldr	w0, [sp, #108]
    6b1c:	ror	w0, w0, #2
    6b20:	str	w0, [sp, #108]
    6b24:	ldr	w1, [sp, #112]
    6b28:	ldr	w0, [sp, #108]
    6b2c:	orr	w1, w1, w0
    6b30:	ldr	w0, [sp, #124]
    6b34:	and	w1, w1, w0
    6b38:	ldr	w2, [sp, #112]
    6b3c:	ldr	w0, [sp, #108]
    6b40:	and	w0, w2, w0
    6b44:	orr	w1, w1, w0
    6b48:	ldr	w2, [sp, #92]
    6b4c:	ldr	w0, [sp, #72]
    6b50:	eor	w2, w2, w0
    6b54:	ldr	w0, [sp, #48]
    6b58:	eor	w2, w2, w0
    6b5c:	ldr	w0, [sp, #40]
    6b60:	eor	w0, w2, w0
    6b64:	ror	w0, w0, #31
    6b68:	str	w0, [sp, #40]
    6b6c:	ldr	w0, [sp, #40]
    6b70:	add	w1, w1, w0
    6b74:	ldr	w0, [sp, #116]
    6b78:	ror	w0, w0, #27
    6b7c:	add	w1, w1, w0
    6b80:	mov	w0, #0xbcdc                	// #48348
    6b84:	movk	w0, #0x8f1b, lsl #16
    6b88:	add	w0, w1, w0
    6b8c:	ldr	w1, [sp, #120]
    6b90:	add	w0, w1, w0
    6b94:	str	w0, [sp, #120]
    6b98:	ldr	w0, [sp, #112]
    6b9c:	ror	w0, w0, #2
    6ba0:	str	w0, [sp, #112]
    6ba4:	ldr	w1, [sp, #116]
    6ba8:	ldr	w0, [sp, #112]
    6bac:	orr	w1, w1, w0
    6bb0:	ldr	w0, [sp, #108]
    6bb4:	and	w1, w1, w0
    6bb8:	ldr	w2, [sp, #116]
    6bbc:	ldr	w0, [sp, #112]
    6bc0:	and	w0, w2, w0
    6bc4:	orr	w1, w1, w0
    6bc8:	ldr	w2, [sp, #96]
    6bcc:	ldr	w0, [sp, #76]
    6bd0:	eor	w2, w2, w0
    6bd4:	ldr	w0, [sp, #52]
    6bd8:	eor	w2, w2, w0
    6bdc:	ldr	w0, [sp, #44]
    6be0:	eor	w0, w2, w0
    6be4:	ror	w0, w0, #31
    6be8:	str	w0, [sp, #44]
    6bec:	ldr	w0, [sp, #44]
    6bf0:	add	w1, w1, w0
    6bf4:	ldr	w0, [sp, #120]
    6bf8:	ror	w0, w0, #27
    6bfc:	add	w1, w1, w0
    6c00:	mov	w0, #0xbcdc                	// #48348
    6c04:	movk	w0, #0x8f1b, lsl #16
    6c08:	add	w0, w1, w0
    6c0c:	ldr	w1, [sp, #124]
    6c10:	add	w0, w1, w0
    6c14:	str	w0, [sp, #124]
    6c18:	ldr	w0, [sp, #116]
    6c1c:	ror	w0, w0, #2
    6c20:	str	w0, [sp, #116]
    6c24:	ldr	w1, [sp, #120]
    6c28:	ldr	w0, [sp, #116]
    6c2c:	orr	w1, w1, w0
    6c30:	ldr	w0, [sp, #112]
    6c34:	and	w1, w1, w0
    6c38:	ldr	w2, [sp, #120]
    6c3c:	ldr	w0, [sp, #116]
    6c40:	and	w0, w2, w0
    6c44:	orr	w1, w1, w0
    6c48:	ldr	w2, [sp, #100]
    6c4c:	ldr	w0, [sp, #80]
    6c50:	eor	w2, w2, w0
    6c54:	ldr	w0, [sp, #56]
    6c58:	eor	w2, w2, w0
    6c5c:	ldr	w0, [sp, #48]
    6c60:	eor	w0, w2, w0
    6c64:	ror	w0, w0, #31
    6c68:	str	w0, [sp, #48]
    6c6c:	ldr	w0, [sp, #48]
    6c70:	add	w1, w1, w0
    6c74:	ldr	w0, [sp, #124]
    6c78:	ror	w0, w0, #27
    6c7c:	add	w1, w1, w0
    6c80:	mov	w0, #0xbcdc                	// #48348
    6c84:	movk	w0, #0x8f1b, lsl #16
    6c88:	add	w0, w1, w0
    6c8c:	ldr	w1, [sp, #108]
    6c90:	add	w0, w1, w0
    6c94:	str	w0, [sp, #108]
    6c98:	ldr	w0, [sp, #120]
    6c9c:	ror	w0, w0, #2
    6ca0:	str	w0, [sp, #120]
    6ca4:	ldr	w1, [sp, #124]
    6ca8:	ldr	w0, [sp, #120]
    6cac:	orr	w1, w1, w0
    6cb0:	ldr	w0, [sp, #116]
    6cb4:	and	w1, w1, w0
    6cb8:	ldr	w2, [sp, #124]
    6cbc:	ldr	w0, [sp, #120]
    6cc0:	and	w0, w2, w0
    6cc4:	orr	w1, w1, w0
    6cc8:	ldr	w2, [sp, #40]
    6ccc:	ldr	w0, [sp, #84]
    6cd0:	eor	w2, w2, w0
    6cd4:	ldr	w0, [sp, #60]
    6cd8:	eor	w2, w2, w0
    6cdc:	ldr	w0, [sp, #52]
    6ce0:	eor	w0, w2, w0
    6ce4:	ror	w0, w0, #31
    6ce8:	str	w0, [sp, #52]
    6cec:	ldr	w0, [sp, #52]
    6cf0:	add	w1, w1, w0
    6cf4:	ldr	w0, [sp, #108]
    6cf8:	ror	w0, w0, #27
    6cfc:	add	w1, w1, w0
    6d00:	mov	w0, #0xbcdc                	// #48348
    6d04:	movk	w0, #0x8f1b, lsl #16
    6d08:	add	w0, w1, w0
    6d0c:	ldr	w1, [sp, #112]
    6d10:	add	w0, w1, w0
    6d14:	str	w0, [sp, #112]
    6d18:	ldr	w0, [sp, #124]
    6d1c:	ror	w0, w0, #2
    6d20:	str	w0, [sp, #124]
    6d24:	ldr	w1, [sp, #108]
    6d28:	ldr	w0, [sp, #124]
    6d2c:	orr	w1, w1, w0
    6d30:	ldr	w0, [sp, #120]
    6d34:	and	w1, w1, w0
    6d38:	ldr	w2, [sp, #108]
    6d3c:	ldr	w0, [sp, #124]
    6d40:	and	w0, w2, w0
    6d44:	orr	w1, w1, w0
    6d48:	ldr	w2, [sp, #44]
    6d4c:	ldr	w0, [sp, #88]
    6d50:	eor	w2, w2, w0
    6d54:	ldr	w0, [sp, #64]
    6d58:	eor	w2, w2, w0
    6d5c:	ldr	w0, [sp, #56]
    6d60:	eor	w0, w2, w0
    6d64:	ror	w0, w0, #31
    6d68:	str	w0, [sp, #56]
    6d6c:	ldr	w0, [sp, #56]
    6d70:	add	w1, w1, w0
    6d74:	ldr	w0, [sp, #112]
    6d78:	ror	w0, w0, #27
    6d7c:	add	w1, w1, w0
    6d80:	mov	w0, #0xbcdc                	// #48348
    6d84:	movk	w0, #0x8f1b, lsl #16
    6d88:	add	w0, w1, w0
    6d8c:	ldr	w1, [sp, #116]
    6d90:	add	w0, w1, w0
    6d94:	str	w0, [sp, #116]
    6d98:	ldr	w0, [sp, #108]
    6d9c:	ror	w0, w0, #2
    6da0:	str	w0, [sp, #108]
    6da4:	ldr	w1, [sp, #112]
    6da8:	ldr	w0, [sp, #108]
    6dac:	orr	w1, w1, w0
    6db0:	ldr	w0, [sp, #124]
    6db4:	and	w1, w1, w0
    6db8:	ldr	w2, [sp, #112]
    6dbc:	ldr	w0, [sp, #108]
    6dc0:	and	w0, w2, w0
    6dc4:	orr	w1, w1, w0
    6dc8:	ldr	w2, [sp, #48]
    6dcc:	ldr	w0, [sp, #92]
    6dd0:	eor	w2, w2, w0
    6dd4:	ldr	w0, [sp, #68]
    6dd8:	eor	w2, w2, w0
    6ddc:	ldr	w0, [sp, #60]
    6de0:	eor	w0, w2, w0
    6de4:	ror	w0, w0, #31
    6de8:	str	w0, [sp, #60]
    6dec:	ldr	w0, [sp, #60]
    6df0:	add	w1, w1, w0
    6df4:	ldr	w0, [sp, #116]
    6df8:	ror	w0, w0, #27
    6dfc:	add	w1, w1, w0
    6e00:	mov	w0, #0xbcdc                	// #48348
    6e04:	movk	w0, #0x8f1b, lsl #16
    6e08:	add	w0, w1, w0
    6e0c:	ldr	w1, [sp, #120]
    6e10:	add	w0, w1, w0
    6e14:	str	w0, [sp, #120]
    6e18:	ldr	w0, [sp, #112]
    6e1c:	ror	w0, w0, #2
    6e20:	str	w0, [sp, #112]
    6e24:	ldr	w1, [sp, #116]
    6e28:	ldr	w0, [sp, #112]
    6e2c:	orr	w1, w1, w0
    6e30:	ldr	w0, [sp, #108]
    6e34:	and	w1, w1, w0
    6e38:	ldr	w2, [sp, #116]
    6e3c:	ldr	w0, [sp, #112]
    6e40:	and	w0, w2, w0
    6e44:	orr	w1, w1, w0
    6e48:	ldr	w2, [sp, #52]
    6e4c:	ldr	w0, [sp, #96]
    6e50:	eor	w2, w2, w0
    6e54:	ldr	w0, [sp, #72]
    6e58:	eor	w2, w2, w0
    6e5c:	ldr	w0, [sp, #64]
    6e60:	eor	w0, w2, w0
    6e64:	ror	w0, w0, #31
    6e68:	str	w0, [sp, #64]
    6e6c:	ldr	w0, [sp, #64]
    6e70:	add	w1, w1, w0
    6e74:	ldr	w0, [sp, #120]
    6e78:	ror	w0, w0, #27
    6e7c:	add	w1, w1, w0
    6e80:	mov	w0, #0xbcdc                	// #48348
    6e84:	movk	w0, #0x8f1b, lsl #16
    6e88:	add	w0, w1, w0
    6e8c:	ldr	w1, [sp, #124]
    6e90:	add	w0, w1, w0
    6e94:	str	w0, [sp, #124]
    6e98:	ldr	w0, [sp, #116]
    6e9c:	ror	w0, w0, #2
    6ea0:	str	w0, [sp, #116]
    6ea4:	ldr	w1, [sp, #120]
    6ea8:	ldr	w0, [sp, #116]
    6eac:	orr	w1, w1, w0
    6eb0:	ldr	w0, [sp, #112]
    6eb4:	and	w1, w1, w0
    6eb8:	ldr	w2, [sp, #120]
    6ebc:	ldr	w0, [sp, #116]
    6ec0:	and	w0, w2, w0
    6ec4:	orr	w1, w1, w0
    6ec8:	ldr	w2, [sp, #56]
    6ecc:	ldr	w0, [sp, #100]
    6ed0:	eor	w2, w2, w0
    6ed4:	ldr	w0, [sp, #76]
    6ed8:	eor	w2, w2, w0
    6edc:	ldr	w0, [sp, #68]
    6ee0:	eor	w0, w2, w0
    6ee4:	ror	w0, w0, #31
    6ee8:	str	w0, [sp, #68]
    6eec:	ldr	w0, [sp, #68]
    6ef0:	add	w1, w1, w0
    6ef4:	ldr	w0, [sp, #124]
    6ef8:	ror	w0, w0, #27
    6efc:	add	w1, w1, w0
    6f00:	mov	w0, #0xbcdc                	// #48348
    6f04:	movk	w0, #0x8f1b, lsl #16
    6f08:	add	w0, w1, w0
    6f0c:	ldr	w1, [sp, #108]
    6f10:	add	w0, w1, w0
    6f14:	str	w0, [sp, #108]
    6f18:	ldr	w0, [sp, #120]
    6f1c:	ror	w0, w0, #2
    6f20:	str	w0, [sp, #120]
    6f24:	ldr	w1, [sp, #124]
    6f28:	ldr	w0, [sp, #120]
    6f2c:	orr	w1, w1, w0
    6f30:	ldr	w0, [sp, #116]
    6f34:	and	w1, w1, w0
    6f38:	ldr	w2, [sp, #124]
    6f3c:	ldr	w0, [sp, #120]
    6f40:	and	w0, w2, w0
    6f44:	orr	w1, w1, w0
    6f48:	ldr	w2, [sp, #60]
    6f4c:	ldr	w0, [sp, #40]
    6f50:	eor	w2, w2, w0
    6f54:	ldr	w0, [sp, #80]
    6f58:	eor	w2, w2, w0
    6f5c:	ldr	w0, [sp, #72]
    6f60:	eor	w0, w2, w0
    6f64:	ror	w0, w0, #31
    6f68:	str	w0, [sp, #72]
    6f6c:	ldr	w0, [sp, #72]
    6f70:	add	w1, w1, w0
    6f74:	ldr	w0, [sp, #108]
    6f78:	ror	w0, w0, #27
    6f7c:	add	w1, w1, w0
    6f80:	mov	w0, #0xbcdc                	// #48348
    6f84:	movk	w0, #0x8f1b, lsl #16
    6f88:	add	w0, w1, w0
    6f8c:	ldr	w1, [sp, #112]
    6f90:	add	w0, w1, w0
    6f94:	str	w0, [sp, #112]
    6f98:	ldr	w0, [sp, #124]
    6f9c:	ror	w0, w0, #2
    6fa0:	str	w0, [sp, #124]
    6fa4:	ldr	w1, [sp, #108]
    6fa8:	ldr	w0, [sp, #124]
    6fac:	orr	w1, w1, w0
    6fb0:	ldr	w0, [sp, #120]
    6fb4:	and	w1, w1, w0
    6fb8:	ldr	w2, [sp, #108]
    6fbc:	ldr	w0, [sp, #124]
    6fc0:	and	w0, w2, w0
    6fc4:	orr	w1, w1, w0
    6fc8:	ldr	w2, [sp, #64]
    6fcc:	ldr	w0, [sp, #44]
    6fd0:	eor	w2, w2, w0
    6fd4:	ldr	w0, [sp, #84]
    6fd8:	eor	w2, w2, w0
    6fdc:	ldr	w0, [sp, #76]
    6fe0:	eor	w0, w2, w0
    6fe4:	ror	w0, w0, #31
    6fe8:	str	w0, [sp, #76]
    6fec:	ldr	w0, [sp, #76]
    6ff0:	add	w1, w1, w0
    6ff4:	ldr	w0, [sp, #112]
    6ff8:	ror	w0, w0, #27
    6ffc:	add	w1, w1, w0
    7000:	mov	w0, #0xbcdc                	// #48348
    7004:	movk	w0, #0x8f1b, lsl #16
    7008:	add	w0, w1, w0
    700c:	ldr	w1, [sp, #116]
    7010:	add	w0, w1, w0
    7014:	str	w0, [sp, #116]
    7018:	ldr	w0, [sp, #108]
    701c:	ror	w0, w0, #2
    7020:	str	w0, [sp, #108]
    7024:	ldr	w1, [sp, #112]
    7028:	ldr	w0, [sp, #108]
    702c:	orr	w1, w1, w0
    7030:	ldr	w0, [sp, #124]
    7034:	and	w1, w1, w0
    7038:	ldr	w2, [sp, #112]
    703c:	ldr	w0, [sp, #108]
    7040:	and	w0, w2, w0
    7044:	orr	w1, w1, w0
    7048:	ldr	w2, [sp, #68]
    704c:	ldr	w0, [sp, #48]
    7050:	eor	w2, w2, w0
    7054:	ldr	w0, [sp, #88]
    7058:	eor	w2, w2, w0
    705c:	ldr	w0, [sp, #80]
    7060:	eor	w0, w2, w0
    7064:	ror	w0, w0, #31
    7068:	str	w0, [sp, #80]
    706c:	ldr	w0, [sp, #80]
    7070:	add	w1, w1, w0
    7074:	ldr	w0, [sp, #116]
    7078:	ror	w0, w0, #27
    707c:	add	w1, w1, w0
    7080:	mov	w0, #0xbcdc                	// #48348
    7084:	movk	w0, #0x8f1b, lsl #16
    7088:	add	w0, w1, w0
    708c:	ldr	w1, [sp, #120]
    7090:	add	w0, w1, w0
    7094:	str	w0, [sp, #120]
    7098:	ldr	w0, [sp, #112]
    709c:	ror	w0, w0, #2
    70a0:	str	w0, [sp, #112]
    70a4:	ldr	w1, [sp, #116]
    70a8:	ldr	w0, [sp, #112]
    70ac:	orr	w1, w1, w0
    70b0:	ldr	w0, [sp, #108]
    70b4:	and	w1, w1, w0
    70b8:	ldr	w2, [sp, #116]
    70bc:	ldr	w0, [sp, #112]
    70c0:	and	w0, w2, w0
    70c4:	orr	w1, w1, w0
    70c8:	ldr	w2, [sp, #72]
    70cc:	ldr	w0, [sp, #52]
    70d0:	eor	w2, w2, w0
    70d4:	ldr	w0, [sp, #92]
    70d8:	eor	w2, w2, w0
    70dc:	ldr	w0, [sp, #84]
    70e0:	eor	w0, w2, w0
    70e4:	ror	w0, w0, #31
    70e8:	str	w0, [sp, #84]
    70ec:	ldr	w0, [sp, #84]
    70f0:	add	w1, w1, w0
    70f4:	ldr	w0, [sp, #120]
    70f8:	ror	w0, w0, #27
    70fc:	add	w1, w1, w0
    7100:	mov	w0, #0xbcdc                	// #48348
    7104:	movk	w0, #0x8f1b, lsl #16
    7108:	add	w0, w1, w0
    710c:	ldr	w1, [sp, #124]
    7110:	add	w0, w1, w0
    7114:	str	w0, [sp, #124]
    7118:	ldr	w0, [sp, #116]
    711c:	ror	w0, w0, #2
    7120:	str	w0, [sp, #116]
    7124:	ldr	w1, [sp, #120]
    7128:	ldr	w0, [sp, #116]
    712c:	eor	w1, w1, w0
    7130:	ldr	w0, [sp, #112]
    7134:	eor	w1, w1, w0
    7138:	ldr	w2, [sp, #76]
    713c:	ldr	w0, [sp, #56]
    7140:	eor	w2, w2, w0
    7144:	ldr	w0, [sp, #96]
    7148:	eor	w2, w2, w0
    714c:	ldr	w0, [sp, #88]
    7150:	eor	w0, w2, w0
    7154:	ror	w0, w0, #31
    7158:	str	w0, [sp, #88]
    715c:	ldr	w0, [sp, #88]
    7160:	add	w1, w1, w0
    7164:	ldr	w0, [sp, #124]
    7168:	ror	w0, w0, #27
    716c:	add	w1, w1, w0
    7170:	mov	w0, #0xc1d6                	// #49622
    7174:	movk	w0, #0xca62, lsl #16
    7178:	add	w0, w1, w0
    717c:	ldr	w1, [sp, #108]
    7180:	add	w0, w1, w0
    7184:	str	w0, [sp, #108]
    7188:	ldr	w0, [sp, #120]
    718c:	ror	w0, w0, #2
    7190:	str	w0, [sp, #120]
    7194:	ldr	w1, [sp, #124]
    7198:	ldr	w0, [sp, #120]
    719c:	eor	w1, w1, w0
    71a0:	ldr	w0, [sp, #116]
    71a4:	eor	w1, w1, w0
    71a8:	ldr	w2, [sp, #80]
    71ac:	ldr	w0, [sp, #60]
    71b0:	eor	w2, w2, w0
    71b4:	ldr	w0, [sp, #100]
    71b8:	eor	w2, w2, w0
    71bc:	ldr	w0, [sp, #92]
    71c0:	eor	w0, w2, w0
    71c4:	ror	w0, w0, #31
    71c8:	str	w0, [sp, #92]
    71cc:	ldr	w0, [sp, #92]
    71d0:	add	w1, w1, w0
    71d4:	ldr	w0, [sp, #108]
    71d8:	ror	w0, w0, #27
    71dc:	add	w1, w1, w0
    71e0:	mov	w0, #0xc1d6                	// #49622
    71e4:	movk	w0, #0xca62, lsl #16
    71e8:	add	w0, w1, w0
    71ec:	ldr	w1, [sp, #112]
    71f0:	add	w0, w1, w0
    71f4:	str	w0, [sp, #112]
    71f8:	ldr	w0, [sp, #124]
    71fc:	ror	w0, w0, #2
    7200:	str	w0, [sp, #124]
    7204:	ldr	w1, [sp, #108]
    7208:	ldr	w0, [sp, #124]
    720c:	eor	w1, w1, w0
    7210:	ldr	w0, [sp, #120]
    7214:	eor	w1, w1, w0
    7218:	ldr	w2, [sp, #84]
    721c:	ldr	w0, [sp, #64]
    7220:	eor	w2, w2, w0
    7224:	ldr	w0, [sp, #40]
    7228:	eor	w2, w2, w0
    722c:	ldr	w0, [sp, #96]
    7230:	eor	w0, w2, w0
    7234:	ror	w0, w0, #31
    7238:	str	w0, [sp, #96]
    723c:	ldr	w0, [sp, #96]
    7240:	add	w1, w1, w0
    7244:	ldr	w0, [sp, #112]
    7248:	ror	w0, w0, #27
    724c:	add	w1, w1, w0
    7250:	mov	w0, #0xc1d6                	// #49622
    7254:	movk	w0, #0xca62, lsl #16
    7258:	add	w0, w1, w0
    725c:	ldr	w1, [sp, #116]
    7260:	add	w0, w1, w0
    7264:	str	w0, [sp, #116]
    7268:	ldr	w0, [sp, #108]
    726c:	ror	w0, w0, #2
    7270:	str	w0, [sp, #108]
    7274:	ldr	w1, [sp, #112]
    7278:	ldr	w0, [sp, #108]
    727c:	eor	w1, w1, w0
    7280:	ldr	w0, [sp, #124]
    7284:	eor	w1, w1, w0
    7288:	ldr	w2, [sp, #88]
    728c:	ldr	w0, [sp, #68]
    7290:	eor	w2, w2, w0
    7294:	ldr	w0, [sp, #44]
    7298:	eor	w2, w2, w0
    729c:	ldr	w0, [sp, #100]
    72a0:	eor	w0, w2, w0
    72a4:	ror	w0, w0, #31
    72a8:	str	w0, [sp, #100]
    72ac:	ldr	w0, [sp, #100]
    72b0:	add	w1, w1, w0
    72b4:	ldr	w0, [sp, #116]
    72b8:	ror	w0, w0, #27
    72bc:	add	w1, w1, w0
    72c0:	mov	w0, #0xc1d6                	// #49622
    72c4:	movk	w0, #0xca62, lsl #16
    72c8:	add	w0, w1, w0
    72cc:	ldr	w1, [sp, #120]
    72d0:	add	w0, w1, w0
    72d4:	str	w0, [sp, #120]
    72d8:	ldr	w0, [sp, #112]
    72dc:	ror	w0, w0, #2
    72e0:	str	w0, [sp, #112]
    72e4:	ldr	w1, [sp, #116]
    72e8:	ldr	w0, [sp, #112]
    72ec:	eor	w1, w1, w0
    72f0:	ldr	w0, [sp, #108]
    72f4:	eor	w1, w1, w0
    72f8:	ldr	w2, [sp, #92]
    72fc:	ldr	w0, [sp, #72]
    7300:	eor	w2, w2, w0
    7304:	ldr	w0, [sp, #48]
    7308:	eor	w2, w2, w0
    730c:	ldr	w0, [sp, #40]
    7310:	eor	w0, w2, w0
    7314:	ror	w0, w0, #31
    7318:	str	w0, [sp, #40]
    731c:	ldr	w0, [sp, #40]
    7320:	add	w1, w1, w0
    7324:	ldr	w0, [sp, #120]
    7328:	ror	w0, w0, #27
    732c:	add	w1, w1, w0
    7330:	mov	w0, #0xc1d6                	// #49622
    7334:	movk	w0, #0xca62, lsl #16
    7338:	add	w0, w1, w0
    733c:	ldr	w1, [sp, #124]
    7340:	add	w0, w1, w0
    7344:	str	w0, [sp, #124]
    7348:	ldr	w0, [sp, #116]
    734c:	ror	w0, w0, #2
    7350:	str	w0, [sp, #116]
    7354:	ldr	w1, [sp, #120]
    7358:	ldr	w0, [sp, #116]
    735c:	eor	w1, w1, w0
    7360:	ldr	w0, [sp, #112]
    7364:	eor	w1, w1, w0
    7368:	ldr	w2, [sp, #96]
    736c:	ldr	w0, [sp, #76]
    7370:	eor	w2, w2, w0
    7374:	ldr	w0, [sp, #52]
    7378:	eor	w2, w2, w0
    737c:	ldr	w0, [sp, #44]
    7380:	eor	w0, w2, w0
    7384:	ror	w0, w0, #31
    7388:	str	w0, [sp, #44]
    738c:	ldr	w0, [sp, #44]
    7390:	add	w1, w1, w0
    7394:	ldr	w0, [sp, #124]
    7398:	ror	w0, w0, #27
    739c:	add	w1, w1, w0
    73a0:	mov	w0, #0xc1d6                	// #49622
    73a4:	movk	w0, #0xca62, lsl #16
    73a8:	add	w0, w1, w0
    73ac:	ldr	w1, [sp, #108]
    73b0:	add	w0, w1, w0
    73b4:	str	w0, [sp, #108]
    73b8:	ldr	w0, [sp, #120]
    73bc:	ror	w0, w0, #2
    73c0:	str	w0, [sp, #120]
    73c4:	ldr	w1, [sp, #124]
    73c8:	ldr	w0, [sp, #120]
    73cc:	eor	w1, w1, w0
    73d0:	ldr	w0, [sp, #116]
    73d4:	eor	w1, w1, w0
    73d8:	ldr	w2, [sp, #100]
    73dc:	ldr	w0, [sp, #80]
    73e0:	eor	w2, w2, w0
    73e4:	ldr	w0, [sp, #56]
    73e8:	eor	w2, w2, w0
    73ec:	ldr	w0, [sp, #48]
    73f0:	eor	w0, w2, w0
    73f4:	ror	w0, w0, #31
    73f8:	str	w0, [sp, #48]
    73fc:	ldr	w0, [sp, #48]
    7400:	add	w1, w1, w0
    7404:	ldr	w0, [sp, #108]
    7408:	ror	w0, w0, #27
    740c:	add	w1, w1, w0
    7410:	mov	w0, #0xc1d6                	// #49622
    7414:	movk	w0, #0xca62, lsl #16
    7418:	add	w0, w1, w0
    741c:	ldr	w1, [sp, #112]
    7420:	add	w0, w1, w0
    7424:	str	w0, [sp, #112]
    7428:	ldr	w0, [sp, #124]
    742c:	ror	w0, w0, #2
    7430:	str	w0, [sp, #124]
    7434:	ldr	w1, [sp, #108]
    7438:	ldr	w0, [sp, #124]
    743c:	eor	w1, w1, w0
    7440:	ldr	w0, [sp, #120]
    7444:	eor	w1, w1, w0
    7448:	ldr	w2, [sp, #40]
    744c:	ldr	w0, [sp, #84]
    7450:	eor	w2, w2, w0
    7454:	ldr	w0, [sp, #60]
    7458:	eor	w2, w2, w0
    745c:	ldr	w0, [sp, #52]
    7460:	eor	w0, w2, w0
    7464:	ror	w0, w0, #31
    7468:	str	w0, [sp, #52]
    746c:	ldr	w0, [sp, #52]
    7470:	add	w1, w1, w0
    7474:	ldr	w0, [sp, #112]
    7478:	ror	w0, w0, #27
    747c:	add	w1, w1, w0
    7480:	mov	w0, #0xc1d6                	// #49622
    7484:	movk	w0, #0xca62, lsl #16
    7488:	add	w0, w1, w0
    748c:	ldr	w1, [sp, #116]
    7490:	add	w0, w1, w0
    7494:	str	w0, [sp, #116]
    7498:	ldr	w0, [sp, #108]
    749c:	ror	w0, w0, #2
    74a0:	str	w0, [sp, #108]
    74a4:	ldr	w1, [sp, #112]
    74a8:	ldr	w0, [sp, #108]
    74ac:	eor	w1, w1, w0
    74b0:	ldr	w0, [sp, #124]
    74b4:	eor	w1, w1, w0
    74b8:	ldr	w2, [sp, #44]
    74bc:	ldr	w0, [sp, #88]
    74c0:	eor	w2, w2, w0
    74c4:	ldr	w0, [sp, #64]
    74c8:	eor	w2, w2, w0
    74cc:	ldr	w0, [sp, #56]
    74d0:	eor	w0, w2, w0
    74d4:	ror	w0, w0, #31
    74d8:	str	w0, [sp, #56]
    74dc:	ldr	w0, [sp, #56]
    74e0:	add	w1, w1, w0
    74e4:	ldr	w0, [sp, #116]
    74e8:	ror	w0, w0, #27
    74ec:	add	w1, w1, w0
    74f0:	mov	w0, #0xc1d6                	// #49622
    74f4:	movk	w0, #0xca62, lsl #16
    74f8:	add	w0, w1, w0
    74fc:	ldr	w1, [sp, #120]
    7500:	add	w0, w1, w0
    7504:	str	w0, [sp, #120]
    7508:	ldr	w0, [sp, #112]
    750c:	ror	w0, w0, #2
    7510:	str	w0, [sp, #112]
    7514:	ldr	w1, [sp, #116]
    7518:	ldr	w0, [sp, #112]
    751c:	eor	w1, w1, w0
    7520:	ldr	w0, [sp, #108]
    7524:	eor	w1, w1, w0
    7528:	ldr	w2, [sp, #48]
    752c:	ldr	w0, [sp, #92]
    7530:	eor	w2, w2, w0
    7534:	ldr	w0, [sp, #68]
    7538:	eor	w2, w2, w0
    753c:	ldr	w0, [sp, #60]
    7540:	eor	w0, w2, w0
    7544:	ror	w0, w0, #31
    7548:	str	w0, [sp, #60]
    754c:	ldr	w0, [sp, #60]
    7550:	add	w1, w1, w0
    7554:	ldr	w0, [sp, #120]
    7558:	ror	w0, w0, #27
    755c:	add	w1, w1, w0
    7560:	mov	w0, #0xc1d6                	// #49622
    7564:	movk	w0, #0xca62, lsl #16
    7568:	add	w0, w1, w0
    756c:	ldr	w1, [sp, #124]
    7570:	add	w0, w1, w0
    7574:	str	w0, [sp, #124]
    7578:	ldr	w0, [sp, #116]
    757c:	ror	w0, w0, #2
    7580:	str	w0, [sp, #116]
    7584:	ldr	w1, [sp, #120]
    7588:	ldr	w0, [sp, #116]
    758c:	eor	w1, w1, w0
    7590:	ldr	w0, [sp, #112]
    7594:	eor	w1, w1, w0
    7598:	ldr	w2, [sp, #52]
    759c:	ldr	w0, [sp, #96]
    75a0:	eor	w2, w2, w0
    75a4:	ldr	w0, [sp, #72]
    75a8:	eor	w2, w2, w0
    75ac:	ldr	w0, [sp, #64]
    75b0:	eor	w0, w2, w0
    75b4:	ror	w0, w0, #31
    75b8:	str	w0, [sp, #64]
    75bc:	ldr	w0, [sp, #64]
    75c0:	add	w1, w1, w0
    75c4:	ldr	w0, [sp, #124]
    75c8:	ror	w0, w0, #27
    75cc:	add	w1, w1, w0
    75d0:	mov	w0, #0xc1d6                	// #49622
    75d4:	movk	w0, #0xca62, lsl #16
    75d8:	add	w0, w1, w0
    75dc:	ldr	w1, [sp, #108]
    75e0:	add	w0, w1, w0
    75e4:	str	w0, [sp, #108]
    75e8:	ldr	w0, [sp, #120]
    75ec:	ror	w0, w0, #2
    75f0:	str	w0, [sp, #120]
    75f4:	ldr	w1, [sp, #124]
    75f8:	ldr	w0, [sp, #120]
    75fc:	eor	w1, w1, w0
    7600:	ldr	w0, [sp, #116]
    7604:	eor	w1, w1, w0
    7608:	ldr	w2, [sp, #56]
    760c:	ldr	w0, [sp, #100]
    7610:	eor	w2, w2, w0
    7614:	ldr	w0, [sp, #76]
    7618:	eor	w2, w2, w0
    761c:	ldr	w0, [sp, #68]
    7620:	eor	w0, w2, w0
    7624:	ror	w0, w0, #31
    7628:	str	w0, [sp, #68]
    762c:	ldr	w0, [sp, #68]
    7630:	add	w1, w1, w0
    7634:	ldr	w0, [sp, #108]
    7638:	ror	w0, w0, #27
    763c:	add	w1, w1, w0
    7640:	mov	w0, #0xc1d6                	// #49622
    7644:	movk	w0, #0xca62, lsl #16
    7648:	add	w0, w1, w0
    764c:	ldr	w1, [sp, #112]
    7650:	add	w0, w1, w0
    7654:	str	w0, [sp, #112]
    7658:	ldr	w0, [sp, #124]
    765c:	ror	w0, w0, #2
    7660:	str	w0, [sp, #124]
    7664:	ldr	w1, [sp, #108]
    7668:	ldr	w0, [sp, #124]
    766c:	eor	w1, w1, w0
    7670:	ldr	w0, [sp, #120]
    7674:	eor	w1, w1, w0
    7678:	ldr	w2, [sp, #60]
    767c:	ldr	w0, [sp, #40]
    7680:	eor	w2, w2, w0
    7684:	ldr	w0, [sp, #80]
    7688:	eor	w2, w2, w0
    768c:	ldr	w0, [sp, #72]
    7690:	eor	w0, w2, w0
    7694:	ror	w0, w0, #31
    7698:	str	w0, [sp, #72]
    769c:	ldr	w0, [sp, #72]
    76a0:	add	w1, w1, w0
    76a4:	ldr	w0, [sp, #112]
    76a8:	ror	w0, w0, #27
    76ac:	add	w1, w1, w0
    76b0:	mov	w0, #0xc1d6                	// #49622
    76b4:	movk	w0, #0xca62, lsl #16
    76b8:	add	w0, w1, w0
    76bc:	ldr	w1, [sp, #116]
    76c0:	add	w0, w1, w0
    76c4:	str	w0, [sp, #116]
    76c8:	ldr	w0, [sp, #108]
    76cc:	ror	w0, w0, #2
    76d0:	str	w0, [sp, #108]
    76d4:	ldr	w1, [sp, #112]
    76d8:	ldr	w0, [sp, #108]
    76dc:	eor	w1, w1, w0
    76e0:	ldr	w0, [sp, #124]
    76e4:	eor	w1, w1, w0
    76e8:	ldr	w2, [sp, #64]
    76ec:	ldr	w0, [sp, #44]
    76f0:	eor	w2, w2, w0
    76f4:	ldr	w0, [sp, #84]
    76f8:	eor	w2, w2, w0
    76fc:	ldr	w0, [sp, #76]
    7700:	eor	w0, w2, w0
    7704:	ror	w0, w0, #31
    7708:	str	w0, [sp, #76]
    770c:	ldr	w0, [sp, #76]
    7710:	add	w1, w1, w0
    7714:	ldr	w0, [sp, #116]
    7718:	ror	w0, w0, #27
    771c:	add	w1, w1, w0
    7720:	mov	w0, #0xc1d6                	// #49622
    7724:	movk	w0, #0xca62, lsl #16
    7728:	add	w0, w1, w0
    772c:	ldr	w1, [sp, #120]
    7730:	add	w0, w1, w0
    7734:	str	w0, [sp, #120]
    7738:	ldr	w0, [sp, #112]
    773c:	ror	w0, w0, #2
    7740:	str	w0, [sp, #112]
    7744:	ldr	w1, [sp, #116]
    7748:	ldr	w0, [sp, #112]
    774c:	eor	w1, w1, w0
    7750:	ldr	w0, [sp, #108]
    7754:	eor	w1, w1, w0
    7758:	ldr	w2, [sp, #68]
    775c:	ldr	w0, [sp, #48]
    7760:	eor	w2, w2, w0
    7764:	ldr	w0, [sp, #88]
    7768:	eor	w2, w2, w0
    776c:	ldr	w0, [sp, #80]
    7770:	eor	w0, w2, w0
    7774:	ror	w0, w0, #31
    7778:	str	w0, [sp, #80]
    777c:	ldr	w0, [sp, #80]
    7780:	add	w1, w1, w0
    7784:	ldr	w0, [sp, #120]
    7788:	ror	w0, w0, #27
    778c:	add	w1, w1, w0
    7790:	mov	w0, #0xc1d6                	// #49622
    7794:	movk	w0, #0xca62, lsl #16
    7798:	add	w0, w1, w0
    779c:	ldr	w1, [sp, #124]
    77a0:	add	w0, w1, w0
    77a4:	str	w0, [sp, #124]
    77a8:	ldr	w0, [sp, #116]
    77ac:	ror	w0, w0, #2
    77b0:	str	w0, [sp, #116]
    77b4:	ldr	w1, [sp, #120]
    77b8:	ldr	w0, [sp, #116]
    77bc:	eor	w1, w1, w0
    77c0:	ldr	w0, [sp, #112]
    77c4:	eor	w1, w1, w0
    77c8:	ldr	w2, [sp, #72]
    77cc:	ldr	w0, [sp, #52]
    77d0:	eor	w2, w2, w0
    77d4:	ldr	w0, [sp, #92]
    77d8:	eor	w2, w2, w0
    77dc:	ldr	w0, [sp, #84]
    77e0:	eor	w0, w2, w0
    77e4:	ror	w0, w0, #31
    77e8:	str	w0, [sp, #84]
    77ec:	ldr	w0, [sp, #84]
    77f0:	add	w1, w1, w0
    77f4:	ldr	w0, [sp, #124]
    77f8:	ror	w0, w0, #27
    77fc:	add	w1, w1, w0
    7800:	mov	w0, #0xc1d6                	// #49622
    7804:	movk	w0, #0xca62, lsl #16
    7808:	add	w0, w1, w0
    780c:	ldr	w1, [sp, #108]
    7810:	add	w0, w1, w0
    7814:	str	w0, [sp, #108]
    7818:	ldr	w0, [sp, #120]
    781c:	ror	w0, w0, #2
    7820:	str	w0, [sp, #120]
    7824:	ldr	w1, [sp, #124]
    7828:	ldr	w0, [sp, #120]
    782c:	eor	w1, w1, w0
    7830:	ldr	w0, [sp, #116]
    7834:	eor	w1, w1, w0
    7838:	ldr	w2, [sp, #76]
    783c:	ldr	w0, [sp, #56]
    7840:	eor	w2, w2, w0
    7844:	ldr	w0, [sp, #96]
    7848:	eor	w2, w2, w0
    784c:	ldr	w0, [sp, #88]
    7850:	eor	w0, w2, w0
    7854:	ror	w0, w0, #31
    7858:	str	w0, [sp, #88]
    785c:	ldr	w0, [sp, #88]
    7860:	add	w1, w1, w0
    7864:	ldr	w0, [sp, #108]
    7868:	ror	w0, w0, #27
    786c:	add	w1, w1, w0
    7870:	mov	w0, #0xc1d6                	// #49622
    7874:	movk	w0, #0xca62, lsl #16
    7878:	add	w0, w1, w0
    787c:	ldr	w1, [sp, #112]
    7880:	add	w0, w1, w0
    7884:	str	w0, [sp, #112]
    7888:	ldr	w0, [sp, #124]
    788c:	ror	w0, w0, #2
    7890:	str	w0, [sp, #124]
    7894:	ldr	w1, [sp, #108]
    7898:	ldr	w0, [sp, #124]
    789c:	eor	w1, w1, w0
    78a0:	ldr	w0, [sp, #120]
    78a4:	eor	w1, w1, w0
    78a8:	ldr	w2, [sp, #80]
    78ac:	ldr	w0, [sp, #60]
    78b0:	eor	w2, w2, w0
    78b4:	ldr	w0, [sp, #100]
    78b8:	eor	w2, w2, w0
    78bc:	ldr	w0, [sp, #92]
    78c0:	eor	w0, w2, w0
    78c4:	ror	w0, w0, #31
    78c8:	str	w0, [sp, #92]
    78cc:	ldr	w0, [sp, #92]
    78d0:	add	w1, w1, w0
    78d4:	ldr	w0, [sp, #112]
    78d8:	ror	w0, w0, #27
    78dc:	add	w1, w1, w0
    78e0:	mov	w0, #0xc1d6                	// #49622
    78e4:	movk	w0, #0xca62, lsl #16
    78e8:	add	w0, w1, w0
    78ec:	ldr	w1, [sp, #116]
    78f0:	add	w0, w1, w0
    78f4:	str	w0, [sp, #116]
    78f8:	ldr	w0, [sp, #108]
    78fc:	ror	w0, w0, #2
    7900:	str	w0, [sp, #108]
    7904:	ldr	w1, [sp, #112]
    7908:	ldr	w0, [sp, #108]
    790c:	eor	w1, w1, w0
    7910:	ldr	w0, [sp, #124]
    7914:	eor	w1, w1, w0
    7918:	ldr	w2, [sp, #84]
    791c:	ldr	w0, [sp, #64]
    7920:	eor	w2, w2, w0
    7924:	ldr	w0, [sp, #40]
    7928:	eor	w2, w2, w0
    792c:	ldr	w0, [sp, #96]
    7930:	eor	w0, w2, w0
    7934:	ror	w0, w0, #31
    7938:	str	w0, [sp, #96]
    793c:	ldr	w0, [sp, #96]
    7940:	add	w1, w1, w0
    7944:	ldr	w0, [sp, #116]
    7948:	ror	w0, w0, #27
    794c:	add	w1, w1, w0
    7950:	mov	w0, #0xc1d6                	// #49622
    7954:	movk	w0, #0xca62, lsl #16
    7958:	add	w0, w1, w0
    795c:	ldr	w1, [sp, #120]
    7960:	add	w0, w1, w0
    7964:	str	w0, [sp, #120]
    7968:	ldr	w0, [sp, #112]
    796c:	ror	w0, w0, #2
    7970:	str	w0, [sp, #112]
    7974:	ldr	w1, [sp, #116]
    7978:	ldr	w0, [sp, #112]
    797c:	eor	w1, w1, w0
    7980:	ldr	w0, [sp, #108]
    7984:	eor	w1, w1, w0
    7988:	ldr	w2, [sp, #88]
    798c:	ldr	w0, [sp, #68]
    7990:	eor	w2, w2, w0
    7994:	ldr	w0, [sp, #44]
    7998:	eor	w2, w2, w0
    799c:	ldr	w0, [sp, #100]
    79a0:	eor	w0, w2, w0
    79a4:	ror	w0, w0, #31
    79a8:	str	w0, [sp, #100]
    79ac:	ldr	w0, [sp, #100]
    79b0:	add	w1, w1, w0
    79b4:	ldr	w0, [sp, #120]
    79b8:	ror	w0, w0, #27
    79bc:	add	w1, w1, w0
    79c0:	mov	w0, #0xc1d6                	// #49622
    79c4:	movk	w0, #0xca62, lsl #16
    79c8:	add	w0, w1, w0
    79cc:	ldr	w1, [sp, #124]
    79d0:	add	w0, w1, w0
    79d4:	str	w0, [sp, #124]
    79d8:	ldr	w0, [sp, #116]
    79dc:	ror	w0, w0, #2
    79e0:	str	w0, [sp, #116]
    79e4:	ldr	x0, [sp, #24]
    79e8:	ldr	w1, [x0]
    79ec:	ldr	w0, [sp, #124]
    79f0:	add	w1, w1, w0
    79f4:	ldr	x0, [sp, #24]
    79f8:	str	w1, [x0]
    79fc:	ldr	x0, [sp, #24]
    7a00:	add	x0, x0, #0x4
    7a04:	ldr	w2, [x0]
    7a08:	ldr	x0, [sp, #24]
    7a0c:	add	x0, x0, #0x4
    7a10:	ldr	w1, [sp, #120]
    7a14:	add	w1, w2, w1
    7a18:	str	w1, [x0]
    7a1c:	ldr	x0, [sp, #24]
    7a20:	add	x0, x0, #0x8
    7a24:	ldr	w2, [x0]
    7a28:	ldr	x0, [sp, #24]
    7a2c:	add	x0, x0, #0x8
    7a30:	ldr	w1, [sp, #116]
    7a34:	add	w1, w2, w1
    7a38:	str	w1, [x0]
    7a3c:	ldr	x0, [sp, #24]
    7a40:	add	x0, x0, #0xc
    7a44:	ldr	w2, [x0]
    7a48:	ldr	x0, [sp, #24]
    7a4c:	add	x0, x0, #0xc
    7a50:	ldr	w1, [sp, #112]
    7a54:	add	w1, w2, w1
    7a58:	str	w1, [x0]
    7a5c:	ldr	x0, [sp, #24]
    7a60:	add	x0, x0, #0x10
    7a64:	ldr	w2, [x0]
    7a68:	ldr	x0, [sp, #24]
    7a6c:	add	x0, x0, #0x10
    7a70:	ldr	w1, [sp, #108]
    7a74:	add	w1, w2, w1
    7a78:	str	w1, [x0]
    7a7c:	str	wzr, [sp, #108]
    7a80:	ldr	w0, [sp, #108]
    7a84:	str	w0, [sp, #112]
    7a88:	ldr	w0, [sp, #112]
    7a8c:	str	w0, [sp, #116]
    7a90:	ldr	w0, [sp, #116]
    7a94:	str	w0, [sp, #120]
    7a98:	ldr	w0, [sp, #120]
    7a9c:	str	w0, [sp, #124]
    7aa0:	add	x0, sp, #0x28
    7aa4:	mov	x2, #0x40                  	// #64
    7aa8:	mov	w1, #0x0                   	// #0
    7aac:	bl	1720 <memset@plt>
    7ab0:	nop
    7ab4:	ldp	x29, x30, [sp], #128
    7ab8:	ret
    7abc:	sub	sp, sp, #0x10
    7ac0:	str	x0, [sp, #8]
    7ac4:	ldr	x0, [sp, #8]
    7ac8:	mov	w1, #0x2301                	// #8961
    7acc:	movk	w1, #0x6745, lsl #16
    7ad0:	str	w1, [x0]
    7ad4:	ldr	x0, [sp, #8]
    7ad8:	mov	w1, #0xab89                	// #43913
    7adc:	movk	w1, #0xefcd, lsl #16
    7ae0:	str	w1, [x0, #4]
    7ae4:	ldr	x0, [sp, #8]
    7ae8:	mov	w1, #0xdcfe                	// #56574
    7aec:	movk	w1, #0x98ba, lsl #16
    7af0:	str	w1, [x0, #8]
    7af4:	ldr	x0, [sp, #8]
    7af8:	mov	w1, #0x5476                	// #21622
    7afc:	movk	w1, #0x1032, lsl #16
    7b00:	str	w1, [x0, #12]
    7b04:	ldr	x0, [sp, #8]
    7b08:	mov	w1, #0xe1f0                	// #57840
    7b0c:	movk	w1, #0xc3d2, lsl #16
    7b10:	str	w1, [x0, #16]
    7b14:	ldr	x0, [sp, #8]
    7b18:	str	wzr, [x0, #24]
    7b1c:	ldr	x0, [sp, #8]
    7b20:	ldr	w1, [x0, #24]
    7b24:	ldr	x0, [sp, #8]
    7b28:	str	w1, [x0, #20]
    7b2c:	nop
    7b30:	add	sp, sp, #0x10
    7b34:	ret
    7b38:	stp	x29, x30, [sp, #-64]!
    7b3c:	mov	x29, sp
    7b40:	str	x0, [sp, #40]
    7b44:	str	x1, [sp, #32]
    7b48:	str	w2, [sp, #28]
    7b4c:	ldr	x0, [sp, #40]
    7b50:	ldr	w0, [x0, #20]
    7b54:	str	w0, [sp, #56]
    7b58:	ldr	x0, [sp, #40]
    7b5c:	ldr	w1, [x0, #20]
    7b60:	ldr	w0, [sp, #28]
    7b64:	lsl	w0, w0, #3
    7b68:	add	w1, w1, w0
    7b6c:	ldr	x0, [sp, #40]
    7b70:	str	w1, [x0, #20]
    7b74:	ldr	x0, [sp, #40]
    7b78:	ldr	w0, [x0, #20]
    7b7c:	ldr	w1, [sp, #56]
    7b80:	cmp	w1, w0
    7b84:	b.ls	7b9c <uuid_get_template@@UUID_2.31+0x3e14>  // b.plast
    7b88:	ldr	x0, [sp, #40]
    7b8c:	ldr	w0, [x0, #24]
    7b90:	add	w1, w0, #0x1
    7b94:	ldr	x0, [sp, #40]
    7b98:	str	w1, [x0, #24]
    7b9c:	ldr	x0, [sp, #40]
    7ba0:	ldr	w1, [x0, #24]
    7ba4:	ldr	w0, [sp, #28]
    7ba8:	lsr	w0, w0, #29
    7bac:	add	w1, w1, w0
    7bb0:	ldr	x0, [sp, #40]
    7bb4:	str	w1, [x0, #24]
    7bb8:	ldr	w0, [sp, #56]
    7bbc:	lsr	w0, w0, #3
    7bc0:	and	w0, w0, #0x3f
    7bc4:	str	w0, [sp, #56]
    7bc8:	ldr	w1, [sp, #56]
    7bcc:	ldr	w0, [sp, #28]
    7bd0:	add	w0, w1, w0
    7bd4:	cmp	w0, #0x3f
    7bd8:	b.ls	7c74 <uuid_get_template@@UUID_2.31+0x3eec>  // b.plast
    7bdc:	ldr	w0, [sp, #56]
    7be0:	add	x0, x0, #0x10
    7be4:	ldr	x1, [sp, #40]
    7be8:	add	x0, x1, x0
    7bec:	add	x3, x0, #0xc
    7bf0:	mov	w1, #0x40                  	// #64
    7bf4:	ldr	w0, [sp, #56]
    7bf8:	sub	w0, w1, w0
    7bfc:	str	w0, [sp, #60]
    7c00:	ldr	w0, [sp, #60]
    7c04:	mov	x2, x0
    7c08:	ldr	x1, [sp, #32]
    7c0c:	mov	x0, x3
    7c10:	bl	1640 <memcpy@plt>
    7c14:	ldr	x2, [sp, #40]
    7c18:	ldr	x0, [sp, #40]
    7c1c:	add	x0, x0, #0x1c
    7c20:	mov	x1, x0
    7c24:	mov	x0, x2
    7c28:	bl	54d0 <uuid_get_template@@UUID_2.31+0x1748>
    7c2c:	b	7c58 <uuid_get_template@@UUID_2.31+0x3ed0>
    7c30:	ldr	x2, [sp, #40]
    7c34:	ldr	w0, [sp, #60]
    7c38:	ldr	x1, [sp, #32]
    7c3c:	add	x0, x1, x0
    7c40:	mov	x1, x0
    7c44:	mov	x0, x2
    7c48:	bl	54d0 <uuid_get_template@@UUID_2.31+0x1748>
    7c4c:	ldr	w0, [sp, #60]
    7c50:	add	w0, w0, #0x40
    7c54:	str	w0, [sp, #60]
    7c58:	ldr	w0, [sp, #60]
    7c5c:	add	w0, w0, #0x3f
    7c60:	ldr	w1, [sp, #28]
    7c64:	cmp	w1, w0
    7c68:	b.hi	7c30 <uuid_get_template@@UUID_2.31+0x3ea8>  // b.pmore
    7c6c:	str	wzr, [sp, #56]
    7c70:	b	7c78 <uuid_get_template@@UUID_2.31+0x3ef0>
    7c74:	str	wzr, [sp, #60]
    7c78:	ldr	w0, [sp, #56]
    7c7c:	add	x0, x0, #0x10
    7c80:	ldr	x1, [sp, #40]
    7c84:	add	x0, x1, x0
    7c88:	add	x3, x0, #0xc
    7c8c:	ldr	w0, [sp, #60]
    7c90:	ldr	x1, [sp, #32]
    7c94:	add	x4, x1, x0
    7c98:	ldr	w1, [sp, #28]
    7c9c:	ldr	w0, [sp, #60]
    7ca0:	sub	w0, w1, w0
    7ca4:	mov	w0, w0
    7ca8:	mov	x2, x0
    7cac:	mov	x1, x4
    7cb0:	mov	x0, x3
    7cb4:	bl	1640 <memcpy@plt>
    7cb8:	nop
    7cbc:	ldp	x29, x30, [sp], #64
    7cc0:	ret
    7cc4:	stp	x29, x30, [sp, #-64]!
    7cc8:	mov	x29, sp
    7ccc:	str	x0, [sp, #24]
    7cd0:	str	x1, [sp, #16]
    7cd4:	str	wzr, [sp, #60]
    7cd8:	b	7d34 <uuid_get_template@@UUID_2.31+0x3fac>
    7cdc:	ldr	w0, [sp, #60]
    7ce0:	cmp	w0, #0x3
    7ce4:	cset	w0, ls  // ls = plast
    7ce8:	and	w0, w0, #0xff
    7cec:	ldr	x1, [sp, #16]
    7cf0:	sxtw	x0, w0
    7cf4:	add	x0, x0, #0x4
    7cf8:	lsl	x0, x0, #2
    7cfc:	add	x0, x1, x0
    7d00:	ldr	w1, [x0, #4]
    7d04:	ldr	w0, [sp, #60]
    7d08:	mvn	w0, w0
    7d0c:	and	w0, w0, #0x3
    7d10:	lsl	w0, w0, #3
    7d14:	lsr	w0, w1, w0
    7d18:	and	w2, w0, #0xff
    7d1c:	ldr	w0, [sp, #60]
    7d20:	add	x1, sp, #0x30
    7d24:	strb	w2, [x1, x0]
    7d28:	ldr	w0, [sp, #60]
    7d2c:	add	w0, w0, #0x1
    7d30:	str	w0, [sp, #60]
    7d34:	ldr	w0, [sp, #60]
    7d38:	cmp	w0, #0x7
    7d3c:	b.ls	7cdc <uuid_get_template@@UUID_2.31+0x3f54>  // b.plast
    7d40:	mov	w0, #0xffffff80            	// #-128
    7d44:	strb	w0, [sp, #47]
    7d48:	add	x0, sp, #0x2f
    7d4c:	mov	w2, #0x1                   	// #1
    7d50:	mov	x1, x0
    7d54:	ldr	x0, [sp, #16]
    7d58:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    7d5c:	b	7d78 <uuid_get_template@@UUID_2.31+0x3ff0>
    7d60:	strb	wzr, [sp, #47]
    7d64:	add	x0, sp, #0x2f
    7d68:	mov	w2, #0x1                   	// #1
    7d6c:	mov	x1, x0
    7d70:	ldr	x0, [sp, #16]
    7d74:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    7d78:	ldr	x0, [sp, #16]
    7d7c:	ldr	w0, [x0, #20]
    7d80:	and	w0, w0, #0x1f8
    7d84:	cmp	w0, #0x1c0
    7d88:	b.ne	7d60 <uuid_get_template@@UUID_2.31+0x3fd8>  // b.any
    7d8c:	add	x0, sp, #0x30
    7d90:	mov	w2, #0x8                   	// #8
    7d94:	mov	x1, x0
    7d98:	ldr	x0, [sp, #16]
    7d9c:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    7da0:	str	wzr, [sp, #60]
    7da4:	b	7df0 <uuid_get_template@@UUID_2.31+0x4068>
    7da8:	ldr	w0, [sp, #60]
    7dac:	lsr	w1, w0, #2
    7db0:	ldr	x0, [sp, #16]
    7db4:	mov	w1, w1
    7db8:	ldr	w1, [x0, x1, lsl #2]
    7dbc:	ldr	w0, [sp, #60]
    7dc0:	mvn	w0, w0
    7dc4:	and	w0, w0, #0x3
    7dc8:	lsl	w0, w0, #3
    7dcc:	lsr	w2, w1, w0
    7dd0:	ldr	w0, [sp, #60]
    7dd4:	ldr	x1, [sp, #24]
    7dd8:	add	x0, x1, x0
    7ddc:	and	w1, w2, #0xff
    7de0:	strb	w1, [x0]
    7de4:	ldr	w0, [sp, #60]
    7de8:	add	w0, w0, #0x1
    7dec:	str	w0, [sp, #60]
    7df0:	ldr	w0, [sp, #60]
    7df4:	cmp	w0, #0x13
    7df8:	b.ls	7da8 <uuid_get_template@@UUID_2.31+0x4020>  // b.plast
    7dfc:	mov	x2, #0x5c                  	// #92
    7e00:	mov	w1, #0x0                   	// #0
    7e04:	ldr	x0, [sp, #16]
    7e08:	bl	1720 <memset@plt>
    7e0c:	add	x0, sp, #0x30
    7e10:	mov	x2, #0x8                   	// #8
    7e14:	mov	w1, #0x0                   	// #0
    7e18:	bl	1720 <memset@plt>
    7e1c:	nop
    7e20:	ldp	x29, x30, [sp], #64
    7e24:	ret
    7e28:	stp	x29, x30, [sp, #-144]!
    7e2c:	mov	x29, sp
    7e30:	str	x0, [sp, #40]
    7e34:	str	x1, [sp, #32]
    7e38:	str	w2, [sp, #28]
    7e3c:	add	x0, sp, #0x30
    7e40:	bl	7abc <uuid_get_template@@UUID_2.31+0x3d34>
    7e44:	str	wzr, [sp, #140]
    7e48:	b	7e70 <uuid_get_template@@UUID_2.31+0x40e8>
    7e4c:	ldr	w0, [sp, #140]
    7e50:	ldr	x1, [sp, #32]
    7e54:	add	x1, x1, x0
    7e58:	add	x0, sp, #0x30
    7e5c:	mov	w2, #0x1                   	// #1
    7e60:	bl	7b38 <uuid_get_template@@UUID_2.31+0x3db0>
    7e64:	ldr	w0, [sp, #140]
    7e68:	add	w0, w0, #0x1
    7e6c:	str	w0, [sp, #140]
    7e70:	ldr	w1, [sp, #140]
    7e74:	ldr	w0, [sp, #28]
    7e78:	cmp	w1, w0
    7e7c:	b.cc	7e4c <uuid_get_template@@UUID_2.31+0x40c4>  // b.lo, b.ul, b.last
    7e80:	add	x0, sp, #0x30
    7e84:	mov	x1, x0
    7e88:	ldr	x0, [sp, #40]
    7e8c:	bl	7cc4 <uuid_get_template@@UUID_2.31+0x3f3c>
    7e90:	ldr	x0, [sp, #40]
    7e94:	add	x0, x0, #0x14
    7e98:	strb	wzr, [x0]
    7e9c:	nop
    7ea0:	ldp	x29, x30, [sp], #144
    7ea4:	ret

Disassembly of section .fini:

0000000000007ea8 <.fini>:
    7ea8:	stp	x29, x30, [sp, #-16]!
    7eac:	mov	x29, sp
    7eb0:	ldp	x29, x30, [sp], #16
    7eb4:	ret
