

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Wed May 15 18:45:58 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.701 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  8316006|  60.000 ns|  83.160 ms|    6|  8316006|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  8316000|  7 ~ 3850|          -|          -|  0 ~ 2160|        no|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axi_data_2 = alloca i32 1"   --->   Operation 12 'alloca' 'axi_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 13 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read25 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2"   --->   Operation 14 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read14 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read1"   --->   Operation 15 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read"   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i32 1"   --->   Operation 17 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_3_loc = alloca i32 1"   --->   Operation 18 'alloca' 'axi_data_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%eol_loc = alloca i32 1"   --->   Operation 19 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i32 1"   --->   Operation 20 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %height_c10, i12 %p_read_8"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%cond = icmp_eq  i3 %p_read25, i3 0"   --->   Operation 22 'icmp' 'cond' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln205 = store i1 1, i1 %sof" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 23 'store' 'store_ln205' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln205 = store i12 0, i12 %i" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 24 'store' 'store_ln205' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %p_read_8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:185]   --->   Operation 27 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %p_read14" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186]   --->   Operation 28 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %height_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_8"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img, void @empty_9, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_6, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %p_read_8" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:185]   --->   Operation 34 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %p_read14" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186]   --->   Operation 35 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 36 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_180 = wait i32 @_ssdm_op_Wait"   --->   Operation 37 'wait' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.54ns)   --->   "%cmp10294 = icmp_eq  i12 %cols, i12 0" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186]   --->   Operation 38 'icmp' 'cmp10294' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln205 = br void %loop_width" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 39 'br' 'br_ln205' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %entry, i1 %axi_last_4_loc_load, void %loop_wait_for_eol"   --->   Operation 40 'phi' 'axi_last_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%axi_data = load i24 %axi_data_2"   --->   Operation 42 'load' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.54ns)   --->   "%icmp_ln205 = icmp_eq  i12 %i_1, i12 %rows" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 43 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.54ns)   --->   "%i_2 = add i12 %i_1, i12 1" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 45 'add' 'i_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %loop_width.split, void %for.end71.loopexit" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 46 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 47 'specloopname' 'specloopname_ln205' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln207 = br i1 %cmp10294, void %for.body12.preheader, void %loop_wait_for_eol" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:207]   --->   Operation 48 'br' 'br_ln207' <Predicate = (!icmp_ln205)> <Delay = 1.58>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 49 'load' 'sof_load' <Predicate = (!icmp_ln205 & !cmp10294)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_181 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_181' <Predicate = (!icmp_ln205 & !cmp10294)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (4.15ns)   --->   "%call_ln186 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_2, i24 %axi_data, i12 %cols, i1 %cond, i24 %img, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186]   --->   Operation 51 'call' 'call_ln186' <Predicate = (!icmp_ln205 & !cmp10294)> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 53 [1/2] (3.13ns)   --->   "%call_ln186 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_2, i24 %axi_data, i12 %cols, i1 %cond, i24 %img, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186]   --->   Operation 53 'call' 'call_ln186' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 54 'load' 'eol_loc_load' <Predicate = (!cmp10294)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_3_loc_load = load i24 %axi_data_3_loc"   --->   Operation 55 'load' 'axi_data_3_loc_load' <Predicate = (!cmp10294)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_182 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_182' <Predicate = (!cmp10294)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!cmp10294)> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop_wait_for_eol"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!cmp10294)> <Delay = 1.58>
ST_7 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln205 = store i12 %i_2, i12 %i" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 59 'store' 'store_ln205' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa = phi i24 %axi_data_3_loc_load, void %for.body12.preheader, i24 %axi_data, void %loop_width.split"   --->   Operation 60 'phi' 'axi_data_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa = phi i1 %eol_loc_load, void %for.body12.preheader, i1 %axi_last_2, void %loop_width.split"   --->   Operation 61 'phi' 'axi_last_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%eol_0_lcssa = phi i1 %eol_loc_load, void %for.body12.preheader, i1 0, void %loop_width.split"   --->   Operation 62 'phi' 'eol_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_183 = wait i32 @_ssdm_op_Wait"   --->   Operation 63 'wait' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [2/2] (3.17ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_2_lcssa, i1 %axi_last_2_lcssa, i1 %eol_0_lcssa, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 65 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_2_lcssa, i1 %axi_last_2_lcssa, i1 %eol_0_lcssa, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 66 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln205 = br void %loop_width" [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205]   --->   Operation 67 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('p_read_8') on port 'p_read' [18]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'height_c10' [24]  (3.634 ns)

 <State 2>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [31]  (1.588 ns)

 <State 3>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [31]  (1.588 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('axi.last') with incoming values : ('axi_last_loc_load') ('axi_last_4_loc_load') [40]  (1.588 ns)

 <State 5>: 5.701ns
The critical path consists of the following:
	'phi' operation ('axi.last') with incoming values : ('axi_last_loc_load') ('axi_last_4_loc_load') [40]  (0.000 ns)
	'call' operation ('call_ln186', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [53]  (4.154 ns)
	blocking operation 1.547 ns on control path)

 <State 6>: 3.135ns
The critical path consists of the following:
	'call' operation ('call_ln186', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:186) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [53]  (3.135 ns)

 <State 7>: 1.588ns
The critical path consists of the following:
	'store' operation ('store_ln205', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205) of variable 'i', /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:205 on local variable 'i' [66]  (1.588 ns)

 <State 8>: 3.176ns
The critical path consists of the following:
	'phi' operation ('axi.data') with incoming values : ('axi.data') ('axi_data_3_loc_load') [60]  (0.000 ns)
	'call' operation ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [64]  (3.176 ns)

 <State 9>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [64]  (1.588 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
