#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug  6 16:00:48 2020
# Process ID: 2800
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval
# Command line: vivado -log cnu6_204_102.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnu6_204_102.tcl
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/cnu6_204_102.vds
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/vivado.jou
#-----------------------------------------------------------
source cnu6_204_102.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.086 ; gain = 40.688 ; free physical = 1745 ; free virtual = 111416
Command: synth_design -top cnu6_204_102 -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3089 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.207 ; gain = 0.000 ; free physical = 1499 ; free virtual = 109898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnu6_204_102' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnu6_f0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f0.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_cnu6_f0_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:22]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_cnu6_f0_route' (1#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:22]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_in' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'cn_addr_bus' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:48]
INFO: [Synth 8-6157] synthesizing module 'cn_addr_map' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:34]
INFO: [Synth 8-6155] done synthesizing module 'cn_addr_map' (2#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:34]
INFO: [Synth 8-6155] done synthesizing module 'cn_addr_bus' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/mem_map.v:48]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_rank' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_rank.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (4#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut' (5#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_rank' (6#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_rank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_in' (7#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_in.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cnu6_f0' (8#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f0.v:1]
INFO: [Synth 8-6157] synthesizing module 'cnu6_f1' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_cnu6_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:63]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_cnu6_f1_route' (9#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:63]
WARNING: [Synth 8-689] width (5) of port connection 'f10_y0' does not match port width (4) of module 'ib_cnu6_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:61]
WARNING: [Synth 8-689] width (5) of port connection 'f10_y1' does not match port width (4) of module 'ib_cnu6_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:62]
WARNING: [Synth 8-689] width (5) of port connection 'f11_y0' does not match port width (4) of module 'ib_cnu6_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:63]
WARNING: [Synth 8-689] width (5) of port connection 'f11_y1' does not match port width (4) of module 'ib_cnu6_f1_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:64]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_internal' (10#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'y0_in_A' does not match port width (4) of module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:114]
WARNING: [Synth 8-689] width (5) of port connection 'y0_in_B' does not match port width (4) of module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:115]
WARNING: [Synth 8-689] width (5) of port connection 'y1_in_A' does not match port width (4) of module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:118]
WARNING: [Synth 8-689] width (5) of port connection 'y1_in_B' does not match port width (4) of module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:119]
INFO: [Synth 8-6155] done synthesizing module 'cnu6_f1' (11#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f1.v:1]
INFO: [Synth 8-6157] synthesizing module 'cnu6_f2' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f2.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_cnu6_f2_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:102]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_cnu6_f2_route' (12#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:102]
WARNING: [Synth 8-7023] instance 'func_ram_21' of module 'sym_cn_lut_internal' has 21 connections declared, but only 20 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f2.v:139]
INFO: [Synth 8-6155] done synthesizing module 'cnu6_f2' (13#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cnu6_f3' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f3.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter CN_DEGREE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ib_cnu6_f3_route' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:147]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ib_cnu6_f3_route' (14#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cn_cascade_route.v:147]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_out' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_out' (15#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:1]
WARNING: [Synth 8-7023] instance 'func_ram_31' of module 'sym_cn_lut_out' has 21 connections declared, but only 20 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f3.v:133]
WARNING: [Synth 8-7023] instance 'func_ram_32' of module 'sym_cn_lut_out' has 21 connections declared, but only 20 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f3.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cnu6_f3' (16#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_f3.v:1]
INFO: [Synth 8-6157] synthesizing module 'hulfDuplex_parallel2serial' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/hulfDuplex_parallel2serial.v:21]
	Parameter MSG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hulfDuplex_parallel2serial' (17#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/hulfDuplex_parallel2serial.v:21]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
WARNING: [Synth 8-7023] instance 'cnu1_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:310]
WARNING: [Synth 8-7023] instance 'cnu0_c2v_p2s' of module 'hulfDuplex_parallel2serial' has 6 connections declared, but only 5 given [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:291]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'clock_domain_wrapper' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock_domain' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_domain_clk_wiz_0_0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/.Xil/Vivado-2800-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_clk_wiz_0_0' (18#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/.Xil/Vivado-2800-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain' (19#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_wrapper' (20#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cnu6_204_102' (21#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/cnu6_204_102.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2575.906 ; gain = 61.699 ; free physical = 1515 ; free virtual = 109913
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.781 ; gain = 74.574 ; free physical = 1518 ; free virtual = 109916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.781 ; gain = 74.574 ; free physical = 1518 ; free virtual = 109916
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 1447 ; free virtual = 109845
INFO: [Netlist 29-17] Analyzing 2142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1122]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1123]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1124]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1125]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1126]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1127]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1128]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1129]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1130]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1132]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1134]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1135]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1136]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1137]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1138]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1139]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1140]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1141]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1142]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cnu6_204_102_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnu6_204_102_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnu6_204_102_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1122]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1123]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1124]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1125]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1126]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1127]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1128]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1129]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1130]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1132]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1134]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1135]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1136]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1137]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1138]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1139]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1140]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1141]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc:1142]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cnu6_204_102_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cnu6_204_102_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cnu6_204_102_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/dont_touch.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.875 ; gain = 0.000 ; free physical = 1355 ; free virtual = 109637
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2142 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 2142 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2891.875 ; gain = 0.000 ; free physical = 1375 ; free virtual = 109632
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2891.875 ; gain = 377.668 ; free physical = 1715 ; free virtual = 109814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2891.875 ; gain = 377.668 ; free physical = 1715 ; free virtual = 109814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2891.875 ; gain = 377.668 ; free physical = 1715 ; free virtual = 109814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2891.875 ; gain = 377.668 ; free physical = 1579 ; free virtual = 109684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |cnu6_204_102__GB0 |           1|     30170|
|2     |cnu6_204_102__GB1 |           1|      8771|
|3     |cnu6_204_102__GB2 |           1|     11280|
|4     |cnu6_204_102__GB3 |           1|     12978|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1428  
+---Registers : 
	               24 Bit    Registers := 102   
	                3 Bit    Registers := 4284  
	                1 Bit    Registers := 3978  
+---Muxes : 
	   2 Input      6 Bit        Muxes := 714   
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 102   
	   2 Input      3 Bit        Muxes := 3672  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnu6_204_102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 102   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sym_cn_lut__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__415 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__414 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__413 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__412 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__411 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__421 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__420 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__419 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__418 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__417 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__427 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__426 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__425 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__424 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__423 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__422 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__433 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__432 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__431 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__430 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__429 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__428 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__434 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__517 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__516 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__515 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__514 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__513 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__512 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__479 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__478 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__477 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__476 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__461 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__460 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__441 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__440 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__523 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__522 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__521 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__520 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__519 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__518 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__483 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__482 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__481 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__480 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__463 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__462 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__443 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__442 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__529 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__528 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__527 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__526 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__525 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__524 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__487 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__486 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__485 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__484 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__465 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__464 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__445 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__444 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__535 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__534 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__533 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__532 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__531 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__530 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__491 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__490 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__489 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__488 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__467 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__466 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__447 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__446 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__541 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__540 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__539 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__538 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__537 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__536 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__495 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__494 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__493 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__492 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__469 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__468 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__449 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__448 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__547 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__546 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__545 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__544 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__543 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__542 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__499 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__498 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__497 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__496 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__471 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__470 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__451 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__450 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__553 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__552 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__551 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__550 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__549 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__548 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__503 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__502 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__501 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__500 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__473 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__472 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__453 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__452 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__559 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__558 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__557 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__556 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__555 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__554 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__507 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__506 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__505 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__504 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__475 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__474 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__455 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__454 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__509 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__508 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__511 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__510 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__435 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__560 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__459 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__458 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__439 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__438 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__457 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__456 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__437 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__436 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__659 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__658 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__657 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__656 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__655 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__654 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__613 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__612 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__611 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__610 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__591 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__590 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__567 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__566 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__665 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__664 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__663 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__662 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__661 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__660 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__617 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__616 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__615 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__614 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__593 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__592 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__569 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__568 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__671 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__670 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__669 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__668 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__667 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__666 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__621 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__620 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__619 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__618 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__595 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__594 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__571 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__570 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__677 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__676 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__675 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__674 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__673 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__672 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__625 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__624 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__623 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__622 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__597 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__596 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__573 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__572 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__683 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__682 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__681 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__680 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__679 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__678 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__629 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__628 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__627 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__626 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__599 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__598 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__575 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__574 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__689 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__688 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__687 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__686 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__685 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__684 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__633 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__632 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__631 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__630 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__601 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__600 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__577 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__576 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hulfDuplex_parallel2serial__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__695 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__694 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__693 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__692 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__691 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__690 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__637 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__636 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__635 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__634 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__603 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__602 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__579 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__578 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__701 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__700 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__699 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__698 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__697 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__696 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__641 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__640 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__639 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__638 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__605 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__604 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__581 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__580 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__707 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__706 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__705 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__704 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__703 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__702 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__645 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__644 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__643 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__642 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__607 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__606 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__583 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__582 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__713 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__712 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__711 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__710 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__709 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__708 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__649 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__648 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__647 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__646 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__609 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__608 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__585 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__584 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module hulfDuplex_parallel2serial 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sym_cn_lut__651 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__650 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__653 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__652 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__561 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut__589 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__588 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__565 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__564 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__587 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__586 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_internal__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut__563 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_lut__562 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_D_reg[2:0]' into 'func_ram_20/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_21/read_addr_offset_pipe0_reg' into 'func_ram_20/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_B_reg[2:0]' into 'func_ram_21/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_21/y0_pipe0_D_reg[2:0]' into 'func_ram_21/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_30/y0_pipe0_B_reg[2:0]' into 'func_ram_30/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:82]
INFO: [Synth 8-4471] merging register 'func_ram_31/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_A_reg[2:0]' into 'func_ram_30/y0_pipe0_D_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:81]
INFO: [Synth 8-4471] merging register 'func_ram_31/y0_pipe0_D_reg[2:0]' into 'func_ram_31/y0_pipe0_C_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:84]
INFO: [Synth 8-4471] merging register 'func_ram_32/read_addr_offset_pipe0_reg' into 'func_ram_30/read_addr_offset_pipe0_reg' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:96]
INFO: [Synth 8-4471] merging register 'func_ram_32/y0_pipe0_C_reg[2:0]' into 'func_ram_32/y0_pipe0_B_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:83]
INFO: [Synth 8-4471] merging register 'func_ram_20/y0_pipe0_B_reg[2:0]' into 'func_ram_20/y0_pipe0_A_reg[2:0]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:82]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[0].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[1].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[2].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[3].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[4].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[5].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[7].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[8].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[9].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[11].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[12].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[13].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[14].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[17].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[18].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[19].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[20].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[21].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[22].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[23].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[24].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[25].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_0/cnu6_204_102_inst[26].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[27].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[28].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[29].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[30].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[31].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[32].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_1/cnu6_204_102_inst[33].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_2/cnu6_204_102_inst[34].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_21/y0_pipe0_A_reg[1]' (FD) to 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_20/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_21/y0_pipe0_A_reg[2]' (FD) to 'i_2/cnu6_204_102_inst[35].u_f2/func_ram_20/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/cnu6_204_102_inst[36].u_f2/func_ram_21/y0_pipe0_A_reg[0]' (FD) to 'i_2/cnu6_204_102_inst[36].u_f2/func_ram_20/y0_pipe0_C_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 2891.875 ; gain = 377.668 ; free physical = 1562 ; free virtual = 108606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |cnu6_204_102__GB0 |           1|     24091|
|2     |cnu6_204_102__GB1 |           1|      7027|
|3     |cnu6_204_102__GB2 |           1|      9025|
|4     |cnu6_204_102__GB3 |           1|     10738|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:14 . Memory (MB): peak = 3302.547 ; gain = 788.340 ; free physical = 1215 ; free virtual = 107634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 3324.547 ; gain = 810.340 ; free physical = 1224 ; free virtual = 107612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |cnu6_204_102__GB0 |           1|     24091|
|2     |cnu6_204_102__GB1 |           1|      7027|
|3     |cnu6_204_102__GB2 |           1|      9025|
|4     |cnu6_204_102__GB3 |           1|     10738|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:33 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1391 ; free virtual = 107567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f1/func_ram_1/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_20/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[0].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f1/func_ram_1/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_20/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[1].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[1] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[2] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop cnu6_204_102_inst[2].u_f0/func_ram_0/OutC_pipe1_reg[0] is being inverted and renamed to cnu6_204_102_inst[2].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv.
INFO: [Common 17-14] Message 'Synth 8-5365' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:39 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1391 ; free virtual = 107567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:39 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1391 ; free virtual = 107567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:02:43 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1351 ; free virtual = 107525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:02 ; elapsed = 00:02:44 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1347 ; free virtual = 107521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1334 ; free virtual = 107508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1333 ; free virtual = 107507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |clock_domain_clk_wiz_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clock_domain_clk_wiz_0_0 |     1|
|2     |BUFG                     |     2|
|3     |LUT1                     |   104|
|4     |LUT2                     |   208|
|5     |LUT3                     |  6069|
|6     |LUT4                     |  1740|
|7     |LUT5                     |    11|
|8     |LUT6                     |   162|
|9     |RAM64M                   |  2142|
|10    |FDRE                     |  9573|
|11    |IBUF                     |    84|
|12    |OBUF                     |     1|
|13    |OBUFT                    |   102|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               | 20201|
|2     |  \cnu6_204_102_inst[0].cnu0_c2v_p2s   |hulfDuplex_parallel2serial     |     5|
|3     |  \cnu6_204_102_inst[0].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_0   |     5|
|4     |  \cnu6_204_102_inst[0].u_f0           |cnu6_f0                        |    30|
|5     |    func_ram_0                         |sym_cn_lut_in_1720             |    30|
|6     |      rank_m                           |sym_cn_rank_1721               |    18|
|7     |        bank0                          |sym_cn_lut_1722                |     3|
|8     |        bank1                          |sym_cn_lut_1723                |     3|
|9     |  \cnu6_204_102_inst[0].u_f1           |cnu6_f1                        |    39|
|10    |    func_ram_1                         |sym_cn_lut_internal_1716       |    39|
|11    |      rank_m                           |sym_cn_rank_1717               |    18|
|12    |        bank0                          |sym_cn_lut_1718                |     6|
|13    |        bank1                          |sym_cn_lut_1719                |     3|
|14    |  \cnu6_204_102_inst[0].u_f2           |cnu6_f2                        |    76|
|15    |    func_ram_20                        |sym_cn_lut_internal_1708       |    40|
|16    |      rank_m                           |sym_cn_rank_1713               |    21|
|17    |        bank0                          |sym_cn_lut_1714                |     6|
|18    |        bank1                          |sym_cn_lut_1715                |     3|
|19    |    func_ram_21                        |sym_cn_lut_internal_1709       |    36|
|20    |      rank_m                           |sym_cn_rank_1710               |    21|
|21    |        bank0                          |sym_cn_lut_1711                |     6|
|22    |        bank1                          |sym_cn_lut_1712                |     3|
|23    |  \cnu6_204_102_inst[0].u_f3           |cnu6_f3                        |   126|
|24    |    func_ram_30                        |sym_cn_lut_out_1696            |    45|
|25    |      rank_m                           |sym_cn_rank_1705               |    22|
|26    |        bank0                          |sym_cn_lut_1706                |     6|
|27    |        bank1                          |sym_cn_lut_1707                |     4|
|28    |    func_ram_31                        |sym_cn_lut_out_1697            |    39|
|29    |      rank_m                           |sym_cn_rank_1702               |    21|
|30    |        bank0                          |sym_cn_lut_1703                |     6|
|31    |        bank1                          |sym_cn_lut_1704                |     3|
|32    |    func_ram_32                        |sym_cn_lut_out_1698            |    42|
|33    |      rank_m                           |sym_cn_rank_1699               |    21|
|34    |        bank0                          |sym_cn_lut_1700                |     6|
|35    |        bank1                          |sym_cn_lut_1701                |     3|
|36    |  \cnu6_204_102_inst[10].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_1   |     5|
|37    |  \cnu6_204_102_inst[10].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_2   |     5|
|38    |  \cnu6_204_102_inst[10].u_f0          |cnu6_f0_3                      |    30|
|39    |    func_ram_0                         |sym_cn_lut_in_1692             |    30|
|40    |      rank_m                           |sym_cn_rank_1693               |    18|
|41    |        bank0                          |sym_cn_lut_1694                |     3|
|42    |        bank1                          |sym_cn_lut_1695                |     3|
|43    |  \cnu6_204_102_inst[10].u_f1          |cnu6_f1_4                      |    39|
|44    |    func_ram_1                         |sym_cn_lut_internal_1688       |    39|
|45    |      rank_m                           |sym_cn_rank_1689               |    18|
|46    |        bank0                          |sym_cn_lut_1690                |     6|
|47    |        bank1                          |sym_cn_lut_1691                |     3|
|48    |  \cnu6_204_102_inst[10].u_f2          |cnu6_f2_5                      |    75|
|49    |    func_ram_20                        |sym_cn_lut_internal_1680       |    39|
|50    |      rank_m                           |sym_cn_rank_1685               |    21|
|51    |        bank0                          |sym_cn_lut_1686                |     6|
|52    |        bank1                          |sym_cn_lut_1687                |     3|
|53    |    func_ram_21                        |sym_cn_lut_internal_1681       |    36|
|54    |      rank_m                           |sym_cn_rank_1682               |    21|
|55    |        bank0                          |sym_cn_lut_1683                |     6|
|56    |        bank1                          |sym_cn_lut_1684                |     3|
|57    |  \cnu6_204_102_inst[10].u_f3          |cnu6_f3_6                      |   123|
|58    |    func_ram_30                        |sym_cn_lut_out_1668            |    42|
|59    |      rank_m                           |sym_cn_rank_1677               |    21|
|60    |        bank0                          |sym_cn_lut_1678                |     6|
|61    |        bank1                          |sym_cn_lut_1679                |     3|
|62    |    func_ram_31                        |sym_cn_lut_out_1669            |    39|
|63    |      rank_m                           |sym_cn_rank_1674               |    21|
|64    |        bank0                          |sym_cn_lut_1675                |     6|
|65    |        bank1                          |sym_cn_lut_1676                |     3|
|66    |    func_ram_32                        |sym_cn_lut_out_1670            |    42|
|67    |      rank_m                           |sym_cn_rank_1671               |    21|
|68    |        bank0                          |sym_cn_lut_1672                |     6|
|69    |        bank1                          |sym_cn_lut_1673                |     3|
|70    |  \cnu6_204_102_inst[11].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_7   |     5|
|71    |  \cnu6_204_102_inst[11].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_8   |     5|
|72    |  \cnu6_204_102_inst[11].u_f0          |cnu6_f0_9                      |    30|
|73    |    func_ram_0                         |sym_cn_lut_in_1664             |    30|
|74    |      rank_m                           |sym_cn_rank_1665               |    18|
|75    |        bank0                          |sym_cn_lut_1666                |     3|
|76    |        bank1                          |sym_cn_lut_1667                |     3|
|77    |  \cnu6_204_102_inst[11].u_f1          |cnu6_f1_10                     |    39|
|78    |    func_ram_1                         |sym_cn_lut_internal_1660       |    39|
|79    |      rank_m                           |sym_cn_rank_1661               |    18|
|80    |        bank0                          |sym_cn_lut_1662                |     6|
|81    |        bank1                          |sym_cn_lut_1663                |     3|
|82    |  \cnu6_204_102_inst[11].u_f2          |cnu6_f2_11                     |    76|
|83    |    func_ram_20                        |sym_cn_lut_internal_1652       |    40|
|84    |      rank_m                           |sym_cn_rank_1657               |    21|
|85    |        bank0                          |sym_cn_lut_1658                |     6|
|86    |        bank1                          |sym_cn_lut_1659                |     3|
|87    |    func_ram_21                        |sym_cn_lut_internal_1653       |    36|
|88    |      rank_m                           |sym_cn_rank_1654               |    21|
|89    |        bank0                          |sym_cn_lut_1655                |     6|
|90    |        bank1                          |sym_cn_lut_1656                |     3|
|91    |  \cnu6_204_102_inst[11].u_f3          |cnu6_f3_12                     |   129|
|92    |    func_ram_30                        |sym_cn_lut_out_1640            |    48|
|93    |      rank_m                           |sym_cn_rank_1649               |    22|
|94    |        bank0                          |sym_cn_lut_1650                |     6|
|95    |        bank1                          |sym_cn_lut_1651                |     4|
|96    |    func_ram_31                        |sym_cn_lut_out_1641            |    39|
|97    |      rank_m                           |sym_cn_rank_1646               |    21|
|98    |        bank0                          |sym_cn_lut_1647                |     6|
|99    |        bank1                          |sym_cn_lut_1648                |     3|
|100   |    func_ram_32                        |sym_cn_lut_out_1642            |    42|
|101   |      rank_m                           |sym_cn_rank_1643               |    21|
|102   |        bank0                          |sym_cn_lut_1644                |     6|
|103   |        bank1                          |sym_cn_lut_1645                |     3|
|104   |  \cnu6_204_102_inst[12].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_13  |     5|
|105   |  \cnu6_204_102_inst[12].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_14  |     5|
|106   |  \cnu6_204_102_inst[12].u_f0          |cnu6_f0_15                     |    30|
|107   |    func_ram_0                         |sym_cn_lut_in_1636             |    30|
|108   |      rank_m                           |sym_cn_rank_1637               |    18|
|109   |        bank0                          |sym_cn_lut_1638                |     3|
|110   |        bank1                          |sym_cn_lut_1639                |     3|
|111   |  \cnu6_204_102_inst[12].u_f1          |cnu6_f1_16                     |    39|
|112   |    func_ram_1                         |sym_cn_lut_internal_1632       |    39|
|113   |      rank_m                           |sym_cn_rank_1633               |    18|
|114   |        bank0                          |sym_cn_lut_1634                |     6|
|115   |        bank1                          |sym_cn_lut_1635                |     3|
|116   |  \cnu6_204_102_inst[12].u_f2          |cnu6_f2_17                     |    75|
|117   |    func_ram_20                        |sym_cn_lut_internal_1624       |    39|
|118   |      rank_m                           |sym_cn_rank_1629               |    21|
|119   |        bank0                          |sym_cn_lut_1630                |     6|
|120   |        bank1                          |sym_cn_lut_1631                |     3|
|121   |    func_ram_21                        |sym_cn_lut_internal_1625       |    36|
|122   |      rank_m                           |sym_cn_rank_1626               |    21|
|123   |        bank0                          |sym_cn_lut_1627                |     6|
|124   |        bank1                          |sym_cn_lut_1628                |     3|
|125   |  \cnu6_204_102_inst[12].u_f3          |cnu6_f3_18                     |   123|
|126   |    func_ram_30                        |sym_cn_lut_out_1612            |    42|
|127   |      rank_m                           |sym_cn_rank_1621               |    21|
|128   |        bank0                          |sym_cn_lut_1622                |     6|
|129   |        bank1                          |sym_cn_lut_1623                |     3|
|130   |    func_ram_31                        |sym_cn_lut_out_1613            |    39|
|131   |      rank_m                           |sym_cn_rank_1618               |    21|
|132   |        bank0                          |sym_cn_lut_1619                |     6|
|133   |        bank1                          |sym_cn_lut_1620                |     3|
|134   |    func_ram_32                        |sym_cn_lut_out_1614            |    42|
|135   |      rank_m                           |sym_cn_rank_1615               |    21|
|136   |        bank0                          |sym_cn_lut_1616                |     6|
|137   |        bank1                          |sym_cn_lut_1617                |     3|
|138   |  \cnu6_204_102_inst[13].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_19  |     5|
|139   |  \cnu6_204_102_inst[13].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_20  |     5|
|140   |  \cnu6_204_102_inst[13].u_f0          |cnu6_f0_21                     |    30|
|141   |    func_ram_0                         |sym_cn_lut_in_1608             |    30|
|142   |      rank_m                           |sym_cn_rank_1609               |    18|
|143   |        bank0                          |sym_cn_lut_1610                |     3|
|144   |        bank1                          |sym_cn_lut_1611                |     3|
|145   |  \cnu6_204_102_inst[13].u_f1          |cnu6_f1_22                     |    39|
|146   |    func_ram_1                         |sym_cn_lut_internal_1604       |    39|
|147   |      rank_m                           |sym_cn_rank_1605               |    18|
|148   |        bank0                          |sym_cn_lut_1606                |     6|
|149   |        bank1                          |sym_cn_lut_1607                |     3|
|150   |  \cnu6_204_102_inst[13].u_f2          |cnu6_f2_23                     |    76|
|151   |    func_ram_20                        |sym_cn_lut_internal_1596       |    40|
|152   |      rank_m                           |sym_cn_rank_1601               |    21|
|153   |        bank0                          |sym_cn_lut_1602                |     6|
|154   |        bank1                          |sym_cn_lut_1603                |     3|
|155   |    func_ram_21                        |sym_cn_lut_internal_1597       |    36|
|156   |      rank_m                           |sym_cn_rank_1598               |    21|
|157   |        bank0                          |sym_cn_lut_1599                |     6|
|158   |        bank1                          |sym_cn_lut_1600                |     3|
|159   |  \cnu6_204_102_inst[13].u_f3          |cnu6_f3_24                     |   126|
|160   |    func_ram_30                        |sym_cn_lut_out_1584            |    45|
|161   |      rank_m                           |sym_cn_rank_1593               |    22|
|162   |        bank0                          |sym_cn_lut_1594                |     6|
|163   |        bank1                          |sym_cn_lut_1595                |     4|
|164   |    func_ram_31                        |sym_cn_lut_out_1585            |    39|
|165   |      rank_m                           |sym_cn_rank_1590               |    21|
|166   |        bank0                          |sym_cn_lut_1591                |     6|
|167   |        bank1                          |sym_cn_lut_1592                |     3|
|168   |    func_ram_32                        |sym_cn_lut_out_1586            |    42|
|169   |      rank_m                           |sym_cn_rank_1587               |    21|
|170   |        bank0                          |sym_cn_lut_1588                |     6|
|171   |        bank1                          |sym_cn_lut_1589                |     3|
|172   |  \cnu6_204_102_inst[14].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_25  |     5|
|173   |  \cnu6_204_102_inst[14].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_26  |     5|
|174   |  \cnu6_204_102_inst[14].u_f0          |cnu6_f0_27                     |    30|
|175   |    func_ram_0                         |sym_cn_lut_in_1580             |    30|
|176   |      rank_m                           |sym_cn_rank_1581               |    18|
|177   |        bank0                          |sym_cn_lut_1582                |     3|
|178   |        bank1                          |sym_cn_lut_1583                |     3|
|179   |  \cnu6_204_102_inst[14].u_f1          |cnu6_f1_28                     |    39|
|180   |    func_ram_1                         |sym_cn_lut_internal_1576       |    39|
|181   |      rank_m                           |sym_cn_rank_1577               |    18|
|182   |        bank0                          |sym_cn_lut_1578                |     6|
|183   |        bank1                          |sym_cn_lut_1579                |     3|
|184   |  \cnu6_204_102_inst[14].u_f2          |cnu6_f2_29                     |    76|
|185   |    func_ram_20                        |sym_cn_lut_internal_1568       |    40|
|186   |      rank_m                           |sym_cn_rank_1573               |    21|
|187   |        bank0                          |sym_cn_lut_1574                |     6|
|188   |        bank1                          |sym_cn_lut_1575                |     3|
|189   |    func_ram_21                        |sym_cn_lut_internal_1569       |    36|
|190   |      rank_m                           |sym_cn_rank_1570               |    21|
|191   |        bank0                          |sym_cn_lut_1571                |     6|
|192   |        bank1                          |sym_cn_lut_1572                |     3|
|193   |  \cnu6_204_102_inst[14].u_f3          |cnu6_f3_30                     |   126|
|194   |    func_ram_30                        |sym_cn_lut_out_1556            |    45|
|195   |      rank_m                           |sym_cn_rank_1565               |    22|
|196   |        bank0                          |sym_cn_lut_1566                |     6|
|197   |        bank1                          |sym_cn_lut_1567                |     4|
|198   |    func_ram_31                        |sym_cn_lut_out_1557            |    39|
|199   |      rank_m                           |sym_cn_rank_1562               |    21|
|200   |        bank0                          |sym_cn_lut_1563                |     6|
|201   |        bank1                          |sym_cn_lut_1564                |     3|
|202   |    func_ram_32                        |sym_cn_lut_out_1558            |    42|
|203   |      rank_m                           |sym_cn_rank_1559               |    21|
|204   |        bank0                          |sym_cn_lut_1560                |     6|
|205   |        bank1                          |sym_cn_lut_1561                |     3|
|206   |  \cnu6_204_102_inst[15].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_31  |     5|
|207   |  \cnu6_204_102_inst[15].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_32  |     5|
|208   |  \cnu6_204_102_inst[15].u_f0          |cnu6_f0_33                     |    30|
|209   |    func_ram_0                         |sym_cn_lut_in_1552             |    30|
|210   |      rank_m                           |sym_cn_rank_1553               |    18|
|211   |        bank0                          |sym_cn_lut_1554                |     3|
|212   |        bank1                          |sym_cn_lut_1555                |     3|
|213   |  \cnu6_204_102_inst[15].u_f1          |cnu6_f1_34                     |    39|
|214   |    func_ram_1                         |sym_cn_lut_internal_1548       |    39|
|215   |      rank_m                           |sym_cn_rank_1549               |    18|
|216   |        bank0                          |sym_cn_lut_1550                |     6|
|217   |        bank1                          |sym_cn_lut_1551                |     3|
|218   |  \cnu6_204_102_inst[15].u_f2          |cnu6_f2_35                     |    76|
|219   |    func_ram_20                        |sym_cn_lut_internal_1540       |    40|
|220   |      rank_m                           |sym_cn_rank_1545               |    21|
|221   |        bank0                          |sym_cn_lut_1546                |     6|
|222   |        bank1                          |sym_cn_lut_1547                |     3|
|223   |    func_ram_21                        |sym_cn_lut_internal_1541       |    36|
|224   |      rank_m                           |sym_cn_rank_1542               |    21|
|225   |        bank0                          |sym_cn_lut_1543                |     6|
|226   |        bank1                          |sym_cn_lut_1544                |     3|
|227   |  \cnu6_204_102_inst[15].u_f3          |cnu6_f3_36                     |   126|
|228   |    func_ram_30                        |sym_cn_lut_out_1528            |    45|
|229   |      rank_m                           |sym_cn_rank_1537               |    22|
|230   |        bank0                          |sym_cn_lut_1538                |     6|
|231   |        bank1                          |sym_cn_lut_1539                |     4|
|232   |    func_ram_31                        |sym_cn_lut_out_1529            |    39|
|233   |      rank_m                           |sym_cn_rank_1534               |    21|
|234   |        bank0                          |sym_cn_lut_1535                |     6|
|235   |        bank1                          |sym_cn_lut_1536                |     3|
|236   |    func_ram_32                        |sym_cn_lut_out_1530            |    42|
|237   |      rank_m                           |sym_cn_rank_1531               |    21|
|238   |        bank0                          |sym_cn_lut_1532                |     6|
|239   |        bank1                          |sym_cn_lut_1533                |     3|
|240   |  \cnu6_204_102_inst[16].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_37  |     5|
|241   |  \cnu6_204_102_inst[16].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_38  |     5|
|242   |  \cnu6_204_102_inst[16].u_f0          |cnu6_f0_39                     |    30|
|243   |    func_ram_0                         |sym_cn_lut_in_1524             |    30|
|244   |      rank_m                           |sym_cn_rank_1525               |    18|
|245   |        bank0                          |sym_cn_lut_1526                |     3|
|246   |        bank1                          |sym_cn_lut_1527                |     3|
|247   |  \cnu6_204_102_inst[16].u_f1          |cnu6_f1_40                     |    39|
|248   |    func_ram_1                         |sym_cn_lut_internal_1520       |    39|
|249   |      rank_m                           |sym_cn_rank_1521               |    18|
|250   |        bank0                          |sym_cn_lut_1522                |     6|
|251   |        bank1                          |sym_cn_lut_1523                |     3|
|252   |  \cnu6_204_102_inst[16].u_f2          |cnu6_f2_41                     |    75|
|253   |    func_ram_20                        |sym_cn_lut_internal_1512       |    39|
|254   |      rank_m                           |sym_cn_rank_1517               |    21|
|255   |        bank0                          |sym_cn_lut_1518                |     6|
|256   |        bank1                          |sym_cn_lut_1519                |     3|
|257   |    func_ram_21                        |sym_cn_lut_internal_1513       |    36|
|258   |      rank_m                           |sym_cn_rank_1514               |    21|
|259   |        bank0                          |sym_cn_lut_1515                |     6|
|260   |        bank1                          |sym_cn_lut_1516                |     3|
|261   |  \cnu6_204_102_inst[16].u_f3          |cnu6_f3_42                     |   123|
|262   |    func_ram_30                        |sym_cn_lut_out_1500            |    42|
|263   |      rank_m                           |sym_cn_rank_1509               |    21|
|264   |        bank0                          |sym_cn_lut_1510                |     6|
|265   |        bank1                          |sym_cn_lut_1511                |     3|
|266   |    func_ram_31                        |sym_cn_lut_out_1501            |    39|
|267   |      rank_m                           |sym_cn_rank_1506               |    21|
|268   |        bank0                          |sym_cn_lut_1507                |     6|
|269   |        bank1                          |sym_cn_lut_1508                |     3|
|270   |    func_ram_32                        |sym_cn_lut_out_1502            |    42|
|271   |      rank_m                           |sym_cn_rank_1503               |    21|
|272   |        bank0                          |sym_cn_lut_1504                |     6|
|273   |        bank1                          |sym_cn_lut_1505                |     3|
|274   |  \cnu6_204_102_inst[17].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_43  |     5|
|275   |  \cnu6_204_102_inst[17].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_44  |     5|
|276   |  \cnu6_204_102_inst[17].u_f0          |cnu6_f0_45                     |    30|
|277   |    func_ram_0                         |sym_cn_lut_in_1496             |    30|
|278   |      rank_m                           |sym_cn_rank_1497               |    18|
|279   |        bank0                          |sym_cn_lut_1498                |     3|
|280   |        bank1                          |sym_cn_lut_1499                |     3|
|281   |  \cnu6_204_102_inst[17].u_f1          |cnu6_f1_46                     |    39|
|282   |    func_ram_1                         |sym_cn_lut_internal_1492       |    39|
|283   |      rank_m                           |sym_cn_rank_1493               |    18|
|284   |        bank0                          |sym_cn_lut_1494                |     6|
|285   |        bank1                          |sym_cn_lut_1495                |     3|
|286   |  \cnu6_204_102_inst[17].u_f2          |cnu6_f2_47                     |    76|
|287   |    func_ram_20                        |sym_cn_lut_internal_1484       |    40|
|288   |      rank_m                           |sym_cn_rank_1489               |    21|
|289   |        bank0                          |sym_cn_lut_1490                |     6|
|290   |        bank1                          |sym_cn_lut_1491                |     3|
|291   |    func_ram_21                        |sym_cn_lut_internal_1485       |    36|
|292   |      rank_m                           |sym_cn_rank_1486               |    21|
|293   |        bank0                          |sym_cn_lut_1487                |     6|
|294   |        bank1                          |sym_cn_lut_1488                |     3|
|295   |  \cnu6_204_102_inst[17].u_f3          |cnu6_f3_48                     |   126|
|296   |    func_ram_30                        |sym_cn_lut_out_1472            |    45|
|297   |      rank_m                           |sym_cn_rank_1481               |    22|
|298   |        bank0                          |sym_cn_lut_1482                |     6|
|299   |        bank1                          |sym_cn_lut_1483                |     4|
|300   |    func_ram_31                        |sym_cn_lut_out_1473            |    39|
|301   |      rank_m                           |sym_cn_rank_1478               |    21|
|302   |        bank0                          |sym_cn_lut_1479                |     6|
|303   |        bank1                          |sym_cn_lut_1480                |     3|
|304   |    func_ram_32                        |sym_cn_lut_out_1474            |    42|
|305   |      rank_m                           |sym_cn_rank_1475               |    21|
|306   |        bank0                          |sym_cn_lut_1476                |     6|
|307   |        bank1                          |sym_cn_lut_1477                |     3|
|308   |  \cnu6_204_102_inst[18].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_49  |     5|
|309   |  \cnu6_204_102_inst[18].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_50  |     5|
|310   |  \cnu6_204_102_inst[18].u_f0          |cnu6_f0_51                     |    30|
|311   |    func_ram_0                         |sym_cn_lut_in_1468             |    30|
|312   |      rank_m                           |sym_cn_rank_1469               |    18|
|313   |        bank0                          |sym_cn_lut_1470                |     3|
|314   |        bank1                          |sym_cn_lut_1471                |     3|
|315   |  \cnu6_204_102_inst[18].u_f1          |cnu6_f1_52                     |    39|
|316   |    func_ram_1                         |sym_cn_lut_internal_1464       |    39|
|317   |      rank_m                           |sym_cn_rank_1465               |    18|
|318   |        bank0                          |sym_cn_lut_1466                |     6|
|319   |        bank1                          |sym_cn_lut_1467                |     3|
|320   |  \cnu6_204_102_inst[18].u_f2          |cnu6_f2_53                     |    76|
|321   |    func_ram_20                        |sym_cn_lut_internal_1456       |    40|
|322   |      rank_m                           |sym_cn_rank_1461               |    21|
|323   |        bank0                          |sym_cn_lut_1462                |     6|
|324   |        bank1                          |sym_cn_lut_1463                |     3|
|325   |    func_ram_21                        |sym_cn_lut_internal_1457       |    36|
|326   |      rank_m                           |sym_cn_rank_1458               |    21|
|327   |        bank0                          |sym_cn_lut_1459                |     6|
|328   |        bank1                          |sym_cn_lut_1460                |     3|
|329   |  \cnu6_204_102_inst[18].u_f3          |cnu6_f3_54                     |   127|
|330   |    func_ram_30                        |sym_cn_lut_out_1444            |    46|
|331   |      rank_m                           |sym_cn_rank_1453               |    22|
|332   |        bank0                          |sym_cn_lut_1454                |     6|
|333   |        bank1                          |sym_cn_lut_1455                |     4|
|334   |    func_ram_31                        |sym_cn_lut_out_1445            |    39|
|335   |      rank_m                           |sym_cn_rank_1450               |    21|
|336   |        bank0                          |sym_cn_lut_1451                |     6|
|337   |        bank1                          |sym_cn_lut_1452                |     3|
|338   |    func_ram_32                        |sym_cn_lut_out_1446            |    42|
|339   |      rank_m                           |sym_cn_rank_1447               |    21|
|340   |        bank0                          |sym_cn_lut_1448                |     6|
|341   |        bank1                          |sym_cn_lut_1449                |     3|
|342   |  \cnu6_204_102_inst[19].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_55  |     5|
|343   |  \cnu6_204_102_inst[19].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_56  |     5|
|344   |  \cnu6_204_102_inst[19].u_f0          |cnu6_f0_57                     |    30|
|345   |    func_ram_0                         |sym_cn_lut_in_1440             |    30|
|346   |      rank_m                           |sym_cn_rank_1441               |    18|
|347   |        bank0                          |sym_cn_lut_1442                |     3|
|348   |        bank1                          |sym_cn_lut_1443                |     3|
|349   |  \cnu6_204_102_inst[19].u_f1          |cnu6_f1_58                     |    39|
|350   |    func_ram_1                         |sym_cn_lut_internal_1436       |    39|
|351   |      rank_m                           |sym_cn_rank_1437               |    18|
|352   |        bank0                          |sym_cn_lut_1438                |     6|
|353   |        bank1                          |sym_cn_lut_1439                |     3|
|354   |  \cnu6_204_102_inst[19].u_f2          |cnu6_f2_59                     |    76|
|355   |    func_ram_20                        |sym_cn_lut_internal_1428       |    40|
|356   |      rank_m                           |sym_cn_rank_1433               |    21|
|357   |        bank0                          |sym_cn_lut_1434                |     6|
|358   |        bank1                          |sym_cn_lut_1435                |     3|
|359   |    func_ram_21                        |sym_cn_lut_internal_1429       |    36|
|360   |      rank_m                           |sym_cn_rank_1430               |    21|
|361   |        bank0                          |sym_cn_lut_1431                |     6|
|362   |        bank1                          |sym_cn_lut_1432                |     3|
|363   |  \cnu6_204_102_inst[19].u_f3          |cnu6_f3_60                     |   126|
|364   |    func_ram_30                        |sym_cn_lut_out_1416            |    45|
|365   |      rank_m                           |sym_cn_rank_1425               |    22|
|366   |        bank0                          |sym_cn_lut_1426                |     6|
|367   |        bank1                          |sym_cn_lut_1427                |     4|
|368   |    func_ram_31                        |sym_cn_lut_out_1417            |    39|
|369   |      rank_m                           |sym_cn_rank_1422               |    21|
|370   |        bank0                          |sym_cn_lut_1423                |     6|
|371   |        bank1                          |sym_cn_lut_1424                |     3|
|372   |    func_ram_32                        |sym_cn_lut_out_1418            |    42|
|373   |      rank_m                           |sym_cn_rank_1419               |    21|
|374   |        bank0                          |sym_cn_lut_1420                |     6|
|375   |        bank1                          |sym_cn_lut_1421                |     3|
|376   |  \cnu6_204_102_inst[1].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_61  |     5|
|377   |  \cnu6_204_102_inst[1].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_62  |     5|
|378   |  \cnu6_204_102_inst[1].u_f0           |cnu6_f0_63                     |    30|
|379   |    func_ram_0                         |sym_cn_lut_in_1412             |    30|
|380   |      rank_m                           |sym_cn_rank_1413               |    18|
|381   |        bank0                          |sym_cn_lut_1414                |     3|
|382   |        bank1                          |sym_cn_lut_1415                |     3|
|383   |  \cnu6_204_102_inst[1].u_f1           |cnu6_f1_64                     |    39|
|384   |    func_ram_1                         |sym_cn_lut_internal_1408       |    39|
|385   |      rank_m                           |sym_cn_rank_1409               |    18|
|386   |        bank0                          |sym_cn_lut_1410                |     6|
|387   |        bank1                          |sym_cn_lut_1411                |     3|
|388   |  \cnu6_204_102_inst[1].u_f2           |cnu6_f2_65                     |    75|
|389   |    func_ram_20                        |sym_cn_lut_internal_1400       |    39|
|390   |      rank_m                           |sym_cn_rank_1405               |    21|
|391   |        bank0                          |sym_cn_lut_1406                |     6|
|392   |        bank1                          |sym_cn_lut_1407                |     3|
|393   |    func_ram_21                        |sym_cn_lut_internal_1401       |    36|
|394   |      rank_m                           |sym_cn_rank_1402               |    21|
|395   |        bank0                          |sym_cn_lut_1403                |     6|
|396   |        bank1                          |sym_cn_lut_1404                |     3|
|397   |  \cnu6_204_102_inst[1].u_f3           |cnu6_f3_66                     |   123|
|398   |    func_ram_30                        |sym_cn_lut_out_1388            |    42|
|399   |      rank_m                           |sym_cn_rank_1397               |    21|
|400   |        bank0                          |sym_cn_lut_1398                |     6|
|401   |        bank1                          |sym_cn_lut_1399                |     3|
|402   |    func_ram_31                        |sym_cn_lut_out_1389            |    39|
|403   |      rank_m                           |sym_cn_rank_1394               |    21|
|404   |        bank0                          |sym_cn_lut_1395                |     6|
|405   |        bank1                          |sym_cn_lut_1396                |     3|
|406   |    func_ram_32                        |sym_cn_lut_out_1390            |    42|
|407   |      rank_m                           |sym_cn_rank_1391               |    21|
|408   |        bank0                          |sym_cn_lut_1392                |     6|
|409   |        bank1                          |sym_cn_lut_1393                |     3|
|410   |  \cnu6_204_102_inst[20].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_67  |     5|
|411   |  \cnu6_204_102_inst[20].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_68  |     5|
|412   |  \cnu6_204_102_inst[20].u_f0          |cnu6_f0_69                     |    30|
|413   |    func_ram_0                         |sym_cn_lut_in_1384             |    30|
|414   |      rank_m                           |sym_cn_rank_1385               |    18|
|415   |        bank0                          |sym_cn_lut_1386                |     3|
|416   |        bank1                          |sym_cn_lut_1387                |     3|
|417   |  \cnu6_204_102_inst[20].u_f1          |cnu6_f1_70                     |    39|
|418   |    func_ram_1                         |sym_cn_lut_internal_1380       |    39|
|419   |      rank_m                           |sym_cn_rank_1381               |    18|
|420   |        bank0                          |sym_cn_lut_1382                |     6|
|421   |        bank1                          |sym_cn_lut_1383                |     3|
|422   |  \cnu6_204_102_inst[20].u_f2          |cnu6_f2_71                     |    75|
|423   |    func_ram_20                        |sym_cn_lut_internal_1372       |    39|
|424   |      rank_m                           |sym_cn_rank_1377               |    21|
|425   |        bank0                          |sym_cn_lut_1378                |     6|
|426   |        bank1                          |sym_cn_lut_1379                |     3|
|427   |    func_ram_21                        |sym_cn_lut_internal_1373       |    36|
|428   |      rank_m                           |sym_cn_rank_1374               |    21|
|429   |        bank0                          |sym_cn_lut_1375                |     6|
|430   |        bank1                          |sym_cn_lut_1376                |     3|
|431   |  \cnu6_204_102_inst[20].u_f3          |cnu6_f3_72                     |   123|
|432   |    func_ram_30                        |sym_cn_lut_out_1360            |    42|
|433   |      rank_m                           |sym_cn_rank_1369               |    21|
|434   |        bank0                          |sym_cn_lut_1370                |     6|
|435   |        bank1                          |sym_cn_lut_1371                |     3|
|436   |    func_ram_31                        |sym_cn_lut_out_1361            |    39|
|437   |      rank_m                           |sym_cn_rank_1366               |    21|
|438   |        bank0                          |sym_cn_lut_1367                |     6|
|439   |        bank1                          |sym_cn_lut_1368                |     3|
|440   |    func_ram_32                        |sym_cn_lut_out_1362            |    42|
|441   |      rank_m                           |sym_cn_rank_1363               |    21|
|442   |        bank0                          |sym_cn_lut_1364                |     6|
|443   |        bank1                          |sym_cn_lut_1365                |     3|
|444   |  \cnu6_204_102_inst[21].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_73  |     5|
|445   |  \cnu6_204_102_inst[21].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_74  |     5|
|446   |  \cnu6_204_102_inst[21].u_f0          |cnu6_f0_75                     |    30|
|447   |    func_ram_0                         |sym_cn_lut_in_1356             |    30|
|448   |      rank_m                           |sym_cn_rank_1357               |    18|
|449   |        bank0                          |sym_cn_lut_1358                |     3|
|450   |        bank1                          |sym_cn_lut_1359                |     3|
|451   |  \cnu6_204_102_inst[21].u_f1          |cnu6_f1_76                     |    39|
|452   |    func_ram_1                         |sym_cn_lut_internal_1352       |    39|
|453   |      rank_m                           |sym_cn_rank_1353               |    18|
|454   |        bank0                          |sym_cn_lut_1354                |     6|
|455   |        bank1                          |sym_cn_lut_1355                |     3|
|456   |  \cnu6_204_102_inst[21].u_f2          |cnu6_f2_77                     |    76|
|457   |    func_ram_20                        |sym_cn_lut_internal_1344       |    40|
|458   |      rank_m                           |sym_cn_rank_1349               |    21|
|459   |        bank0                          |sym_cn_lut_1350                |     6|
|460   |        bank1                          |sym_cn_lut_1351                |     3|
|461   |    func_ram_21                        |sym_cn_lut_internal_1345       |    36|
|462   |      rank_m                           |sym_cn_rank_1346               |    21|
|463   |        bank0                          |sym_cn_lut_1347                |     6|
|464   |        bank1                          |sym_cn_lut_1348                |     3|
|465   |  \cnu6_204_102_inst[21].u_f3          |cnu6_f3_78                     |   126|
|466   |    func_ram_30                        |sym_cn_lut_out_1332            |    45|
|467   |      rank_m                           |sym_cn_rank_1341               |    22|
|468   |        bank0                          |sym_cn_lut_1342                |     6|
|469   |        bank1                          |sym_cn_lut_1343                |     4|
|470   |    func_ram_31                        |sym_cn_lut_out_1333            |    39|
|471   |      rank_m                           |sym_cn_rank_1338               |    21|
|472   |        bank0                          |sym_cn_lut_1339                |     6|
|473   |        bank1                          |sym_cn_lut_1340                |     3|
|474   |    func_ram_32                        |sym_cn_lut_out_1334            |    42|
|475   |      rank_m                           |sym_cn_rank_1335               |    21|
|476   |        bank0                          |sym_cn_lut_1336                |     6|
|477   |        bank1                          |sym_cn_lut_1337                |     3|
|478   |  \cnu6_204_102_inst[22].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_79  |     5|
|479   |  \cnu6_204_102_inst[22].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_80  |     5|
|480   |  \cnu6_204_102_inst[22].u_f0          |cnu6_f0_81                     |    30|
|481   |    func_ram_0                         |sym_cn_lut_in_1328             |    30|
|482   |      rank_m                           |sym_cn_rank_1329               |    18|
|483   |        bank0                          |sym_cn_lut_1330                |     3|
|484   |        bank1                          |sym_cn_lut_1331                |     3|
|485   |  \cnu6_204_102_inst[22].u_f1          |cnu6_f1_82                     |    39|
|486   |    func_ram_1                         |sym_cn_lut_internal_1324       |    39|
|487   |      rank_m                           |sym_cn_rank_1325               |    18|
|488   |        bank0                          |sym_cn_lut_1326                |     6|
|489   |        bank1                          |sym_cn_lut_1327                |     3|
|490   |  \cnu6_204_102_inst[22].u_f2          |cnu6_f2_83                     |    76|
|491   |    func_ram_20                        |sym_cn_lut_internal_1316       |    40|
|492   |      rank_m                           |sym_cn_rank_1321               |    21|
|493   |        bank0                          |sym_cn_lut_1322                |     6|
|494   |        bank1                          |sym_cn_lut_1323                |     3|
|495   |    func_ram_21                        |sym_cn_lut_internal_1317       |    36|
|496   |      rank_m                           |sym_cn_rank_1318               |    21|
|497   |        bank0                          |sym_cn_lut_1319                |     6|
|498   |        bank1                          |sym_cn_lut_1320                |     3|
|499   |  \cnu6_204_102_inst[22].u_f3          |cnu6_f3_84                     |   127|
|500   |    func_ram_30                        |sym_cn_lut_out_1304            |    46|
|501   |      rank_m                           |sym_cn_rank_1313               |    22|
|502   |        bank0                          |sym_cn_lut_1314                |     6|
|503   |        bank1                          |sym_cn_lut_1315                |     4|
|504   |    func_ram_31                        |sym_cn_lut_out_1305            |    39|
|505   |      rank_m                           |sym_cn_rank_1310               |    21|
|506   |        bank0                          |sym_cn_lut_1311                |     6|
|507   |        bank1                          |sym_cn_lut_1312                |     3|
|508   |    func_ram_32                        |sym_cn_lut_out_1306            |    42|
|509   |      rank_m                           |sym_cn_rank_1307               |    21|
|510   |        bank0                          |sym_cn_lut_1308                |     6|
|511   |        bank1                          |sym_cn_lut_1309                |     3|
|512   |  \cnu6_204_102_inst[23].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_85  |     5|
|513   |  \cnu6_204_102_inst[23].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_86  |     5|
|514   |  \cnu6_204_102_inst[23].u_f0          |cnu6_f0_87                     |    30|
|515   |    func_ram_0                         |sym_cn_lut_in_1300             |    30|
|516   |      rank_m                           |sym_cn_rank_1301               |    18|
|517   |        bank0                          |sym_cn_lut_1302                |     3|
|518   |        bank1                          |sym_cn_lut_1303                |     3|
|519   |  \cnu6_204_102_inst[23].u_f1          |cnu6_f1_88                     |    39|
|520   |    func_ram_1                         |sym_cn_lut_internal_1296       |    39|
|521   |      rank_m                           |sym_cn_rank_1297               |    18|
|522   |        bank0                          |sym_cn_lut_1298                |     6|
|523   |        bank1                          |sym_cn_lut_1299                |     3|
|524   |  \cnu6_204_102_inst[23].u_f2          |cnu6_f2_89                     |    76|
|525   |    func_ram_20                        |sym_cn_lut_internal_1288       |    40|
|526   |      rank_m                           |sym_cn_rank_1293               |    21|
|527   |        bank0                          |sym_cn_lut_1294                |     6|
|528   |        bank1                          |sym_cn_lut_1295                |     3|
|529   |    func_ram_21                        |sym_cn_lut_internal_1289       |    36|
|530   |      rank_m                           |sym_cn_rank_1290               |    21|
|531   |        bank0                          |sym_cn_lut_1291                |     6|
|532   |        bank1                          |sym_cn_lut_1292                |     3|
|533   |  \cnu6_204_102_inst[23].u_f3          |cnu6_f3_90                     |   126|
|534   |    func_ram_30                        |sym_cn_lut_out_1276            |    45|
|535   |      rank_m                           |sym_cn_rank_1285               |    22|
|536   |        bank0                          |sym_cn_lut_1286                |     6|
|537   |        bank1                          |sym_cn_lut_1287                |     4|
|538   |    func_ram_31                        |sym_cn_lut_out_1277            |    39|
|539   |      rank_m                           |sym_cn_rank_1282               |    21|
|540   |        bank0                          |sym_cn_lut_1283                |     6|
|541   |        bank1                          |sym_cn_lut_1284                |     3|
|542   |    func_ram_32                        |sym_cn_lut_out_1278            |    42|
|543   |      rank_m                           |sym_cn_rank_1279               |    21|
|544   |        bank0                          |sym_cn_lut_1280                |     6|
|545   |        bank1                          |sym_cn_lut_1281                |     3|
|546   |  \cnu6_204_102_inst[24].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_91  |     5|
|547   |  \cnu6_204_102_inst[24].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_92  |     5|
|548   |  \cnu6_204_102_inst[24].u_f0          |cnu6_f0_93                     |    30|
|549   |    func_ram_0                         |sym_cn_lut_in_1272             |    30|
|550   |      rank_m                           |sym_cn_rank_1273               |    18|
|551   |        bank0                          |sym_cn_lut_1274                |     3|
|552   |        bank1                          |sym_cn_lut_1275                |     3|
|553   |  \cnu6_204_102_inst[24].u_f1          |cnu6_f1_94                     |    39|
|554   |    func_ram_1                         |sym_cn_lut_internal_1268       |    39|
|555   |      rank_m                           |sym_cn_rank_1269               |    18|
|556   |        bank0                          |sym_cn_lut_1270                |     6|
|557   |        bank1                          |sym_cn_lut_1271                |     3|
|558   |  \cnu6_204_102_inst[24].u_f2          |cnu6_f2_95                     |    76|
|559   |    func_ram_20                        |sym_cn_lut_internal_1260       |    40|
|560   |      rank_m                           |sym_cn_rank_1265               |    21|
|561   |        bank0                          |sym_cn_lut_1266                |     6|
|562   |        bank1                          |sym_cn_lut_1267                |     3|
|563   |    func_ram_21                        |sym_cn_lut_internal_1261       |    36|
|564   |      rank_m                           |sym_cn_rank_1262               |    21|
|565   |        bank0                          |sym_cn_lut_1263                |     6|
|566   |        bank1                          |sym_cn_lut_1264                |     3|
|567   |  \cnu6_204_102_inst[24].u_f3          |cnu6_f3_96                     |   126|
|568   |    func_ram_30                        |sym_cn_lut_out_1248            |    45|
|569   |      rank_m                           |sym_cn_rank_1257               |    22|
|570   |        bank0                          |sym_cn_lut_1258                |     6|
|571   |        bank1                          |sym_cn_lut_1259                |     4|
|572   |    func_ram_31                        |sym_cn_lut_out_1249            |    39|
|573   |      rank_m                           |sym_cn_rank_1254               |    21|
|574   |        bank0                          |sym_cn_lut_1255                |     6|
|575   |        bank1                          |sym_cn_lut_1256                |     3|
|576   |    func_ram_32                        |sym_cn_lut_out_1250            |    42|
|577   |      rank_m                           |sym_cn_rank_1251               |    21|
|578   |        bank0                          |sym_cn_lut_1252                |     6|
|579   |        bank1                          |sym_cn_lut_1253                |     3|
|580   |  \cnu6_204_102_inst[25].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_97  |     5|
|581   |  \cnu6_204_102_inst[25].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_98  |     5|
|582   |  \cnu6_204_102_inst[25].u_f0          |cnu6_f0_99                     |    30|
|583   |    func_ram_0                         |sym_cn_lut_in_1244             |    30|
|584   |      rank_m                           |sym_cn_rank_1245               |    18|
|585   |        bank0                          |sym_cn_lut_1246                |     3|
|586   |        bank1                          |sym_cn_lut_1247                |     3|
|587   |  \cnu6_204_102_inst[25].u_f1          |cnu6_f1_100                    |    39|
|588   |    func_ram_1                         |sym_cn_lut_internal_1240       |    39|
|589   |      rank_m                           |sym_cn_rank_1241               |    18|
|590   |        bank0                          |sym_cn_lut_1242                |     6|
|591   |        bank1                          |sym_cn_lut_1243                |     3|
|592   |  \cnu6_204_102_inst[25].u_f2          |cnu6_f2_101                    |    75|
|593   |    func_ram_20                        |sym_cn_lut_internal_1232       |    39|
|594   |      rank_m                           |sym_cn_rank_1237               |    21|
|595   |        bank0                          |sym_cn_lut_1238                |     6|
|596   |        bank1                          |sym_cn_lut_1239                |     3|
|597   |    func_ram_21                        |sym_cn_lut_internal_1233       |    36|
|598   |      rank_m                           |sym_cn_rank_1234               |    21|
|599   |        bank0                          |sym_cn_lut_1235                |     6|
|600   |        bank1                          |sym_cn_lut_1236                |     3|
|601   |  \cnu6_204_102_inst[25].u_f3          |cnu6_f3_102                    |   123|
|602   |    func_ram_30                        |sym_cn_lut_out_1220            |    42|
|603   |      rank_m                           |sym_cn_rank_1229               |    21|
|604   |        bank0                          |sym_cn_lut_1230                |     6|
|605   |        bank1                          |sym_cn_lut_1231                |     3|
|606   |    func_ram_31                        |sym_cn_lut_out_1221            |    39|
|607   |      rank_m                           |sym_cn_rank_1226               |    21|
|608   |        bank0                          |sym_cn_lut_1227                |     6|
|609   |        bank1                          |sym_cn_lut_1228                |     3|
|610   |    func_ram_32                        |sym_cn_lut_out_1222            |    42|
|611   |      rank_m                           |sym_cn_rank_1223               |    21|
|612   |        bank0                          |sym_cn_lut_1224                |     6|
|613   |        bank1                          |sym_cn_lut_1225                |     3|
|614   |  \cnu6_204_102_inst[26].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_103 |     5|
|615   |  \cnu6_204_102_inst[26].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_104 |     5|
|616   |  \cnu6_204_102_inst[26].u_f0          |cnu6_f0_105                    |    30|
|617   |    func_ram_0                         |sym_cn_lut_in_1216             |    30|
|618   |      rank_m                           |sym_cn_rank_1217               |    18|
|619   |        bank0                          |sym_cn_lut_1218                |     3|
|620   |        bank1                          |sym_cn_lut_1219                |     3|
|621   |  \cnu6_204_102_inst[26].u_f1          |cnu6_f1_106                    |    39|
|622   |    func_ram_1                         |sym_cn_lut_internal_1212       |    39|
|623   |      rank_m                           |sym_cn_rank_1213               |    18|
|624   |        bank0                          |sym_cn_lut_1214                |     6|
|625   |        bank1                          |sym_cn_lut_1215                |     3|
|626   |  \cnu6_204_102_inst[26].u_f2          |cnu6_f2_107                    |    76|
|627   |    func_ram_20                        |sym_cn_lut_internal_1204       |    40|
|628   |      rank_m                           |sym_cn_rank_1209               |    21|
|629   |        bank0                          |sym_cn_lut_1210                |     6|
|630   |        bank1                          |sym_cn_lut_1211                |     3|
|631   |    func_ram_21                        |sym_cn_lut_internal_1205       |    36|
|632   |      rank_m                           |sym_cn_rank_1206               |    21|
|633   |        bank0                          |sym_cn_lut_1207                |     6|
|634   |        bank1                          |sym_cn_lut_1208                |     3|
|635   |  \cnu6_204_102_inst[26].u_f3          |cnu6_f3_108                    |   127|
|636   |    func_ram_30                        |sym_cn_lut_out_1192            |    46|
|637   |      rank_m                           |sym_cn_rank_1201               |    22|
|638   |        bank0                          |sym_cn_lut_1202                |     6|
|639   |        bank1                          |sym_cn_lut_1203                |     4|
|640   |    func_ram_31                        |sym_cn_lut_out_1193            |    39|
|641   |      rank_m                           |sym_cn_rank_1198               |    21|
|642   |        bank0                          |sym_cn_lut_1199                |     6|
|643   |        bank1                          |sym_cn_lut_1200                |     3|
|644   |    func_ram_32                        |sym_cn_lut_out_1194            |    42|
|645   |      rank_m                           |sym_cn_rank_1195               |    21|
|646   |        bank0                          |sym_cn_lut_1196                |     6|
|647   |        bank1                          |sym_cn_lut_1197                |     3|
|648   |  \cnu6_204_102_inst[27].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_109 |     9|
|649   |  \cnu6_204_102_inst[27].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_110 |     9|
|650   |  \cnu6_204_102_inst[27].u_f0          |cnu6_f0_111                    |    30|
|651   |    func_ram_0                         |sym_cn_lut_in_1188             |    30|
|652   |      rank_m                           |sym_cn_rank_1189               |    18|
|653   |        bank0                          |sym_cn_lut_1190                |     3|
|654   |        bank1                          |sym_cn_lut_1191                |     3|
|655   |  \cnu6_204_102_inst[27].u_f1          |cnu6_f1_112                    |    39|
|656   |    func_ram_1                         |sym_cn_lut_internal_1184       |    39|
|657   |      rank_m                           |sym_cn_rank_1185               |    18|
|658   |        bank0                          |sym_cn_lut_1186                |     6|
|659   |        bank1                          |sym_cn_lut_1187                |     3|
|660   |  \cnu6_204_102_inst[27].u_f2          |cnu6_f2_113                    |    76|
|661   |    func_ram_20                        |sym_cn_lut_internal_1176       |    40|
|662   |      rank_m                           |sym_cn_rank_1181               |    21|
|663   |        bank0                          |sym_cn_lut_1182                |     6|
|664   |        bank1                          |sym_cn_lut_1183                |     3|
|665   |    func_ram_21                        |sym_cn_lut_internal_1177       |    36|
|666   |      rank_m                           |sym_cn_rank_1178               |    21|
|667   |        bank0                          |sym_cn_lut_1179                |     6|
|668   |        bank1                          |sym_cn_lut_1180                |     3|
|669   |  \cnu6_204_102_inst[27].u_f3          |cnu6_f3_114                    |   130|
|670   |    func_ram_30                        |sym_cn_lut_out_1164            |    49|
|671   |      rank_m                           |sym_cn_rank_1173               |    22|
|672   |        bank0                          |sym_cn_lut_1174                |     6|
|673   |        bank1                          |sym_cn_lut_1175                |     4|
|674   |    func_ram_31                        |sym_cn_lut_out_1165            |    39|
|675   |      rank_m                           |sym_cn_rank_1170               |    21|
|676   |        bank0                          |sym_cn_lut_1171                |     6|
|677   |        bank1                          |sym_cn_lut_1172                |     3|
|678   |    func_ram_32                        |sym_cn_lut_out_1166            |    42|
|679   |      rank_m                           |sym_cn_rank_1167               |    21|
|680   |        bank0                          |sym_cn_lut_1168                |     6|
|681   |        bank1                          |sym_cn_lut_1169                |     3|
|682   |  \cnu6_204_102_inst[28].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_115 |     9|
|683   |  \cnu6_204_102_inst[28].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_116 |     9|
|684   |  \cnu6_204_102_inst[28].u_f0          |cnu6_f0_117                    |    30|
|685   |    func_ram_0                         |sym_cn_lut_in_1160             |    30|
|686   |      rank_m                           |sym_cn_rank_1161               |    18|
|687   |        bank0                          |sym_cn_lut_1162                |     3|
|688   |        bank1                          |sym_cn_lut_1163                |     3|
|689   |  \cnu6_204_102_inst[28].u_f1          |cnu6_f1_118                    |    39|
|690   |    func_ram_1                         |sym_cn_lut_internal_1156       |    39|
|691   |      rank_m                           |sym_cn_rank_1157               |    18|
|692   |        bank0                          |sym_cn_lut_1158                |     6|
|693   |        bank1                          |sym_cn_lut_1159                |     3|
|694   |  \cnu6_204_102_inst[28].u_f2          |cnu6_f2_119                    |    76|
|695   |    func_ram_20                        |sym_cn_lut_internal_1148       |    40|
|696   |      rank_m                           |sym_cn_rank_1153               |    21|
|697   |        bank0                          |sym_cn_lut_1154                |     6|
|698   |        bank1                          |sym_cn_lut_1155                |     3|
|699   |    func_ram_21                        |sym_cn_lut_internal_1149       |    36|
|700   |      rank_m                           |sym_cn_rank_1150               |    21|
|701   |        bank0                          |sym_cn_lut_1151                |     6|
|702   |        bank1                          |sym_cn_lut_1152                |     3|
|703   |  \cnu6_204_102_inst[28].u_f3          |cnu6_f3_120                    |   126|
|704   |    func_ram_30                        |sym_cn_lut_out_1136            |    45|
|705   |      rank_m                           |sym_cn_rank_1145               |    22|
|706   |        bank0                          |sym_cn_lut_1146                |     6|
|707   |        bank1                          |sym_cn_lut_1147                |     4|
|708   |    func_ram_31                        |sym_cn_lut_out_1137            |    39|
|709   |      rank_m                           |sym_cn_rank_1142               |    21|
|710   |        bank0                          |sym_cn_lut_1143                |     6|
|711   |        bank1                          |sym_cn_lut_1144                |     3|
|712   |    func_ram_32                        |sym_cn_lut_out_1138            |    42|
|713   |      rank_m                           |sym_cn_rank_1139               |    21|
|714   |        bank0                          |sym_cn_lut_1140                |     6|
|715   |        bank1                          |sym_cn_lut_1141                |     3|
|716   |  \cnu6_204_102_inst[29].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_121 |     9|
|717   |  \cnu6_204_102_inst[29].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_122 |     9|
|718   |  \cnu6_204_102_inst[29].u_f0          |cnu6_f0_123                    |    30|
|719   |    func_ram_0                         |sym_cn_lut_in_1132             |    30|
|720   |      rank_m                           |sym_cn_rank_1133               |    18|
|721   |        bank0                          |sym_cn_lut_1134                |     3|
|722   |        bank1                          |sym_cn_lut_1135                |     3|
|723   |  \cnu6_204_102_inst[29].u_f1          |cnu6_f1_124                    |    39|
|724   |    func_ram_1                         |sym_cn_lut_internal_1128       |    39|
|725   |      rank_m                           |sym_cn_rank_1129               |    18|
|726   |        bank0                          |sym_cn_lut_1130                |     6|
|727   |        bank1                          |sym_cn_lut_1131                |     3|
|728   |  \cnu6_204_102_inst[29].u_f2          |cnu6_f2_125                    |    75|
|729   |    func_ram_20                        |sym_cn_lut_internal_1120       |    39|
|730   |      rank_m                           |sym_cn_rank_1125               |    21|
|731   |        bank0                          |sym_cn_lut_1126                |     6|
|732   |        bank1                          |sym_cn_lut_1127                |     3|
|733   |    func_ram_21                        |sym_cn_lut_internal_1121       |    36|
|734   |      rank_m                           |sym_cn_rank_1122               |    21|
|735   |        bank0                          |sym_cn_lut_1123                |     6|
|736   |        bank1                          |sym_cn_lut_1124                |     3|
|737   |  \cnu6_204_102_inst[29].u_f3          |cnu6_f3_126                    |   123|
|738   |    func_ram_30                        |sym_cn_lut_out_1108            |    42|
|739   |      rank_m                           |sym_cn_rank_1117               |    21|
|740   |        bank0                          |sym_cn_lut_1118                |     6|
|741   |        bank1                          |sym_cn_lut_1119                |     3|
|742   |    func_ram_31                        |sym_cn_lut_out_1109            |    39|
|743   |      rank_m                           |sym_cn_rank_1114               |    21|
|744   |        bank0                          |sym_cn_lut_1115                |     6|
|745   |        bank1                          |sym_cn_lut_1116                |     3|
|746   |    func_ram_32                        |sym_cn_lut_out_1110            |    42|
|747   |      rank_m                           |sym_cn_rank_1111               |    21|
|748   |        bank0                          |sym_cn_lut_1112                |     6|
|749   |        bank1                          |sym_cn_lut_1113                |     3|
|750   |  \cnu6_204_102_inst[2].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_127 |     5|
|751   |  \cnu6_204_102_inst[2].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_128 |     5|
|752   |  \cnu6_204_102_inst[2].u_f0           |cnu6_f0_129                    |    39|
|753   |    func_ram_0                         |sym_cn_lut_in_1104             |    39|
|754   |      rank_m                           |sym_cn_rank_1105               |    19|
|755   |        bank0                          |sym_cn_lut_1106                |     3|
|756   |        bank1                          |sym_cn_lut_1107                |     4|
|757   |  \cnu6_204_102_inst[2].u_f1           |cnu6_f1_130                    |    48|
|758   |    func_ram_1                         |sym_cn_lut_internal_1100       |    48|
|759   |      rank_m                           |sym_cn_rank_1101               |    19|
|760   |        bank0                          |sym_cn_lut_1102                |     6|
|761   |        bank1                          |sym_cn_lut_1103                |     4|
|762   |  \cnu6_204_102_inst[2].u_f2           |cnu6_f2_131                    |    93|
|763   |    func_ram_20                        |sym_cn_lut_internal_1092       |    57|
|764   |      rank_m                           |sym_cn_rank_1097               |    22|
|765   |        bank0                          |sym_cn_lut_1098                |     6|
|766   |        bank1                          |sym_cn_lut_1099                |     4|
|767   |    func_ram_21                        |sym_cn_lut_internal_1093       |    36|
|768   |      rank_m                           |sym_cn_rank_1094               |    21|
|769   |        bank0                          |sym_cn_lut_1095                |     6|
|770   |        bank1                          |sym_cn_lut_1096                |     3|
|771   |  \cnu6_204_102_inst[2].u_f3           |cnu6_f3_132                    |   482|
|772   |    func_ram_30                        |sym_cn_lut_out_1080            |   401|
|773   |      rank_m                           |sym_cn_rank_1089               |    22|
|774   |        bank0                          |sym_cn_lut_1090                |     6|
|775   |        bank1                          |sym_cn_lut_1091                |     4|
|776   |    func_ram_31                        |sym_cn_lut_out_1081            |    39|
|777   |      rank_m                           |sym_cn_rank_1086               |    21|
|778   |        bank0                          |sym_cn_lut_1087                |     6|
|779   |        bank1                          |sym_cn_lut_1088                |     3|
|780   |    func_ram_32                        |sym_cn_lut_out_1082            |    42|
|781   |      rank_m                           |sym_cn_rank_1083               |    21|
|782   |        bank0                          |sym_cn_lut_1084                |     6|
|783   |        bank1                          |sym_cn_lut_1085                |     3|
|784   |  \cnu6_204_102_inst[30].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_133 |     9|
|785   |  \cnu6_204_102_inst[30].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_134 |     9|
|786   |  \cnu6_204_102_inst[30].u_f0          |cnu6_f0_135                    |    30|
|787   |    func_ram_0                         |sym_cn_lut_in_1076             |    30|
|788   |      rank_m                           |sym_cn_rank_1077               |    18|
|789   |        bank0                          |sym_cn_lut_1078                |     3|
|790   |        bank1                          |sym_cn_lut_1079                |     3|
|791   |  \cnu6_204_102_inst[30].u_f1          |cnu6_f1_136                    |    39|
|792   |    func_ram_1                         |sym_cn_lut_internal_1072       |    39|
|793   |      rank_m                           |sym_cn_rank_1073               |    18|
|794   |        bank0                          |sym_cn_lut_1074                |     6|
|795   |        bank1                          |sym_cn_lut_1075                |     3|
|796   |  \cnu6_204_102_inst[30].u_f2          |cnu6_f2_137                    |    76|
|797   |    func_ram_20                        |sym_cn_lut_internal_1064       |    40|
|798   |      rank_m                           |sym_cn_rank_1069               |    21|
|799   |        bank0                          |sym_cn_lut_1070                |     6|
|800   |        bank1                          |sym_cn_lut_1071                |     3|
|801   |    func_ram_21                        |sym_cn_lut_internal_1065       |    36|
|802   |      rank_m                           |sym_cn_rank_1066               |    21|
|803   |        bank0                          |sym_cn_lut_1067                |     6|
|804   |        bank1                          |sym_cn_lut_1068                |     3|
|805   |  \cnu6_204_102_inst[30].u_f3          |cnu6_f3_138                    |   126|
|806   |    func_ram_30                        |sym_cn_lut_out_1052            |    45|
|807   |      rank_m                           |sym_cn_rank_1061               |    22|
|808   |        bank0                          |sym_cn_lut_1062                |     6|
|809   |        bank1                          |sym_cn_lut_1063                |     4|
|810   |    func_ram_31                        |sym_cn_lut_out_1053            |    39|
|811   |      rank_m                           |sym_cn_rank_1058               |    21|
|812   |        bank0                          |sym_cn_lut_1059                |     6|
|813   |        bank1                          |sym_cn_lut_1060                |     3|
|814   |    func_ram_32                        |sym_cn_lut_out_1054            |    42|
|815   |      rank_m                           |sym_cn_rank_1055               |    21|
|816   |        bank0                          |sym_cn_lut_1056                |     6|
|817   |        bank1                          |sym_cn_lut_1057                |     3|
|818   |  \cnu6_204_102_inst[31].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_139 |     9|
|819   |  \cnu6_204_102_inst[31].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_140 |     9|
|820   |  \cnu6_204_102_inst[31].u_f0          |cnu6_f0_141                    |    30|
|821   |    func_ram_0                         |sym_cn_lut_in_1048             |    30|
|822   |      rank_m                           |sym_cn_rank_1049               |    18|
|823   |        bank0                          |sym_cn_lut_1050                |     3|
|824   |        bank1                          |sym_cn_lut_1051                |     3|
|825   |  \cnu6_204_102_inst[31].u_f1          |cnu6_f1_142                    |    39|
|826   |    func_ram_1                         |sym_cn_lut_internal_1044       |    39|
|827   |      rank_m                           |sym_cn_rank_1045               |    18|
|828   |        bank0                          |sym_cn_lut_1046                |     6|
|829   |        bank1                          |sym_cn_lut_1047                |     3|
|830   |  \cnu6_204_102_inst[31].u_f2          |cnu6_f2_143                    |    76|
|831   |    func_ram_20                        |sym_cn_lut_internal_1036       |    40|
|832   |      rank_m                           |sym_cn_rank_1041               |    21|
|833   |        bank0                          |sym_cn_lut_1042                |     6|
|834   |        bank1                          |sym_cn_lut_1043                |     3|
|835   |    func_ram_21                        |sym_cn_lut_internal_1037       |    36|
|836   |      rank_m                           |sym_cn_rank_1038               |    21|
|837   |        bank0                          |sym_cn_lut_1039                |     6|
|838   |        bank1                          |sym_cn_lut_1040                |     3|
|839   |  \cnu6_204_102_inst[31].u_f3          |cnu6_f3_144                    |   130|
|840   |    func_ram_30                        |sym_cn_lut_out_1024            |    49|
|841   |      rank_m                           |sym_cn_rank_1033               |    22|
|842   |        bank0                          |sym_cn_lut_1034                |     6|
|843   |        bank1                          |sym_cn_lut_1035                |     4|
|844   |    func_ram_31                        |sym_cn_lut_out_1025            |    39|
|845   |      rank_m                           |sym_cn_rank_1030               |    21|
|846   |        bank0                          |sym_cn_lut_1031                |     6|
|847   |        bank1                          |sym_cn_lut_1032                |     3|
|848   |    func_ram_32                        |sym_cn_lut_out_1026            |    42|
|849   |      rank_m                           |sym_cn_rank_1027               |    21|
|850   |        bank0                          |sym_cn_lut_1028                |     6|
|851   |        bank1                          |sym_cn_lut_1029                |     3|
|852   |  \cnu6_204_102_inst[32].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_145 |     9|
|853   |  \cnu6_204_102_inst[32].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_146 |     9|
|854   |  \cnu6_204_102_inst[32].u_f0          |cnu6_f0_147                    |    30|
|855   |    func_ram_0                         |sym_cn_lut_in_1020             |    30|
|856   |      rank_m                           |sym_cn_rank_1021               |    18|
|857   |        bank0                          |sym_cn_lut_1022                |     3|
|858   |        bank1                          |sym_cn_lut_1023                |     3|
|859   |  \cnu6_204_102_inst[32].u_f1          |cnu6_f1_148                    |    39|
|860   |    func_ram_1                         |sym_cn_lut_internal_1016       |    39|
|861   |      rank_m                           |sym_cn_rank_1017               |    18|
|862   |        bank0                          |sym_cn_lut_1018                |     6|
|863   |        bank1                          |sym_cn_lut_1019                |     3|
|864   |  \cnu6_204_102_inst[32].u_f2          |cnu6_f2_149                    |    76|
|865   |    func_ram_20                        |sym_cn_lut_internal_1008       |    40|
|866   |      rank_m                           |sym_cn_rank_1013               |    21|
|867   |        bank0                          |sym_cn_lut_1014                |     6|
|868   |        bank1                          |sym_cn_lut_1015                |     3|
|869   |    func_ram_21                        |sym_cn_lut_internal_1009       |    36|
|870   |      rank_m                           |sym_cn_rank_1010               |    21|
|871   |        bank0                          |sym_cn_lut_1011                |     6|
|872   |        bank1                          |sym_cn_lut_1012                |     3|
|873   |  \cnu6_204_102_inst[32].u_f3          |cnu6_f3_150                    |   126|
|874   |    func_ram_30                        |sym_cn_lut_out_996             |    45|
|875   |      rank_m                           |sym_cn_rank_1005               |    22|
|876   |        bank0                          |sym_cn_lut_1006                |     6|
|877   |        bank1                          |sym_cn_lut_1007                |     4|
|878   |    func_ram_31                        |sym_cn_lut_out_997             |    39|
|879   |      rank_m                           |sym_cn_rank_1002               |    21|
|880   |        bank0                          |sym_cn_lut_1003                |     6|
|881   |        bank1                          |sym_cn_lut_1004                |     3|
|882   |    func_ram_32                        |sym_cn_lut_out_998             |    42|
|883   |      rank_m                           |sym_cn_rank_999                |    21|
|884   |        bank0                          |sym_cn_lut_1000                |     6|
|885   |        bank1                          |sym_cn_lut_1001                |     3|
|886   |  \cnu6_204_102_inst[33].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_151 |     9|
|887   |  \cnu6_204_102_inst[33].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_152 |     9|
|888   |  \cnu6_204_102_inst[33].u_f0          |cnu6_f0_153                    |    30|
|889   |    func_ram_0                         |sym_cn_lut_in_992              |    30|
|890   |      rank_m                           |sym_cn_rank_993                |    18|
|891   |        bank0                          |sym_cn_lut_994                 |     3|
|892   |        bank1                          |sym_cn_lut_995                 |     3|
|893   |  \cnu6_204_102_inst[33].u_f1          |cnu6_f1_154                    |    39|
|894   |    func_ram_1                         |sym_cn_lut_internal_988        |    39|
|895   |      rank_m                           |sym_cn_rank_989                |    18|
|896   |        bank0                          |sym_cn_lut_990                 |     6|
|897   |        bank1                          |sym_cn_lut_991                 |     3|
|898   |  \cnu6_204_102_inst[33].u_f2          |cnu6_f2_155                    |    76|
|899   |    func_ram_20                        |sym_cn_lut_internal_980        |    40|
|900   |      rank_m                           |sym_cn_rank_985                |    21|
|901   |        bank0                          |sym_cn_lut_986                 |     6|
|902   |        bank1                          |sym_cn_lut_987                 |     3|
|903   |    func_ram_21                        |sym_cn_lut_internal_981        |    36|
|904   |      rank_m                           |sym_cn_rank_982                |    21|
|905   |        bank0                          |sym_cn_lut_983                 |     6|
|906   |        bank1                          |sym_cn_lut_984                 |     3|
|907   |  \cnu6_204_102_inst[33].u_f3          |cnu6_f3_156                    |   129|
|908   |    func_ram_30                        |sym_cn_lut_out_968             |    48|
|909   |      rank_m                           |sym_cn_rank_977                |    22|
|910   |        bank0                          |sym_cn_lut_978                 |     6|
|911   |        bank1                          |sym_cn_lut_979                 |     4|
|912   |    func_ram_31                        |sym_cn_lut_out_969             |    39|
|913   |      rank_m                           |sym_cn_rank_974                |    21|
|914   |        bank0                          |sym_cn_lut_975                 |     6|
|915   |        bank1                          |sym_cn_lut_976                 |     3|
|916   |    func_ram_32                        |sym_cn_lut_out_970             |    42|
|917   |      rank_m                           |sym_cn_rank_971                |    21|
|918   |        bank0                          |sym_cn_lut_972                 |     6|
|919   |        bank1                          |sym_cn_lut_973                 |     3|
|920   |  \cnu6_204_102_inst[34].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_157 |     5|
|921   |  \cnu6_204_102_inst[34].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_158 |     5|
|922   |  \cnu6_204_102_inst[34].u_f0          |cnu6_f0_159                    |    30|
|923   |    func_ram_0                         |sym_cn_lut_in_964              |    30|
|924   |      rank_m                           |sym_cn_rank_965                |    18|
|925   |        bank0                          |sym_cn_lut_966                 |     3|
|926   |        bank1                          |sym_cn_lut_967                 |     3|
|927   |  \cnu6_204_102_inst[34].u_f1          |cnu6_f1_160                    |    39|
|928   |    func_ram_1                         |sym_cn_lut_internal_960        |    39|
|929   |      rank_m                           |sym_cn_rank_961                |    18|
|930   |        bank0                          |sym_cn_lut_962                 |     6|
|931   |        bank1                          |sym_cn_lut_963                 |     3|
|932   |  \cnu6_204_102_inst[34].u_f2          |cnu6_f2_161                    |    75|
|933   |    func_ram_20                        |sym_cn_lut_internal_952        |    39|
|934   |      rank_m                           |sym_cn_rank_957                |    21|
|935   |        bank0                          |sym_cn_lut_958                 |     6|
|936   |        bank1                          |sym_cn_lut_959                 |     3|
|937   |    func_ram_21                        |sym_cn_lut_internal_953        |    36|
|938   |      rank_m                           |sym_cn_rank_954                |    21|
|939   |        bank0                          |sym_cn_lut_955                 |     6|
|940   |        bank1                          |sym_cn_lut_956                 |     3|
|941   |  \cnu6_204_102_inst[34].u_f3          |cnu6_f3_162                    |   123|
|942   |    func_ram_30                        |sym_cn_lut_out_940             |    42|
|943   |      rank_m                           |sym_cn_rank_949                |    21|
|944   |        bank0                          |sym_cn_lut_950                 |     6|
|945   |        bank1                          |sym_cn_lut_951                 |     3|
|946   |    func_ram_31                        |sym_cn_lut_out_941             |    39|
|947   |      rank_m                           |sym_cn_rank_946                |    21|
|948   |        bank0                          |sym_cn_lut_947                 |     6|
|949   |        bank1                          |sym_cn_lut_948                 |     3|
|950   |    func_ram_32                        |sym_cn_lut_out_942             |    42|
|951   |      rank_m                           |sym_cn_rank_943                |    21|
|952   |        bank0                          |sym_cn_lut_944                 |     6|
|953   |        bank1                          |sym_cn_lut_945                 |     3|
|954   |  \cnu6_204_102_inst[35].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_163 |     5|
|955   |  \cnu6_204_102_inst[35].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_164 |     5|
|956   |  \cnu6_204_102_inst[35].u_f0          |cnu6_f0_165                    |    30|
|957   |    func_ram_0                         |sym_cn_lut_in_936              |    30|
|958   |      rank_m                           |sym_cn_rank_937                |    18|
|959   |        bank0                          |sym_cn_lut_938                 |     3|
|960   |        bank1                          |sym_cn_lut_939                 |     3|
|961   |  \cnu6_204_102_inst[35].u_f1          |cnu6_f1_166                    |    39|
|962   |    func_ram_1                         |sym_cn_lut_internal_932        |    39|
|963   |      rank_m                           |sym_cn_rank_933                |    18|
|964   |        bank0                          |sym_cn_lut_934                 |     6|
|965   |        bank1                          |sym_cn_lut_935                 |     3|
|966   |  \cnu6_204_102_inst[35].u_f2          |cnu6_f2_167                    |    75|
|967   |    func_ram_20                        |sym_cn_lut_internal_924        |    39|
|968   |      rank_m                           |sym_cn_rank_929                |    21|
|969   |        bank0                          |sym_cn_lut_930                 |     6|
|970   |        bank1                          |sym_cn_lut_931                 |     3|
|971   |    func_ram_21                        |sym_cn_lut_internal_925        |    36|
|972   |      rank_m                           |sym_cn_rank_926                |    21|
|973   |        bank0                          |sym_cn_lut_927                 |     6|
|974   |        bank1                          |sym_cn_lut_928                 |     3|
|975   |  \cnu6_204_102_inst[35].u_f3          |cnu6_f3_168                    |   123|
|976   |    func_ram_30                        |sym_cn_lut_out_912             |    42|
|977   |      rank_m                           |sym_cn_rank_921                |    21|
|978   |        bank0                          |sym_cn_lut_922                 |     6|
|979   |        bank1                          |sym_cn_lut_923                 |     3|
|980   |    func_ram_31                        |sym_cn_lut_out_913             |    39|
|981   |      rank_m                           |sym_cn_rank_918                |    21|
|982   |        bank0                          |sym_cn_lut_919                 |     6|
|983   |        bank1                          |sym_cn_lut_920                 |     3|
|984   |    func_ram_32                        |sym_cn_lut_out_914             |    42|
|985   |      rank_m                           |sym_cn_rank_915                |    21|
|986   |        bank0                          |sym_cn_lut_916                 |     6|
|987   |        bank1                          |sym_cn_lut_917                 |     3|
|988   |  \cnu6_204_102_inst[36].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_169 |     5|
|989   |  \cnu6_204_102_inst[36].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_170 |     5|
|990   |  \cnu6_204_102_inst[36].u_f0          |cnu6_f0_171                    |    30|
|991   |    func_ram_0                         |sym_cn_lut_in_908              |    30|
|992   |      rank_m                           |sym_cn_rank_909                |    18|
|993   |        bank0                          |sym_cn_lut_910                 |     3|
|994   |        bank1                          |sym_cn_lut_911                 |     3|
|995   |  \cnu6_204_102_inst[36].u_f1          |cnu6_f1_172                    |    39|
|996   |    func_ram_1                         |sym_cn_lut_internal_904        |    39|
|997   |      rank_m                           |sym_cn_rank_905                |    18|
|998   |        bank0                          |sym_cn_lut_906                 |     6|
|999   |        bank1                          |sym_cn_lut_907                 |     3|
|1000  |  \cnu6_204_102_inst[36].u_f2          |cnu6_f2_173                    |    76|
|1001  |    func_ram_20                        |sym_cn_lut_internal_896        |    40|
|1002  |      rank_m                           |sym_cn_rank_901                |    21|
|1003  |        bank0                          |sym_cn_lut_902                 |     6|
|1004  |        bank1                          |sym_cn_lut_903                 |     3|
|1005  |    func_ram_21                        |sym_cn_lut_internal_897        |    36|
|1006  |      rank_m                           |sym_cn_rank_898                |    21|
|1007  |        bank0                          |sym_cn_lut_899                 |     6|
|1008  |        bank1                          |sym_cn_lut_900                 |     3|
|1009  |  \cnu6_204_102_inst[36].u_f3          |cnu6_f3_174                    |   126|
|1010  |    func_ram_30                        |sym_cn_lut_out_884             |    45|
|1011  |      rank_m                           |sym_cn_rank_893                |    22|
|1012  |        bank0                          |sym_cn_lut_894                 |     6|
|1013  |        bank1                          |sym_cn_lut_895                 |     4|
|1014  |    func_ram_31                        |sym_cn_lut_out_885             |    39|
|1015  |      rank_m                           |sym_cn_rank_890                |    21|
|1016  |        bank0                          |sym_cn_lut_891                 |     6|
|1017  |        bank1                          |sym_cn_lut_892                 |     3|
|1018  |    func_ram_32                        |sym_cn_lut_out_886             |    42|
|1019  |      rank_m                           |sym_cn_rank_887                |    21|
|1020  |        bank0                          |sym_cn_lut_888                 |     6|
|1021  |        bank1                          |sym_cn_lut_889                 |     3|
|1022  |  \cnu6_204_102_inst[37].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_175 |     5|
|1023  |  \cnu6_204_102_inst[37].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_176 |     5|
|1024  |  \cnu6_204_102_inst[37].u_f0          |cnu6_f0_177                    |    30|
|1025  |    func_ram_0                         |sym_cn_lut_in_880              |    30|
|1026  |      rank_m                           |sym_cn_rank_881                |    18|
|1027  |        bank0                          |sym_cn_lut_882                 |     3|
|1028  |        bank1                          |sym_cn_lut_883                 |     3|
|1029  |  \cnu6_204_102_inst[37].u_f1          |cnu6_f1_178                    |    39|
|1030  |    func_ram_1                         |sym_cn_lut_internal_876        |    39|
|1031  |      rank_m                           |sym_cn_rank_877                |    18|
|1032  |        bank0                          |sym_cn_lut_878                 |     6|
|1033  |        bank1                          |sym_cn_lut_879                 |     3|
|1034  |  \cnu6_204_102_inst[37].u_f2          |cnu6_f2_179                    |    76|
|1035  |    func_ram_20                        |sym_cn_lut_internal_868        |    40|
|1036  |      rank_m                           |sym_cn_rank_873                |    21|
|1037  |        bank0                          |sym_cn_lut_874                 |     6|
|1038  |        bank1                          |sym_cn_lut_875                 |     3|
|1039  |    func_ram_21                        |sym_cn_lut_internal_869        |    36|
|1040  |      rank_m                           |sym_cn_rank_870                |    21|
|1041  |        bank0                          |sym_cn_lut_871                 |     6|
|1042  |        bank1                          |sym_cn_lut_872                 |     3|
|1043  |  \cnu6_204_102_inst[37].u_f3          |cnu6_f3_180                    |   127|
|1044  |    func_ram_30                        |sym_cn_lut_out_856             |    46|
|1045  |      rank_m                           |sym_cn_rank_865                |    22|
|1046  |        bank0                          |sym_cn_lut_866                 |     6|
|1047  |        bank1                          |sym_cn_lut_867                 |     4|
|1048  |    func_ram_31                        |sym_cn_lut_out_857             |    39|
|1049  |      rank_m                           |sym_cn_rank_862                |    21|
|1050  |        bank0                          |sym_cn_lut_863                 |     6|
|1051  |        bank1                          |sym_cn_lut_864                 |     3|
|1052  |    func_ram_32                        |sym_cn_lut_out_858             |    42|
|1053  |      rank_m                           |sym_cn_rank_859                |    21|
|1054  |        bank0                          |sym_cn_lut_860                 |     6|
|1055  |        bank1                          |sym_cn_lut_861                 |     3|
|1056  |  \cnu6_204_102_inst[38].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_181 |     5|
|1057  |  \cnu6_204_102_inst[38].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_182 |     5|
|1058  |  \cnu6_204_102_inst[38].u_f0          |cnu6_f0_183                    |    30|
|1059  |    func_ram_0                         |sym_cn_lut_in_852              |    30|
|1060  |      rank_m                           |sym_cn_rank_853                |    18|
|1061  |        bank0                          |sym_cn_lut_854                 |     3|
|1062  |        bank1                          |sym_cn_lut_855                 |     3|
|1063  |  \cnu6_204_102_inst[38].u_f1          |cnu6_f1_184                    |    39|
|1064  |    func_ram_1                         |sym_cn_lut_internal_848        |    39|
|1065  |      rank_m                           |sym_cn_rank_849                |    18|
|1066  |        bank0                          |sym_cn_lut_850                 |     6|
|1067  |        bank1                          |sym_cn_lut_851                 |     3|
|1068  |  \cnu6_204_102_inst[38].u_f2          |cnu6_f2_185                    |    76|
|1069  |    func_ram_20                        |sym_cn_lut_internal_840        |    40|
|1070  |      rank_m                           |sym_cn_rank_845                |    21|
|1071  |        bank0                          |sym_cn_lut_846                 |     6|
|1072  |        bank1                          |sym_cn_lut_847                 |     3|
|1073  |    func_ram_21                        |sym_cn_lut_internal_841        |    36|
|1074  |      rank_m                           |sym_cn_rank_842                |    21|
|1075  |        bank0                          |sym_cn_lut_843                 |     6|
|1076  |        bank1                          |sym_cn_lut_844                 |     3|
|1077  |  \cnu6_204_102_inst[38].u_f3          |cnu6_f3_186                    |   126|
|1078  |    func_ram_30                        |sym_cn_lut_out_828             |    45|
|1079  |      rank_m                           |sym_cn_rank_837                |    22|
|1080  |        bank0                          |sym_cn_lut_838                 |     6|
|1081  |        bank1                          |sym_cn_lut_839                 |     4|
|1082  |    func_ram_31                        |sym_cn_lut_out_829             |    39|
|1083  |      rank_m                           |sym_cn_rank_834                |    21|
|1084  |        bank0                          |sym_cn_lut_835                 |     6|
|1085  |        bank1                          |sym_cn_lut_836                 |     3|
|1086  |    func_ram_32                        |sym_cn_lut_out_830             |    42|
|1087  |      rank_m                           |sym_cn_rank_831                |    21|
|1088  |        bank0                          |sym_cn_lut_832                 |     6|
|1089  |        bank1                          |sym_cn_lut_833                 |     3|
|1090  |  \cnu6_204_102_inst[39].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_187 |     5|
|1091  |  \cnu6_204_102_inst[39].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_188 |     5|
|1092  |  \cnu6_204_102_inst[39].u_f0          |cnu6_f0_189                    |    30|
|1093  |    func_ram_0                         |sym_cn_lut_in_824              |    30|
|1094  |      rank_m                           |sym_cn_rank_825                |    18|
|1095  |        bank0                          |sym_cn_lut_826                 |     3|
|1096  |        bank1                          |sym_cn_lut_827                 |     3|
|1097  |  \cnu6_204_102_inst[39].u_f1          |cnu6_f1_190                    |    39|
|1098  |    func_ram_1                         |sym_cn_lut_internal_820        |    39|
|1099  |      rank_m                           |sym_cn_rank_821                |    18|
|1100  |        bank0                          |sym_cn_lut_822                 |     6|
|1101  |        bank1                          |sym_cn_lut_823                 |     3|
|1102  |  \cnu6_204_102_inst[39].u_f2          |cnu6_f2_191                    |    76|
|1103  |    func_ram_20                        |sym_cn_lut_internal_812        |    40|
|1104  |      rank_m                           |sym_cn_rank_817                |    21|
|1105  |        bank0                          |sym_cn_lut_818                 |     6|
|1106  |        bank1                          |sym_cn_lut_819                 |     3|
|1107  |    func_ram_21                        |sym_cn_lut_internal_813        |    36|
|1108  |      rank_m                           |sym_cn_rank_814                |    21|
|1109  |        bank0                          |sym_cn_lut_815                 |     6|
|1110  |        bank1                          |sym_cn_lut_816                 |     3|
|1111  |  \cnu6_204_102_inst[39].u_f3          |cnu6_f3_192                    |   126|
|1112  |    func_ram_30                        |sym_cn_lut_out_800             |    45|
|1113  |      rank_m                           |sym_cn_rank_809                |    22|
|1114  |        bank0                          |sym_cn_lut_810                 |     6|
|1115  |        bank1                          |sym_cn_lut_811                 |     4|
|1116  |    func_ram_31                        |sym_cn_lut_out_801             |    39|
|1117  |      rank_m                           |sym_cn_rank_806                |    21|
|1118  |        bank0                          |sym_cn_lut_807                 |     6|
|1119  |        bank1                          |sym_cn_lut_808                 |     3|
|1120  |    func_ram_32                        |sym_cn_lut_out_802             |    42|
|1121  |      rank_m                           |sym_cn_rank_803                |    21|
|1122  |        bank0                          |sym_cn_lut_804                 |     6|
|1123  |        bank1                          |sym_cn_lut_805                 |     3|
|1124  |  \cnu6_204_102_inst[3].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_193 |     5|
|1125  |  \cnu6_204_102_inst[3].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_194 |     5|
|1126  |  \cnu6_204_102_inst[3].u_f0           |cnu6_f0_195                    |    30|
|1127  |    func_ram_0                         |sym_cn_lut_in_796              |    30|
|1128  |      rank_m                           |sym_cn_rank_797                |    18|
|1129  |        bank0                          |sym_cn_lut_798                 |     3|
|1130  |        bank1                          |sym_cn_lut_799                 |     3|
|1131  |  \cnu6_204_102_inst[3].u_f1           |cnu6_f1_196                    |    39|
|1132  |    func_ram_1                         |sym_cn_lut_internal_792        |    39|
|1133  |      rank_m                           |sym_cn_rank_793                |    18|
|1134  |        bank0                          |sym_cn_lut_794                 |     6|
|1135  |        bank1                          |sym_cn_lut_795                 |     3|
|1136  |  \cnu6_204_102_inst[3].u_f2           |cnu6_f2_197                    |    76|
|1137  |    func_ram_20                        |sym_cn_lut_internal_784        |    40|
|1138  |      rank_m                           |sym_cn_rank_789                |    21|
|1139  |        bank0                          |sym_cn_lut_790                 |     6|
|1140  |        bank1                          |sym_cn_lut_791                 |     3|
|1141  |    func_ram_21                        |sym_cn_lut_internal_785        |    36|
|1142  |      rank_m                           |sym_cn_rank_786                |    21|
|1143  |        bank0                          |sym_cn_lut_787                 |     6|
|1144  |        bank1                          |sym_cn_lut_788                 |     3|
|1145  |  \cnu6_204_102_inst[3].u_f3           |cnu6_f3_198                    |   126|
|1146  |    func_ram_30                        |sym_cn_lut_out_772             |    45|
|1147  |      rank_m                           |sym_cn_rank_781                |    22|
|1148  |        bank0                          |sym_cn_lut_782                 |     6|
|1149  |        bank1                          |sym_cn_lut_783                 |     4|
|1150  |    func_ram_31                        |sym_cn_lut_out_773             |    39|
|1151  |      rank_m                           |sym_cn_rank_778                |    21|
|1152  |        bank0                          |sym_cn_lut_779                 |     6|
|1153  |        bank1                          |sym_cn_lut_780                 |     3|
|1154  |    func_ram_32                        |sym_cn_lut_out_774             |    42|
|1155  |      rank_m                           |sym_cn_rank_775                |    21|
|1156  |        bank0                          |sym_cn_lut_776                 |     6|
|1157  |        bank1                          |sym_cn_lut_777                 |     3|
|1158  |  \cnu6_204_102_inst[40].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_199 |     5|
|1159  |  \cnu6_204_102_inst[40].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_200 |     5|
|1160  |  \cnu6_204_102_inst[40].u_f0          |cnu6_f0_201                    |    30|
|1161  |    func_ram_0                         |sym_cn_lut_in_768              |    30|
|1162  |      rank_m                           |sym_cn_rank_769                |    18|
|1163  |        bank0                          |sym_cn_lut_770                 |     3|
|1164  |        bank1                          |sym_cn_lut_771                 |     3|
|1165  |  \cnu6_204_102_inst[40].u_f1          |cnu6_f1_202                    |    39|
|1166  |    func_ram_1                         |sym_cn_lut_internal_764        |    39|
|1167  |      rank_m                           |sym_cn_rank_765                |    18|
|1168  |        bank0                          |sym_cn_lut_766                 |     6|
|1169  |        bank1                          |sym_cn_lut_767                 |     3|
|1170  |  \cnu6_204_102_inst[40].u_f2          |cnu6_f2_203                    |    75|
|1171  |    func_ram_20                        |sym_cn_lut_internal_756        |    39|
|1172  |      rank_m                           |sym_cn_rank_761                |    21|
|1173  |        bank0                          |sym_cn_lut_762                 |     6|
|1174  |        bank1                          |sym_cn_lut_763                 |     3|
|1175  |    func_ram_21                        |sym_cn_lut_internal_757        |    36|
|1176  |      rank_m                           |sym_cn_rank_758                |    21|
|1177  |        bank0                          |sym_cn_lut_759                 |     6|
|1178  |        bank1                          |sym_cn_lut_760                 |     3|
|1179  |  \cnu6_204_102_inst[40].u_f3          |cnu6_f3_204                    |   123|
|1180  |    func_ram_30                        |sym_cn_lut_out_744             |    42|
|1181  |      rank_m                           |sym_cn_rank_753                |    21|
|1182  |        bank0                          |sym_cn_lut_754                 |     6|
|1183  |        bank1                          |sym_cn_lut_755                 |     3|
|1184  |    func_ram_31                        |sym_cn_lut_out_745             |    39|
|1185  |      rank_m                           |sym_cn_rank_750                |    21|
|1186  |        bank0                          |sym_cn_lut_751                 |     6|
|1187  |        bank1                          |sym_cn_lut_752                 |     3|
|1188  |    func_ram_32                        |sym_cn_lut_out_746             |    42|
|1189  |      rank_m                           |sym_cn_rank_747                |    21|
|1190  |        bank0                          |sym_cn_lut_748                 |     6|
|1191  |        bank1                          |sym_cn_lut_749                 |     3|
|1192  |  \cnu6_204_102_inst[41].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_205 |     5|
|1193  |  \cnu6_204_102_inst[41].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_206 |     5|
|1194  |  \cnu6_204_102_inst[41].u_f0          |cnu6_f0_207                    |    30|
|1195  |    func_ram_0                         |sym_cn_lut_in_740              |    30|
|1196  |      rank_m                           |sym_cn_rank_741                |    18|
|1197  |        bank0                          |sym_cn_lut_742                 |     3|
|1198  |        bank1                          |sym_cn_lut_743                 |     3|
|1199  |  \cnu6_204_102_inst[41].u_f1          |cnu6_f1_208                    |    39|
|1200  |    func_ram_1                         |sym_cn_lut_internal_736        |    39|
|1201  |      rank_m                           |sym_cn_rank_737                |    18|
|1202  |        bank0                          |sym_cn_lut_738                 |     6|
|1203  |        bank1                          |sym_cn_lut_739                 |     3|
|1204  |  \cnu6_204_102_inst[41].u_f2          |cnu6_f2_209                    |    76|
|1205  |    func_ram_20                        |sym_cn_lut_internal_728        |    40|
|1206  |      rank_m                           |sym_cn_rank_733                |    21|
|1207  |        bank0                          |sym_cn_lut_734                 |     6|
|1208  |        bank1                          |sym_cn_lut_735                 |     3|
|1209  |    func_ram_21                        |sym_cn_lut_internal_729        |    36|
|1210  |      rank_m                           |sym_cn_rank_730                |    21|
|1211  |        bank0                          |sym_cn_lut_731                 |     6|
|1212  |        bank1                          |sym_cn_lut_732                 |     3|
|1213  |  \cnu6_204_102_inst[41].u_f3          |cnu6_f3_210                    |   127|
|1214  |    func_ram_30                        |sym_cn_lut_out_716             |    46|
|1215  |      rank_m                           |sym_cn_rank_725                |    22|
|1216  |        bank0                          |sym_cn_lut_726                 |     6|
|1217  |        bank1                          |sym_cn_lut_727                 |     4|
|1218  |    func_ram_31                        |sym_cn_lut_out_717             |    39|
|1219  |      rank_m                           |sym_cn_rank_722                |    21|
|1220  |        bank0                          |sym_cn_lut_723                 |     6|
|1221  |        bank1                          |sym_cn_lut_724                 |     3|
|1222  |    func_ram_32                        |sym_cn_lut_out_718             |    42|
|1223  |      rank_m                           |sym_cn_rank_719                |    21|
|1224  |        bank0                          |sym_cn_lut_720                 |     6|
|1225  |        bank1                          |sym_cn_lut_721                 |     3|
|1226  |  \cnu6_204_102_inst[42].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_211 |     5|
|1227  |  \cnu6_204_102_inst[42].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_212 |     5|
|1228  |  \cnu6_204_102_inst[42].u_f0          |cnu6_f0_213                    |    30|
|1229  |    func_ram_0                         |sym_cn_lut_in_712              |    30|
|1230  |      rank_m                           |sym_cn_rank_713                |    18|
|1231  |        bank0                          |sym_cn_lut_714                 |     3|
|1232  |        bank1                          |sym_cn_lut_715                 |     3|
|1233  |  \cnu6_204_102_inst[42].u_f1          |cnu6_f1_214                    |    39|
|1234  |    func_ram_1                         |sym_cn_lut_internal_708        |    39|
|1235  |      rank_m                           |sym_cn_rank_709                |    18|
|1236  |        bank0                          |sym_cn_lut_710                 |     6|
|1237  |        bank1                          |sym_cn_lut_711                 |     3|
|1238  |  \cnu6_204_102_inst[42].u_f2          |cnu6_f2_215                    |    76|
|1239  |    func_ram_20                        |sym_cn_lut_internal_700        |    40|
|1240  |      rank_m                           |sym_cn_rank_705                |    21|
|1241  |        bank0                          |sym_cn_lut_706                 |     6|
|1242  |        bank1                          |sym_cn_lut_707                 |     3|
|1243  |    func_ram_21                        |sym_cn_lut_internal_701        |    36|
|1244  |      rank_m                           |sym_cn_rank_702                |    21|
|1245  |        bank0                          |sym_cn_lut_703                 |     6|
|1246  |        bank1                          |sym_cn_lut_704                 |     3|
|1247  |  \cnu6_204_102_inst[42].u_f3          |cnu6_f3_216                    |   126|
|1248  |    func_ram_30                        |sym_cn_lut_out_688             |    45|
|1249  |      rank_m                           |sym_cn_rank_697                |    22|
|1250  |        bank0                          |sym_cn_lut_698                 |     6|
|1251  |        bank1                          |sym_cn_lut_699                 |     4|
|1252  |    func_ram_31                        |sym_cn_lut_out_689             |    39|
|1253  |      rank_m                           |sym_cn_rank_694                |    21|
|1254  |        bank0                          |sym_cn_lut_695                 |     6|
|1255  |        bank1                          |sym_cn_lut_696                 |     3|
|1256  |    func_ram_32                        |sym_cn_lut_out_690             |    42|
|1257  |      rank_m                           |sym_cn_rank_691                |    21|
|1258  |        bank0                          |sym_cn_lut_692                 |     6|
|1259  |        bank1                          |sym_cn_lut_693                 |     3|
|1260  |  \cnu6_204_102_inst[43].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_217 |     5|
|1261  |  \cnu6_204_102_inst[43].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_218 |     5|
|1262  |  \cnu6_204_102_inst[43].u_f0          |cnu6_f0_219                    |    30|
|1263  |    func_ram_0                         |sym_cn_lut_in_684              |    30|
|1264  |      rank_m                           |sym_cn_rank_685                |    18|
|1265  |        bank0                          |sym_cn_lut_686                 |     3|
|1266  |        bank1                          |sym_cn_lut_687                 |     3|
|1267  |  \cnu6_204_102_inst[43].u_f1          |cnu6_f1_220                    |    39|
|1268  |    func_ram_1                         |sym_cn_lut_internal_680        |    39|
|1269  |      rank_m                           |sym_cn_rank_681                |    18|
|1270  |        bank0                          |sym_cn_lut_682                 |     6|
|1271  |        bank1                          |sym_cn_lut_683                 |     3|
|1272  |  \cnu6_204_102_inst[43].u_f2          |cnu6_f2_221                    |    75|
|1273  |    func_ram_20                        |sym_cn_lut_internal_672        |    39|
|1274  |      rank_m                           |sym_cn_rank_677                |    21|
|1275  |        bank0                          |sym_cn_lut_678                 |     6|
|1276  |        bank1                          |sym_cn_lut_679                 |     3|
|1277  |    func_ram_21                        |sym_cn_lut_internal_673        |    36|
|1278  |      rank_m                           |sym_cn_rank_674                |    21|
|1279  |        bank0                          |sym_cn_lut_675                 |     6|
|1280  |        bank1                          |sym_cn_lut_676                 |     3|
|1281  |  \cnu6_204_102_inst[43].u_f3          |cnu6_f3_222                    |   123|
|1282  |    func_ram_30                        |sym_cn_lut_out_660             |    42|
|1283  |      rank_m                           |sym_cn_rank_669                |    21|
|1284  |        bank0                          |sym_cn_lut_670                 |     6|
|1285  |        bank1                          |sym_cn_lut_671                 |     3|
|1286  |    func_ram_31                        |sym_cn_lut_out_661             |    39|
|1287  |      rank_m                           |sym_cn_rank_666                |    21|
|1288  |        bank0                          |sym_cn_lut_667                 |     6|
|1289  |        bank1                          |sym_cn_lut_668                 |     3|
|1290  |    func_ram_32                        |sym_cn_lut_out_662             |    42|
|1291  |      rank_m                           |sym_cn_rank_663                |    21|
|1292  |        bank0                          |sym_cn_lut_664                 |     6|
|1293  |        bank1                          |sym_cn_lut_665                 |     3|
|1294  |  \cnu6_204_102_inst[44].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_223 |     5|
|1295  |  \cnu6_204_102_inst[44].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_224 |     5|
|1296  |  \cnu6_204_102_inst[44].u_f0          |cnu6_f0_225                    |    30|
|1297  |    func_ram_0                         |sym_cn_lut_in_656              |    30|
|1298  |      rank_m                           |sym_cn_rank_657                |    18|
|1299  |        bank0                          |sym_cn_lut_658                 |     3|
|1300  |        bank1                          |sym_cn_lut_659                 |     3|
|1301  |  \cnu6_204_102_inst[44].u_f1          |cnu6_f1_226                    |    39|
|1302  |    func_ram_1                         |sym_cn_lut_internal_652        |    39|
|1303  |      rank_m                           |sym_cn_rank_653                |    18|
|1304  |        bank0                          |sym_cn_lut_654                 |     6|
|1305  |        bank1                          |sym_cn_lut_655                 |     3|
|1306  |  \cnu6_204_102_inst[44].u_f2          |cnu6_f2_227                    |    75|
|1307  |    func_ram_20                        |sym_cn_lut_internal_644        |    39|
|1308  |      rank_m                           |sym_cn_rank_649                |    21|
|1309  |        bank0                          |sym_cn_lut_650                 |     6|
|1310  |        bank1                          |sym_cn_lut_651                 |     3|
|1311  |    func_ram_21                        |sym_cn_lut_internal_645        |    36|
|1312  |      rank_m                           |sym_cn_rank_646                |    21|
|1313  |        bank0                          |sym_cn_lut_647                 |     6|
|1314  |        bank1                          |sym_cn_lut_648                 |     3|
|1315  |  \cnu6_204_102_inst[44].u_f3          |cnu6_f3_228                    |   123|
|1316  |    func_ram_30                        |sym_cn_lut_out_632             |    42|
|1317  |      rank_m                           |sym_cn_rank_641                |    21|
|1318  |        bank0                          |sym_cn_lut_642                 |     6|
|1319  |        bank1                          |sym_cn_lut_643                 |     3|
|1320  |    func_ram_31                        |sym_cn_lut_out_633             |    39|
|1321  |      rank_m                           |sym_cn_rank_638                |    21|
|1322  |        bank0                          |sym_cn_lut_639                 |     6|
|1323  |        bank1                          |sym_cn_lut_640                 |     3|
|1324  |    func_ram_32                        |sym_cn_lut_out_634             |    42|
|1325  |      rank_m                           |sym_cn_rank_635                |    21|
|1326  |        bank0                          |sym_cn_lut_636                 |     6|
|1327  |        bank1                          |sym_cn_lut_637                 |     3|
|1328  |  \cnu6_204_102_inst[45].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_229 |     5|
|1329  |  \cnu6_204_102_inst[45].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_230 |     5|
|1330  |  \cnu6_204_102_inst[45].u_f0          |cnu6_f0_231                    |    30|
|1331  |    func_ram_0                         |sym_cn_lut_in_628              |    30|
|1332  |      rank_m                           |sym_cn_rank_629                |    18|
|1333  |        bank0                          |sym_cn_lut_630                 |     3|
|1334  |        bank1                          |sym_cn_lut_631                 |     3|
|1335  |  \cnu6_204_102_inst[45].u_f1          |cnu6_f1_232                    |    39|
|1336  |    func_ram_1                         |sym_cn_lut_internal_624        |    39|
|1337  |      rank_m                           |sym_cn_rank_625                |    18|
|1338  |        bank0                          |sym_cn_lut_626                 |     6|
|1339  |        bank1                          |sym_cn_lut_627                 |     3|
|1340  |  \cnu6_204_102_inst[45].u_f2          |cnu6_f2_233                    |    76|
|1341  |    func_ram_20                        |sym_cn_lut_internal_616        |    40|
|1342  |      rank_m                           |sym_cn_rank_621                |    21|
|1343  |        bank0                          |sym_cn_lut_622                 |     6|
|1344  |        bank1                          |sym_cn_lut_623                 |     3|
|1345  |    func_ram_21                        |sym_cn_lut_internal_617        |    36|
|1346  |      rank_m                           |sym_cn_rank_618                |    21|
|1347  |        bank0                          |sym_cn_lut_619                 |     6|
|1348  |        bank1                          |sym_cn_lut_620                 |     3|
|1349  |  \cnu6_204_102_inst[45].u_f3          |cnu6_f3_234                    |   127|
|1350  |    func_ram_30                        |sym_cn_lut_out_604             |    46|
|1351  |      rank_m                           |sym_cn_rank_613                |    22|
|1352  |        bank0                          |sym_cn_lut_614                 |     6|
|1353  |        bank1                          |sym_cn_lut_615                 |     4|
|1354  |    func_ram_31                        |sym_cn_lut_out_605             |    39|
|1355  |      rank_m                           |sym_cn_rank_610                |    21|
|1356  |        bank0                          |sym_cn_lut_611                 |     6|
|1357  |        bank1                          |sym_cn_lut_612                 |     3|
|1358  |    func_ram_32                        |sym_cn_lut_out_606             |    42|
|1359  |      rank_m                           |sym_cn_rank_607                |    21|
|1360  |        bank0                          |sym_cn_lut_608                 |     6|
|1361  |        bank1                          |sym_cn_lut_609                 |     3|
|1362  |  \cnu6_204_102_inst[46].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_235 |     5|
|1363  |  \cnu6_204_102_inst[46].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_236 |     5|
|1364  |  \cnu6_204_102_inst[46].u_f0          |cnu6_f0_237                    |    30|
|1365  |    func_ram_0                         |sym_cn_lut_in_600              |    30|
|1366  |      rank_m                           |sym_cn_rank_601                |    18|
|1367  |        bank0                          |sym_cn_lut_602                 |     3|
|1368  |        bank1                          |sym_cn_lut_603                 |     3|
|1369  |  \cnu6_204_102_inst[46].u_f1          |cnu6_f1_238                    |    39|
|1370  |    func_ram_1                         |sym_cn_lut_internal_596        |    39|
|1371  |      rank_m                           |sym_cn_rank_597                |    18|
|1372  |        bank0                          |sym_cn_lut_598                 |     6|
|1373  |        bank1                          |sym_cn_lut_599                 |     3|
|1374  |  \cnu6_204_102_inst[46].u_f2          |cnu6_f2_239                    |    75|
|1375  |    func_ram_20                        |sym_cn_lut_internal_588        |    39|
|1376  |      rank_m                           |sym_cn_rank_593                |    21|
|1377  |        bank0                          |sym_cn_lut_594                 |     6|
|1378  |        bank1                          |sym_cn_lut_595                 |     3|
|1379  |    func_ram_21                        |sym_cn_lut_internal_589        |    36|
|1380  |      rank_m                           |sym_cn_rank_590                |    21|
|1381  |        bank0                          |sym_cn_lut_591                 |     6|
|1382  |        bank1                          |sym_cn_lut_592                 |     3|
|1383  |  \cnu6_204_102_inst[46].u_f3          |cnu6_f3_240                    |   123|
|1384  |    func_ram_30                        |sym_cn_lut_out_576             |    42|
|1385  |      rank_m                           |sym_cn_rank_585                |    21|
|1386  |        bank0                          |sym_cn_lut_586                 |     6|
|1387  |        bank1                          |sym_cn_lut_587                 |     3|
|1388  |    func_ram_31                        |sym_cn_lut_out_577             |    39|
|1389  |      rank_m                           |sym_cn_rank_582                |    21|
|1390  |        bank0                          |sym_cn_lut_583                 |     6|
|1391  |        bank1                          |sym_cn_lut_584                 |     3|
|1392  |    func_ram_32                        |sym_cn_lut_out_578             |    42|
|1393  |      rank_m                           |sym_cn_rank_579                |    21|
|1394  |        bank0                          |sym_cn_lut_580                 |     6|
|1395  |        bank1                          |sym_cn_lut_581                 |     3|
|1396  |  \cnu6_204_102_inst[47].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_241 |     5|
|1397  |  \cnu6_204_102_inst[47].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_242 |     5|
|1398  |  \cnu6_204_102_inst[47].u_f0          |cnu6_f0_243                    |    30|
|1399  |    func_ram_0                         |sym_cn_lut_in_572              |    30|
|1400  |      rank_m                           |sym_cn_rank_573                |    18|
|1401  |        bank0                          |sym_cn_lut_574                 |     3|
|1402  |        bank1                          |sym_cn_lut_575                 |     3|
|1403  |  \cnu6_204_102_inst[47].u_f1          |cnu6_f1_244                    |    39|
|1404  |    func_ram_1                         |sym_cn_lut_internal_568        |    39|
|1405  |      rank_m                           |sym_cn_rank_569                |    18|
|1406  |        bank0                          |sym_cn_lut_570                 |     6|
|1407  |        bank1                          |sym_cn_lut_571                 |     3|
|1408  |  \cnu6_204_102_inst[47].u_f2          |cnu6_f2_245                    |    75|
|1409  |    func_ram_20                        |sym_cn_lut_internal_560        |    39|
|1410  |      rank_m                           |sym_cn_rank_565                |    21|
|1411  |        bank0                          |sym_cn_lut_566                 |     6|
|1412  |        bank1                          |sym_cn_lut_567                 |     3|
|1413  |    func_ram_21                        |sym_cn_lut_internal_561        |    36|
|1414  |      rank_m                           |sym_cn_rank_562                |    21|
|1415  |        bank0                          |sym_cn_lut_563                 |     6|
|1416  |        bank1                          |sym_cn_lut_564                 |     3|
|1417  |  \cnu6_204_102_inst[47].u_f3          |cnu6_f3_246                    |   123|
|1418  |    func_ram_30                        |sym_cn_lut_out_548             |    42|
|1419  |      rank_m                           |sym_cn_rank_557                |    21|
|1420  |        bank0                          |sym_cn_lut_558                 |     6|
|1421  |        bank1                          |sym_cn_lut_559                 |     3|
|1422  |    func_ram_31                        |sym_cn_lut_out_549             |    39|
|1423  |      rank_m                           |sym_cn_rank_554                |    21|
|1424  |        bank0                          |sym_cn_lut_555                 |     6|
|1425  |        bank1                          |sym_cn_lut_556                 |     3|
|1426  |    func_ram_32                        |sym_cn_lut_out_550             |    42|
|1427  |      rank_m                           |sym_cn_rank_551                |    21|
|1428  |        bank0                          |sym_cn_lut_552                 |     6|
|1429  |        bank1                          |sym_cn_lut_553                 |     3|
|1430  |  \cnu6_204_102_inst[48].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_247 |     5|
|1431  |  \cnu6_204_102_inst[48].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_248 |     5|
|1432  |  \cnu6_204_102_inst[48].u_f0          |cnu6_f0_249                    |    30|
|1433  |    func_ram_0                         |sym_cn_lut_in_544              |    30|
|1434  |      rank_m                           |sym_cn_rank_545                |    18|
|1435  |        bank0                          |sym_cn_lut_546                 |     3|
|1436  |        bank1                          |sym_cn_lut_547                 |     3|
|1437  |  \cnu6_204_102_inst[48].u_f1          |cnu6_f1_250                    |    39|
|1438  |    func_ram_1                         |sym_cn_lut_internal_540        |    39|
|1439  |      rank_m                           |sym_cn_rank_541                |    18|
|1440  |        bank0                          |sym_cn_lut_542                 |     6|
|1441  |        bank1                          |sym_cn_lut_543                 |     3|
|1442  |  \cnu6_204_102_inst[48].u_f2          |cnu6_f2_251                    |    75|
|1443  |    func_ram_20                        |sym_cn_lut_internal_532        |    39|
|1444  |      rank_m                           |sym_cn_rank_537                |    21|
|1445  |        bank0                          |sym_cn_lut_538                 |     6|
|1446  |        bank1                          |sym_cn_lut_539                 |     3|
|1447  |    func_ram_21                        |sym_cn_lut_internal_533        |    36|
|1448  |      rank_m                           |sym_cn_rank_534                |    21|
|1449  |        bank0                          |sym_cn_lut_535                 |     6|
|1450  |        bank1                          |sym_cn_lut_536                 |     3|
|1451  |  \cnu6_204_102_inst[48].u_f3          |cnu6_f3_252                    |   123|
|1452  |    func_ram_30                        |sym_cn_lut_out_520             |    42|
|1453  |      rank_m                           |sym_cn_rank_529                |    21|
|1454  |        bank0                          |sym_cn_lut_530                 |     6|
|1455  |        bank1                          |sym_cn_lut_531                 |     3|
|1456  |    func_ram_31                        |sym_cn_lut_out_521             |    39|
|1457  |      rank_m                           |sym_cn_rank_526                |    21|
|1458  |        bank0                          |sym_cn_lut_527                 |     6|
|1459  |        bank1                          |sym_cn_lut_528                 |     3|
|1460  |    func_ram_32                        |sym_cn_lut_out_522             |    42|
|1461  |      rank_m                           |sym_cn_rank_523                |    21|
|1462  |        bank0                          |sym_cn_lut_524                 |     6|
|1463  |        bank1                          |sym_cn_lut_525                 |     3|
|1464  |  \cnu6_204_102_inst[49].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_253 |     5|
|1465  |  \cnu6_204_102_inst[49].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_254 |     5|
|1466  |  \cnu6_204_102_inst[49].u_f0          |cnu6_f0_255                    |    30|
|1467  |    func_ram_0                         |sym_cn_lut_in_516              |    30|
|1468  |      rank_m                           |sym_cn_rank_517                |    18|
|1469  |        bank0                          |sym_cn_lut_518                 |     3|
|1470  |        bank1                          |sym_cn_lut_519                 |     3|
|1471  |  \cnu6_204_102_inst[49].u_f1          |cnu6_f1_256                    |    39|
|1472  |    func_ram_1                         |sym_cn_lut_internal_512        |    39|
|1473  |      rank_m                           |sym_cn_rank_513                |    18|
|1474  |        bank0                          |sym_cn_lut_514                 |     6|
|1475  |        bank1                          |sym_cn_lut_515                 |     3|
|1476  |  \cnu6_204_102_inst[49].u_f2          |cnu6_f2_257                    |    76|
|1477  |    func_ram_20                        |sym_cn_lut_internal_504        |    40|
|1478  |      rank_m                           |sym_cn_rank_509                |    21|
|1479  |        bank0                          |sym_cn_lut_510                 |     6|
|1480  |        bank1                          |sym_cn_lut_511                 |     3|
|1481  |    func_ram_21                        |sym_cn_lut_internal_505        |    36|
|1482  |      rank_m                           |sym_cn_rank_506                |    21|
|1483  |        bank0                          |sym_cn_lut_507                 |     6|
|1484  |        bank1                          |sym_cn_lut_508                 |     3|
|1485  |  \cnu6_204_102_inst[49].u_f3          |cnu6_f3_258                    |   126|
|1486  |    func_ram_30                        |sym_cn_lut_out_492             |    45|
|1487  |      rank_m                           |sym_cn_rank_501                |    22|
|1488  |        bank0                          |sym_cn_lut_502                 |     6|
|1489  |        bank1                          |sym_cn_lut_503                 |     4|
|1490  |    func_ram_31                        |sym_cn_lut_out_493             |    39|
|1491  |      rank_m                           |sym_cn_rank_498                |    21|
|1492  |        bank0                          |sym_cn_lut_499                 |     6|
|1493  |        bank1                          |sym_cn_lut_500                 |     3|
|1494  |    func_ram_32                        |sym_cn_lut_out_494             |    42|
|1495  |      rank_m                           |sym_cn_rank_495                |    21|
|1496  |        bank0                          |sym_cn_lut_496                 |     6|
|1497  |        bank1                          |sym_cn_lut_497                 |     3|
|1498  |  \cnu6_204_102_inst[4].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_259 |     5|
|1499  |  \cnu6_204_102_inst[4].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_260 |     5|
|1500  |  \cnu6_204_102_inst[4].u_f0           |cnu6_f0_261                    |    30|
|1501  |    func_ram_0                         |sym_cn_lut_in_488              |    30|
|1502  |      rank_m                           |sym_cn_rank_489                |    18|
|1503  |        bank0                          |sym_cn_lut_490                 |     3|
|1504  |        bank1                          |sym_cn_lut_491                 |     3|
|1505  |  \cnu6_204_102_inst[4].u_f1           |cnu6_f1_262                    |    39|
|1506  |    func_ram_1                         |sym_cn_lut_internal_484        |    39|
|1507  |      rank_m                           |sym_cn_rank_485                |    18|
|1508  |        bank0                          |sym_cn_lut_486                 |     6|
|1509  |        bank1                          |sym_cn_lut_487                 |     3|
|1510  |  \cnu6_204_102_inst[4].u_f2           |cnu6_f2_263                    |    76|
|1511  |    func_ram_20                        |sym_cn_lut_internal_476        |    40|
|1512  |      rank_m                           |sym_cn_rank_481                |    21|
|1513  |        bank0                          |sym_cn_lut_482                 |     6|
|1514  |        bank1                          |sym_cn_lut_483                 |     3|
|1515  |    func_ram_21                        |sym_cn_lut_internal_477        |    36|
|1516  |      rank_m                           |sym_cn_rank_478                |    21|
|1517  |        bank0                          |sym_cn_lut_479                 |     6|
|1518  |        bank1                          |sym_cn_lut_480                 |     3|
|1519  |  \cnu6_204_102_inst[4].u_f3           |cnu6_f3_264                    |   126|
|1520  |    func_ram_30                        |sym_cn_lut_out_464             |    45|
|1521  |      rank_m                           |sym_cn_rank_473                |    22|
|1522  |        bank0                          |sym_cn_lut_474                 |     6|
|1523  |        bank1                          |sym_cn_lut_475                 |     4|
|1524  |    func_ram_31                        |sym_cn_lut_out_465             |    39|
|1525  |      rank_m                           |sym_cn_rank_470                |    21|
|1526  |        bank0                          |sym_cn_lut_471                 |     6|
|1527  |        bank1                          |sym_cn_lut_472                 |     3|
|1528  |    func_ram_32                        |sym_cn_lut_out_466             |    42|
|1529  |      rank_m                           |sym_cn_rank_467                |    21|
|1530  |        bank0                          |sym_cn_lut_468                 |     6|
|1531  |        bank1                          |sym_cn_lut_469                 |     3|
|1532  |  \cnu6_204_102_inst[50].cnu0_c2v_p2s  |hulfDuplex_parallel2serial_265 |     5|
|1533  |  \cnu6_204_102_inst[50].cnu1_c2v_p2s  |hulfDuplex_parallel2serial_266 |     5|
|1534  |  \cnu6_204_102_inst[50].u_f0          |cnu6_f0_267                    |    58|
|1535  |    func_ram_0                         |sym_cn_lut_in_460              |    58|
|1536  |      rank_m                           |sym_cn_rank_461                |    18|
|1537  |        bank0                          |sym_cn_lut_462                 |     3|
|1538  |        bank1                          |sym_cn_lut_463                 |     3|
|1539  |  \cnu6_204_102_inst[50].u_f1          |cnu6_f1_268                    |    75|
|1540  |    func_ram_1                         |sym_cn_lut_internal_456        |    75|
|1541  |      rank_m                           |sym_cn_rank_457                |    18|
|1542  |        bank0                          |sym_cn_lut_458                 |     6|
|1543  |        bank1                          |sym_cn_lut_459                 |     3|
|1544  |  \cnu6_204_102_inst[50].u_f2          |cnu6_f2_269                    |   148|
|1545  |    func_ram_20                        |sym_cn_lut_internal_448        |    79|
|1546  |      rank_m                           |sym_cn_rank_453                |    21|
|1547  |        bank0                          |sym_cn_lut_454                 |     6|
|1548  |        bank1                          |sym_cn_lut_455                 |     3|
|1549  |    func_ram_21                        |sym_cn_lut_internal_449        |    69|
|1550  |      rank_m                           |sym_cn_rank_450                |    23|
|1551  |        bank0                          |sym_cn_lut_451                 |     6|
|1552  |        bank1                          |sym_cn_lut_452                 |     5|
|1553  |  \cnu6_204_102_inst[50].u_f3          |cnu6_f3_270                    |  2695|
|1554  |    func_ram_30                        |sym_cn_lut_out_436             |   916|
|1555  |      rank_m                           |sym_cn_rank_445                |    23|
|1556  |        bank0                          |sym_cn_lut_446                 |     6|
|1557  |        bank1                          |sym_cn_lut_447                 |     5|
|1558  |    func_ram_31                        |sym_cn_lut_out_437             |   909|
|1559  |      rank_m                           |sym_cn_rank_442                |    23|
|1560  |        bank0                          |sym_cn_lut_443                 |     6|
|1561  |        bank1                          |sym_cn_lut_444                 |     5|
|1562  |    func_ram_32                        |sym_cn_lut_out_438             |   870|
|1563  |      rank_m                           |sym_cn_rank_439                |    21|
|1564  |        bank0                          |sym_cn_lut_440                 |     6|
|1565  |        bank1                          |sym_cn_lut_441                 |     3|
|1566  |  \cnu6_204_102_inst[5].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_271 |     5|
|1567  |  \cnu6_204_102_inst[5].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_272 |     5|
|1568  |  \cnu6_204_102_inst[5].u_f0           |cnu6_f0_273                    |    30|
|1569  |    func_ram_0                         |sym_cn_lut_in_432              |    30|
|1570  |      rank_m                           |sym_cn_rank_433                |    18|
|1571  |        bank0                          |sym_cn_lut_434                 |     3|
|1572  |        bank1                          |sym_cn_lut_435                 |     3|
|1573  |  \cnu6_204_102_inst[5].u_f1           |cnu6_f1_274                    |    39|
|1574  |    func_ram_1                         |sym_cn_lut_internal_428        |    39|
|1575  |      rank_m                           |sym_cn_rank_429                |    18|
|1576  |        bank0                          |sym_cn_lut_430                 |     6|
|1577  |        bank1                          |sym_cn_lut_431                 |     3|
|1578  |  \cnu6_204_102_inst[5].u_f2           |cnu6_f2_275                    |    76|
|1579  |    func_ram_20                        |sym_cn_lut_internal_420        |    40|
|1580  |      rank_m                           |sym_cn_rank_425                |    21|
|1581  |        bank0                          |sym_cn_lut_426                 |     6|
|1582  |        bank1                          |sym_cn_lut_427                 |     3|
|1583  |    func_ram_21                        |sym_cn_lut_internal_421        |    36|
|1584  |      rank_m                           |sym_cn_rank_422                |    21|
|1585  |        bank0                          |sym_cn_lut_423                 |     6|
|1586  |        bank1                          |sym_cn_lut_424                 |     3|
|1587  |  \cnu6_204_102_inst[5].u_f3           |cnu6_f3_276                    |   126|
|1588  |    func_ram_30                        |sym_cn_lut_out_408             |    45|
|1589  |      rank_m                           |sym_cn_rank_417                |    22|
|1590  |        bank0                          |sym_cn_lut_418                 |     6|
|1591  |        bank1                          |sym_cn_lut_419                 |     4|
|1592  |    func_ram_31                        |sym_cn_lut_out_409             |    39|
|1593  |      rank_m                           |sym_cn_rank_414                |    21|
|1594  |        bank0                          |sym_cn_lut_415                 |     6|
|1595  |        bank1                          |sym_cn_lut_416                 |     3|
|1596  |    func_ram_32                        |sym_cn_lut_out_410             |    42|
|1597  |      rank_m                           |sym_cn_rank_411                |    21|
|1598  |        bank0                          |sym_cn_lut_412                 |     6|
|1599  |        bank1                          |sym_cn_lut_413                 |     3|
|1600  |  \cnu6_204_102_inst[6].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_277 |     5|
|1601  |  \cnu6_204_102_inst[6].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_278 |     5|
|1602  |  \cnu6_204_102_inst[6].u_f0           |cnu6_f0_279                    |    30|
|1603  |    func_ram_0                         |sym_cn_lut_in_404              |    30|
|1604  |      rank_m                           |sym_cn_rank_405                |    18|
|1605  |        bank0                          |sym_cn_lut_406                 |     3|
|1606  |        bank1                          |sym_cn_lut_407                 |     3|
|1607  |  \cnu6_204_102_inst[6].u_f1           |cnu6_f1_280                    |    39|
|1608  |    func_ram_1                         |sym_cn_lut_internal_400        |    39|
|1609  |      rank_m                           |sym_cn_rank_401                |    18|
|1610  |        bank0                          |sym_cn_lut_402                 |     6|
|1611  |        bank1                          |sym_cn_lut_403                 |     3|
|1612  |  \cnu6_204_102_inst[6].u_f2           |cnu6_f2_281                    |    76|
|1613  |    func_ram_20                        |sym_cn_lut_internal_392        |    40|
|1614  |      rank_m                           |sym_cn_rank_397                |    21|
|1615  |        bank0                          |sym_cn_lut_398                 |     6|
|1616  |        bank1                          |sym_cn_lut_399                 |     3|
|1617  |    func_ram_21                        |sym_cn_lut_internal_393        |    36|
|1618  |      rank_m                           |sym_cn_rank_394                |    21|
|1619  |        bank0                          |sym_cn_lut_395                 |     6|
|1620  |        bank1                          |sym_cn_lut_396                 |     3|
|1621  |  \cnu6_204_102_inst[6].u_f3           |cnu6_f3_282                    |   126|
|1622  |    func_ram_30                        |sym_cn_lut_out_380             |    45|
|1623  |      rank_m                           |sym_cn_rank_389                |    22|
|1624  |        bank0                          |sym_cn_lut_390                 |     6|
|1625  |        bank1                          |sym_cn_lut_391                 |     4|
|1626  |    func_ram_31                        |sym_cn_lut_out_381             |    39|
|1627  |      rank_m                           |sym_cn_rank_386                |    21|
|1628  |        bank0                          |sym_cn_lut_387                 |     6|
|1629  |        bank1                          |sym_cn_lut_388                 |     3|
|1630  |    func_ram_32                        |sym_cn_lut_out_382             |    42|
|1631  |      rank_m                           |sym_cn_rank_383                |    21|
|1632  |        bank0                          |sym_cn_lut_384                 |     6|
|1633  |        bank1                          |sym_cn_lut_385                 |     3|
|1634  |  \cnu6_204_102_inst[7].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_283 |     5|
|1635  |  \cnu6_204_102_inst[7].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_284 |     5|
|1636  |  \cnu6_204_102_inst[7].u_f0           |cnu6_f0_285                    |    30|
|1637  |    func_ram_0                         |sym_cn_lut_in_376              |    30|
|1638  |      rank_m                           |sym_cn_rank_377                |    18|
|1639  |        bank0                          |sym_cn_lut_378                 |     3|
|1640  |        bank1                          |sym_cn_lut_379                 |     3|
|1641  |  \cnu6_204_102_inst[7].u_f1           |cnu6_f1_286                    |    39|
|1642  |    func_ram_1                         |sym_cn_lut_internal_372        |    39|
|1643  |      rank_m                           |sym_cn_rank_373                |    18|
|1644  |        bank0                          |sym_cn_lut_374                 |     6|
|1645  |        bank1                          |sym_cn_lut_375                 |     3|
|1646  |  \cnu6_204_102_inst[7].u_f2           |cnu6_f2_287                    |    76|
|1647  |    func_ram_20                        |sym_cn_lut_internal_364        |    40|
|1648  |      rank_m                           |sym_cn_rank_369                |    21|
|1649  |        bank0                          |sym_cn_lut_370                 |     6|
|1650  |        bank1                          |sym_cn_lut_371                 |     3|
|1651  |    func_ram_21                        |sym_cn_lut_internal_365        |    36|
|1652  |      rank_m                           |sym_cn_rank_366                |    21|
|1653  |        bank0                          |sym_cn_lut_367                 |     6|
|1654  |        bank1                          |sym_cn_lut_368                 |     3|
|1655  |  \cnu6_204_102_inst[7].u_f3           |cnu6_f3_288                    |   126|
|1656  |    func_ram_30                        |sym_cn_lut_out_352             |    45|
|1657  |      rank_m                           |sym_cn_rank_361                |    22|
|1658  |        bank0                          |sym_cn_lut_362                 |     6|
|1659  |        bank1                          |sym_cn_lut_363                 |     4|
|1660  |    func_ram_31                        |sym_cn_lut_out_353             |    39|
|1661  |      rank_m                           |sym_cn_rank_358                |    21|
|1662  |        bank0                          |sym_cn_lut_359                 |     6|
|1663  |        bank1                          |sym_cn_lut_360                 |     3|
|1664  |    func_ram_32                        |sym_cn_lut_out_354             |    42|
|1665  |      rank_m                           |sym_cn_rank_355                |    21|
|1666  |        bank0                          |sym_cn_lut_356                 |     6|
|1667  |        bank1                          |sym_cn_lut_357                 |     3|
|1668  |  \cnu6_204_102_inst[8].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_289 |     5|
|1669  |  \cnu6_204_102_inst[8].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_290 |     5|
|1670  |  \cnu6_204_102_inst[8].u_f0           |cnu6_f0_291                    |    30|
|1671  |    func_ram_0                         |sym_cn_lut_in_348              |    30|
|1672  |      rank_m                           |sym_cn_rank_349                |    18|
|1673  |        bank0                          |sym_cn_lut_350                 |     3|
|1674  |        bank1                          |sym_cn_lut_351                 |     3|
|1675  |  \cnu6_204_102_inst[8].u_f1           |cnu6_f1_292                    |    39|
|1676  |    func_ram_1                         |sym_cn_lut_internal_344        |    39|
|1677  |      rank_m                           |sym_cn_rank_345                |    18|
|1678  |        bank0                          |sym_cn_lut_346                 |     6|
|1679  |        bank1                          |sym_cn_lut_347                 |     3|
|1680  |  \cnu6_204_102_inst[8].u_f2           |cnu6_f2_293                    |    76|
|1681  |    func_ram_20                        |sym_cn_lut_internal_336        |    40|
|1682  |      rank_m                           |sym_cn_rank_341                |    21|
|1683  |        bank0                          |sym_cn_lut_342                 |     6|
|1684  |        bank1                          |sym_cn_lut_343                 |     3|
|1685  |    func_ram_21                        |sym_cn_lut_internal_337        |    36|
|1686  |      rank_m                           |sym_cn_rank_338                |    21|
|1687  |        bank0                          |sym_cn_lut_339                 |     6|
|1688  |        bank1                          |sym_cn_lut_340                 |     3|
|1689  |  \cnu6_204_102_inst[8].u_f3           |cnu6_f3_294                    |   126|
|1690  |    func_ram_30                        |sym_cn_lut_out_324             |    45|
|1691  |      rank_m                           |sym_cn_rank_333                |    22|
|1692  |        bank0                          |sym_cn_lut_334                 |     6|
|1693  |        bank1                          |sym_cn_lut_335                 |     4|
|1694  |    func_ram_31                        |sym_cn_lut_out_325             |    39|
|1695  |      rank_m                           |sym_cn_rank_330                |    21|
|1696  |        bank0                          |sym_cn_lut_331                 |     6|
|1697  |        bank1                          |sym_cn_lut_332                 |     3|
|1698  |    func_ram_32                        |sym_cn_lut_out_326             |    42|
|1699  |      rank_m                           |sym_cn_rank_327                |    21|
|1700  |        bank0                          |sym_cn_lut_328                 |     6|
|1701  |        bank1                          |sym_cn_lut_329                 |     3|
|1702  |  \cnu6_204_102_inst[9].cnu0_c2v_p2s   |hulfDuplex_parallel2serial_295 |     5|
|1703  |  \cnu6_204_102_inst[9].cnu1_c2v_p2s   |hulfDuplex_parallel2serial_296 |     5|
|1704  |  \cnu6_204_102_inst[9].u_f0           |cnu6_f0_297                    |    30|
|1705  |    func_ram_0                         |sym_cn_lut_in                  |    30|
|1706  |      rank_m                           |sym_cn_rank_321                |    18|
|1707  |        bank0                          |sym_cn_lut_322                 |     3|
|1708  |        bank1                          |sym_cn_lut_323                 |     3|
|1709  |  \cnu6_204_102_inst[9].u_f1           |cnu6_f1_298                    |    39|
|1710  |    func_ram_1                         |sym_cn_lut_internal_317        |    39|
|1711  |      rank_m                           |sym_cn_rank_318                |    18|
|1712  |        bank0                          |sym_cn_lut_319                 |     6|
|1713  |        bank1                          |sym_cn_lut_320                 |     3|
|1714  |  \cnu6_204_102_inst[9].u_f2           |cnu6_f2_299                    |    76|
|1715  |    func_ram_20                        |sym_cn_lut_internal            |    40|
|1716  |      rank_m                           |sym_cn_rank_314                |    21|
|1717  |        bank0                          |sym_cn_lut_315                 |     6|
|1718  |        bank1                          |sym_cn_lut_316                 |     3|
|1719  |    func_ram_21                        |sym_cn_lut_internal_310        |    36|
|1720  |      rank_m                           |sym_cn_rank_311                |    21|
|1721  |        bank0                          |sym_cn_lut_312                 |     6|
|1722  |        bank1                          |sym_cn_lut_313                 |     3|
|1723  |  \cnu6_204_102_inst[9].u_f3           |cnu6_f3_300                    |   126|
|1724  |    func_ram_30                        |sym_cn_lut_out                 |    45|
|1725  |      rank_m                           |sym_cn_rank_307                |    22|
|1726  |        bank0                          |sym_cn_lut_308                 |     6|
|1727  |        bank1                          |sym_cn_lut_309                 |     4|
|1728  |    func_ram_31                        |sym_cn_lut_out_301             |    39|
|1729  |      rank_m                           |sym_cn_rank_304                |    21|
|1730  |        bank0                          |sym_cn_lut_305                 |     6|
|1731  |        bank1                          |sym_cn_lut_306                 |     3|
|1732  |    func_ram_32                        |sym_cn_lut_out_302             |    42|
|1733  |      rank_m                           |sym_cn_rank                    |    21|
|1734  |        bank0                          |sym_cn_lut                     |     6|
|1735  |        bank1                          |sym_cn_lut_303                 |     3|
|1736  |  system_clock                         |clock_domain_wrapper           |     6|
|1737  |    clock_domain_i                     |clock_domain                   |     3|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3396.094 ; gain = 881.887 ; free physical = 1332 ; free virtual = 107507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:24 . Memory (MB): peak = 3396.094 ; gain = 578.793 ; free physical = 1369 ; free virtual = 107544
Synthesis Optimization Complete : Time (s): cpu = 00:02:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3396.102 ; gain = 881.887 ; free physical = 1369 ; free virtual = 107544
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3396.102 ; gain = 0.000 ; free physical = 1388 ; free virtual = 107564
INFO: [Netlist 29-17] Analyzing 2228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3486.859 ; gain = 0.000 ; free physical = 1230 ; free virtual = 107406
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2228 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 84 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2142 instances

INFO: [Common 17-83] Releasing license: Synthesis
365 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:03:24 . Memory (MB): peak = 3486.859 ; gain = 1964.773 ; free physical = 1377 ; free virtual = 107553
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3486.859 ; gain = 0.000 ; free physical = 1375 ; free virtual = 107551
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN-204.102-f03.eval/cnu6_204_102.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.871 ; gain = 24.012 ; free physical = 1258 ; free virtual = 107423
INFO: [runtcl-4] Executing : report_utilization -file cnu6_204_102_utilization_synth.rpt -pb cnu6_204_102_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 16:04:35 2020...
