INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 20:01:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.546ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_port_idx_6_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fptosi0/q2_reg[9]_srl3___fptosi0_q2_reg_r_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 2.342ns (31.426%)  route 5.111ns (68.574%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 5.437 - 4.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5452, unset)         1.563     1.563    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X49Y30         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_6_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.223     1.786 r  lsq2/handshake_lsq_lsq2_core/ldq_port_idx_6_q_reg[0]/Q
                         net (fo=21, routed)          0.266     2.052    lsq2/handshake_lsq_lsq2_core/ldq_port_idx_6_q_reg[0]_0
    SLICE_X49Y30         LUT2 (Prop_lut2_I0_O)        0.043     2.095 r  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_38__0/O
                         net (fo=1, routed)           0.445     2.540    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/entry_port_request_6[1]
    SLICE_X47Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     2.737 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.737    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_10__0_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.790 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.790    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_8_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.843 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.843    lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_8_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.896 r  lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.896    lsq2/handshake_lsq_lsq2_core/ldq_valid_3_q_reg_i_8_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.949 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.949    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_9_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.002 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.002    lsq2/handshake_lsq_lsq2_core/dataReg_reg[31]_i_7_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.113 r  lsq2/handshake_lsq_lsq2_core/dataReg_reg[30]_i_9/O[0]
                         net (fo=32, routed)          0.542     3.655    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/TEMP_1_double_out_110_out[28]
    SLICE_X46Y28         LUT5 (Prop_lut5_I3_O)        0.124     3.779 f  lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_11/O
                         net (fo=1, routed)           0.450     4.229    lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_11_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.043     4.272 f  lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_6__0/O
                         net (fo=1, routed)           0.415     4.686    lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_6__0_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.043     4.729 f  lsq2/handshake_lsq_lsq2_core/dataReg[25]_i_1__0/O
                         net (fo=4, routed)           0.290     5.019    load5/data_tehb/control/D[25]
    SLICE_X42Y30         LUT5 (Prop_lut5_I0_O)        0.043     5.062 r  load5/data_tehb/control/result0_carry__5_i_20/O
                         net (fo=2, routed)           0.325     5.387    load5/data_tehb/control/result0_carry__5_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.043     5.430 f  load5/data_tehb/control/result0_carry__5_i_16/O
                         net (fo=22, routed)          0.635     6.064    load5/data_tehb/control/result0_carry__5_i_16_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.043     6.107 r  load5/data_tehb/control/result0_carry__3_i_23/O
                         net (fo=2, routed)           0.320     6.427    load5/data_tehb/control/result0_carry__3_i_23_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I2_O)        0.043     6.470 f  load5/data_tehb/control/result0_carry__3_i_9/O
                         net (fo=4, routed)           0.329     6.799    load5/data_tehb/control/result0_carry__3_i_9_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.043     6.842 r  load5/data_tehb/control/result0_carry_i_33/O
                         net (fo=1, routed)           0.229     7.071    load5/data_tehb/control/result0_carry_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.373 r  load5/data_tehb/control/result0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.373    load5/data_tehb/control/result0_carry_i_10_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.539 f  load5/data_tehb/control/result0_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.194     7.733    load5/data_tehb/control/fptosi0/plusOp[6]
    SLICE_X38Y29         LUT5 (Prop_lut5_I3_O)        0.123     7.856 r  load5/data_tehb/control/result0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.856    fptosi0/q2_reg[5]_srl3___fptosi0_q2_reg_r_i_1[1]
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.112 r  fptosi0/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.112    fptosi0/result0_carry__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.220 r  fptosi0/result0_carry__1/O[0]
                         net (fo=1, routed)           0.340     8.560    load5/data_tehb/control/result0[8]
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.123     8.683 r  load5/data_tehb/control/q2_reg[9]_srl3___fptosi0_q2_reg_r_i_1/O
                         net (fo=1, routed)           0.333     9.016    fptosi0/to_signed[9]
    SLICE_X36Y29         FDRE                                         r  fptosi0/q2_reg[9]_srl3___fptosi0_q2_reg_r_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5452, unset)         1.437     5.437    fptosi0/clk
    SLICE_X36Y29         FDRE                                         r  fptosi0/q2_reg[9]_srl3___fptosi0_q2_reg_r_srlopt/C
                         clock pessimism              0.090     5.527    
                         clock uncertainty           -0.035     5.492    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)       -0.022     5.470    fptosi0/q2_reg[9]_srl3___fptosi0_q2_reg_r_srlopt
  -------------------------------------------------------------------
                         required time                          5.470    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 -3.546    




