{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734154964646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734154964647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 12:42:42 2024 " "Processing started: Sat Dec 14 12:42:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734154964647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734154964647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734154964647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734154965305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/alu.sv 2 1 " "Found 2 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/alu.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../rtl/include/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/include/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965436 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/branch_select.sv 2 1 " "Found 2 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/branch_select.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_type (SystemVerilog) " "Found design unit 1: opcode_type (SystemVerilog)" {  } { { "../rtl//include/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/include/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965447 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "../rtl/branch_select.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/branch_select.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../rtl/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../rtl/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../rtl/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/ex_me_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/ex_me_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ME_reg " "Found entity 1: EX_ME_reg" {  } { { "../rtl/EX_ME_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/EX_ME_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/harzard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/harzard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harzard_detection " "Found entity 1: harzard_detection" {  } { { "../rtl/harzard_detection.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/harzard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../rtl/hazard_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/id_ex_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/id_ex_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "../rtl/ID_EX_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/ID_EX_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/if_id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "../rtl/IF_ID_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/IF_ID_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../rtl/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/immgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../rtl/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../rtl/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/inst_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../rtl/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/me_wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/pipeline_notusingsram/rtl/me_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ME_WB_reg " "Found entity 1: ME_WB_reg" {  } { { "../rtl/ME_WB_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/pipeline_notusingsram/rtl/ME_WB_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734154965467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734154965467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/pipeline_notusingsram/rtl/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/compup