["benches/bench.rs", "src/limb.rs", "src/limb/add.rs", "src/limb/bits.rs", "src/limb/cmp.rs", "src/limb/encoding.rs", "src/limb/mul.rs", "src/limb/sub.rs", "src/nlimbs.rs", "src/traits.rs", "src/uint.rs", "src/uint/bits.rs", "src/uint/cmp.rs", "src/uint/div.rs", "src/uint/encoding.rs", "src/uint/from.rs", "src/uint/modular.rs", "src/uint/modular/constant_mod/const_add.rs", "src/uint/modular/constant_mod/const_inv.rs", "src/uint/modular/constant_mod/const_pow.rs", "src/uint/modular/constant_mod/const_sub.rs", "src/uint/modular/constant_mod/macros.rs", "src/uint/modular/pow.rs", "src/uint/rand.rs", "src/uint/shl.rs", "src/uint/shr.rs", "tests/proptests.rs"]