<dec f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='48' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='80' u='w' c='_ZN4llvm8SwitchCG11CaseCluster8bitTestsEPKNS_11ConstantIntES4_jNS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1121' u='r' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<offset>0</offset>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10440' u='r' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
