{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639047513848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639047513862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 17:58:33 2021 " "Processing started: Thu Dec 09 17:58:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639047513862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047513862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047513862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639047514473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639047514473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft .v 8 8 " "Found 8 design units, including 8 entities, in source file fft .v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "2 butterfly " "Found entity 2: butterfly" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "4 general_register " "Found entity 4: general_register" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_32bit " "Found entity 5: adder_32bit" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder_3bit " "Found entity 6: adder_3bit" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder " "Found entity 7: adder" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1 " "Found entity 8: mux4_1" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047525599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex_mult " "Found entity 1: complex_mult" {  } { { "complex_mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Adder.v(8) " "Verilog HDL Declaration information at Adder.v(8): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(26) " "Verilog HDL Declaration information at Adder.v(26): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(51) " "Verilog HDL Declaration information at Adder.v(51): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cin Cin Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"cin\" differs only in case from object \"Cin\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Adder.v(73) " "Verilog HDL Declaration information at Adder.v(73): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1_bit " "Found entity 1: full_adder_1_bit" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_block_4bits " "Found entity 2: carry_block_4bits" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA_4bits " "Found entity 3: FA_4bits" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder " "Found entity 4: Adder" {  } { { "Adder.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A Mult.v(2) " "Verilog HDL Declaration information at Mult.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Mult.v(2) " "Verilog HDL Declaration information at Mult.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047525607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_tb " "Found entity 1: FFT_tb" {  } { { "fft_tb.sv" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/fft_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639047525613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047525613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639047525738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register general_register:point0 " "Elaborating entity \"general_register\" for hierarchy \"general_register:point0\"" {  } { { "FFT .v" "point0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:stage1_0 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:stage1_0\"" {  } { { "FFT .v" "stage1_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_mult butterfly:stage1_0\|complex_mult:temp " "Elaborating entity \"complex_mult\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\"" {  } { { "FFT .v" "temp" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult butterfly:stage1_0\|complex_mult:temp\|Mult:M_0 " "Elaborating entity \"Mult\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\"" {  } { { "complex_mult.v" "M_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta " "Elaborating entity \"Adder\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\"" {  } { { "Mult.v" "converta" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bits butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0 " "Elaborating entity \"FA_4bits\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\"" {  } { { "Adder.v" "block0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1_bit butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|full_adder_1_bit:FA_0 " "Elaborating entity \"full_adder_1_bit\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|full_adder_1_bit:FA_0\"" {  } { { "Adder.v" "FA_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block_4bits butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0 " "Elaborating entity \"carry_block_4bits\" for hierarchy \"butterfly:stage1_0\|complex_mult:temp\|Mult:M_0\|Adder:converta\|FA_4bits:block0\|carry_block_4bits:CLA_4bits_0\"" {  } { { "Adder.v" "CLA_4bits_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/Adder.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047525769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit butterfly:stage1_0\|adder_32bit:even " "Elaborating entity \"adder_32bit\" for hierarchy \"butterfly:stage1_0\|adder_32bit:even\"" {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047529212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder butterfly:stage1_0\|adder_32bit:even\|adder:a0 " "Elaborating entity \"adder\" for hierarchy \"butterfly:stage1_0\|adder_32bit:even\|adder:a0\"" {  } { { "FFT .v" "a0" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047529212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "FFT .v" "control" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047539232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FFT .v(101) " "Verilog HDL assignment warning at FFT .v(101): truncated value with size 32 to match size of target (3)" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639047539232 "|FFT|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_3bit controller:control\|adder_3bit:sub " "Elaborating entity \"adder_3bit\" for hierarchy \"controller:control\|adder_3bit:sub\"" {  } { { "FFT .v" "sub" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047539232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 controller:control\|mux4_1:data " "Elaborating entity \"mux4_1\" for hierarchy \"controller:control\|mux4_1:data\"" {  } { { "FFT .v" "data" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047539240 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541232 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541240 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541240 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541240 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541240 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541248 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541248 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541248 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541248 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541256 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541264 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541272 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541279 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541287 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541296 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541299 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541302 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541302 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541306 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541306 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541309 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541312 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541315 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541315 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541316 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541316 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541316 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541316 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541324 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541332 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541332 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541332 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541332 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541340 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541340 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541348 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541356 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541364 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541372 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541380 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541388 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541404 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541412 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541420 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541420 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541420 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541420 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541428 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541428 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541428 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541428 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541436 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541436 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541444 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541444 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541444 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541444 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541452 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541460 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541468 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541476 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541476 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541476 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541476 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541484 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541492 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541500 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541508 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541508 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541508 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541508 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541516 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541524 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541532 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541532 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541532 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541532 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541548 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541548 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541548 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541548 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541556 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541564 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541612 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541620 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541620 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541620 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541620 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541628 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541636 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541636 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541636 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541668 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541676 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541684 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541692 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541700 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541708 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541716 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541724 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541724 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541724 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541724 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541724 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541732 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541732 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541732 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541732 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541732 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541740 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541748 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541756 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541772 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541772 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541774 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541784 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541792 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541800 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541808 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541808 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541810 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541818 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541826 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541834 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541842 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541842 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541842 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541842 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541851 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541859 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541859 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541867 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541867 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541867 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541867 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541874 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541882 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541885 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541885 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541885 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541885 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541893 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541893 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541895 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541895 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541903 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541903 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541905 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541905 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541905 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541905 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541905 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541913 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541915 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541923 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541925 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541925 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541925 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541925 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541925 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541936 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541936 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541936 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541936 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541943 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541943 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541943 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541943 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541951 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541951 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541954 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541954 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541954 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541954 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541962 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541970 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541970 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541978 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541978 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541978 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541978 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047541994 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542001 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542009 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542017 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542025 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542033 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542041 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542041 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542041 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542041 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542049 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542057 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542057 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542057 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542057 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542065 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542073 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542081 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542081 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin odd 32 1 " "Port \"imag_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin odd 32 1 " "Port \"real_cin\" on the entity instantiation of \"odd\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "odd" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|adder_32bit:odd"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "imag_cin even 32 1 " "Port \"imag_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "real_cin even 32 1 " "Port \"real_cin\" on the entity instantiation of \"even\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FFT .v" "even" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 67 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|adder_32bit:even"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_1 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_1 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_1" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542113 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542121 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542129 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542137 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542137 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542137 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542137 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542145 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542145 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542145 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542145 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542153 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542153 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542153 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542153 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542162 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542169 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542177 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542177 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542177 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542177 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542185 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542185 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542185 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542185 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542193 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542193 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542201 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542209 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542217 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542217 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542225 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542233 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542241 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542249 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542257 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542265 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542273 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542273 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542273 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542273 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542281 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542289 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542297 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542305 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542305 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542305 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542305 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542313 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542313 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542313 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542313 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add_0 32 1 " "Port \"add_sub\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add_0 32 1 " "Port \"carry_in\" on the entity instantiation of \"add_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "complex_mult.v" "add_0" { Text "G:/VLSI_ASIC_IC_designs/fastft/complex_mult.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Adder:add_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542329 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542337 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542337 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542337 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542337 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542337 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542345 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542345 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542345 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542345 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542345 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542353 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542361 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542369 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542378 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542385 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542396 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542398 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542408 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542418 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542418 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542418 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542418 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542429 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542429 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542437 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542437 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542440 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542448 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542456 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542464 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542472 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542480 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542488 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542496 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542498 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542498 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542498 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542498 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542498 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542506 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542506 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542506 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542506 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542506 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542514 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542522 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542530 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542572 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542580 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542588 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542596 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542604 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542614 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542622 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542622 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542625 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542634 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542634 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542634 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542634 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542642 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542642 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542645 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542653 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542661 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542671 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542671 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542679 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542679 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542681 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542689 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542697 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542697 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542697 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542697 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542705 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542713 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542721 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542721 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542723 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542731 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542731 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542731 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542731 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542739 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542747 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542747 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542749 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542749 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542749 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542749 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542757 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542757 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542757 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542761 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542761 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542761 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[31\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[31\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[31\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[31\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542779 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[31].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[30\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[30\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[30\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[30\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[30].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[29\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[29\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[29\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[29\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[29].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[28\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[28\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[28\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[28\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542781 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[28].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[27\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542789 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[27\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[27\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[27\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542789 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[27].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[26\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[26\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[26\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[26\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[26].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[25\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[25\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[25\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[25\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[25].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[24\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[24\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[24\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[24\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542791 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[24].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[23\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[23\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[23\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[23\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[23].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[22\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[22\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[22\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[22\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[22].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[21\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[21\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[21\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[21\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542801 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[21].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[20\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542809 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[20\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[20\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[20\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542809 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[20].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[19\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[19\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[19\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[19\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[19].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[18\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[18\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[18\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[18\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[18].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[17\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[17\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[17\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[17\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542812 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[17].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[16\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[16\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[16\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[16\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[16].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[15\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[15\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[15\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[15\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[15].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[14\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542820 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[14\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[14\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[14\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[14].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[13\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[13\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[13\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[13\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[13].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[12\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[12\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[12\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[12\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542828 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[12].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[11\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542835 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[11\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[11\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[11\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542835 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[11].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[10\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[10\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[10\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[10\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[10].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[9\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[9\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[9\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[9\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[9].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[8\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[8\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[8\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[8\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542837 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[8].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[7\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[7\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[7\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[7\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[7].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[6\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[6\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[6\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[6\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[6].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[5\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[5\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[5\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[5\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542848 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[5].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[4\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[4\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[4\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[4\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[4].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[3\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[3\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[3\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[3\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[3].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub o\[2\].adds 32 1 " "Port \"add_sub\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in o\[2\].adds 32 1 " "Port \"carry_in\" on the entity instantiation of \"o\[2\].adds\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "o\[2\].adds" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542856 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:o[2].adds"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "add_sub add 32 1 " "Port \"add_sub\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542864 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "carry_in add 32 1 " "Port \"carry_in\" on the entity instantiation of \"add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Mult.v" "add" { Text "G:/VLSI_ASIC_IC_designs/fastft/Mult.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639047542864 "|FFT|butterfly:stage1_0|complex_mult:temp|Mult:M_0|Adder:add"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639047554108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address\[0\] GND " "Pin \"address\[0\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[1\] GND " "Pin \"address\[1\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[2\] GND " "Pin \"address\[2\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[3\] GND " "Pin \"address\[3\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[7\] GND " "Pin \"address\[7\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[9\] GND " "Pin \"address\[9\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[10\] GND " "Pin \"address\[10\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[11\] GND " "Pin \"address\[11\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[12\] GND " "Pin \"address\[12\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[13\] GND " "Pin \"address\[13\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[14\] GND " "Pin \"address\[14\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[15\] GND " "Pin \"address\[15\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[16\] GND " "Pin \"address\[16\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[17\] GND " "Pin \"address\[17\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[18\] GND " "Pin \"address\[18\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[19\] GND " "Pin \"address\[19\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[20\] GND " "Pin \"address\[20\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[21\] GND " "Pin \"address\[21\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[22\] VCC " "Pin \"address\[22\]\" is stuck at VCC" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[23\] GND " "Pin \"address\[23\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[24\] GND " "Pin \"address\[24\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[25\] GND " "Pin \"address\[25\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[26\] GND " "Pin \"address\[26\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[27\] GND " "Pin \"address\[27\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[28\] GND " "Pin \"address\[28\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[29\] GND " "Pin \"address\[29\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[30\] GND " "Pin \"address\[30\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "address\[31\] GND " "Pin \"address\[31\]\" is stuck at GND" {  } { { "FFT .v" "" { Text "G:/VLSI_ASIC_IC_designs/fastft/FFT .v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639047554693 "|FFT|address[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639047554693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639047554799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.map.smsg " "Generated suppressed messages file G:/VLSI_ASIC_IC_designs/fastft/output_files/fft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047558932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639047562199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639047562199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1195 " "Implemented 1195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639047562383 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639047562383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "998 " "Implemented 998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639047562383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639047562383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 986 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 986 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639047562471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 17:59:22 2021 " "Processing ended: Thu Dec 09 17:59:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639047562471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639047562471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639047562471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639047562471 ""}
