// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition"

// DATE "01/05/2020 20:39:09"

// 
// Device: Altera 10CL025YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module quadcopter_interface (
	CLK12M,
	USER_BTN,
	SEN_INT1,
	SEN_INT2,
	SEN_SDI,
	SEN_SDO,
	SEN_SPC,
	SEN_CS,
	BDBUS0,
	BDBUS1,
	BDBUS2,
	BDBUS3,
	BDBUS4,
	BDBUS5,
	AIN0,
	AIN1,
	AIN2,
	AIN3,
	AIN4,
	AIN5,
	AIN6,
	LED,
	D0,
	D1,
	D2,
	D3,
	D4,
	D5,
	D6,
	D7,
	D8,
	D9,
	D10,
	D11);
input 	CLK12M;
input 	USER_BTN;
input 	SEN_INT1;
input 	SEN_INT2;
input 	SEN_SDI;
input 	SEN_SDO;
input 	SEN_SPC;
input 	SEN_CS;
output 	BDBUS0;
output 	BDBUS1;
input 	BDBUS2;
input 	BDBUS3;
output 	BDBUS4;
input 	BDBUS5;
output 	AIN0;
output 	AIN1;
output 	AIN2;
output 	AIN3;
output 	AIN4;
output 	AIN5;
output 	AIN6;
output 	[7:0] LED;
output 	D0;
output 	D1;
output 	D2;
output 	D3;
output 	D4;
output 	D5;
input 	D6;
input 	D7;
input 	D8;
input 	D9;
input 	D10;
input 	D11;

// Design Ports Information
// USER_BTN	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_INT1	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_INT2	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_SDI	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_SDO	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_SPC	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEN_CS	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BDBUS0	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS1	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS4	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BDBUS5	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AIN0	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN1	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN2	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN3	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN4	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN5	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AIN6	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[0]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D0	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D1	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D2	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D3	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D4	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D11	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK12M	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// BDBUS3	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BDBUS2	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D7	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D8	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D6	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D9	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D10	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \USER_BTN~input_o ;
wire \SEN_INT1~input_o ;
wire \SEN_INT2~input_o ;
wire \SEN_SDI~input_o ;
wire \SEN_SDO~input_o ;
wire \SEN_SPC~input_o ;
wire \SEN_CS~input_o ;
wire \BDBUS5~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK12M~input_o ;
wire \PLL12M_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \BDBUS2~input_o ;
wire \rx_lite|d_fsdo~0_combout ;
wire \clock_for_fastserial|fsclk~0_combout ;
wire \clock_for_fastserial|fsclk~q ;
wire \rx_lite|d_fsdo~q ;
wire \rx_lite|q_fsdo~feeder_combout ;
wire \rx_lite|q_fsdo~q ;
wire \rx_lite|Equal1~0_combout ;
wire \rx_lite|Selector3~0_combout ;
wire \rx_lite|Selector3~1_combout ;
wire \rx_lite|state[1]~2_combout ;
wire \rx_lite|Equal0~0_combout ;
wire \rx_lite|always1~0_combout ;
wire \rx_lite|state[1]~6_combout ;
wire \rx_lite|state[1]~3_combout ;
wire \rx_lite|Selector1~0_combout ;
wire \rx_lite|state[3]~4_combout ;
wire \rx_lite|state[3]~5_combout ;
wire \rx_lite|Equal2~0_combout ;
wire \rx_lite|rx_ready~0_combout ;
wire \rx_lite|rx_ready~q ;
wire \rx_lite|rx_data~0_combout ;
wire \rx_lite|rx_data~8_combout ;
wire \rx_lite|rx_data[7]~2_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_count[0]~31_combout ;
wire \reset_count[1]~32_combout ;
wire \reset_count[1]~33 ;
wire \reset_count[2]~34_combout ;
wire \reset_count[2]~35 ;
wire \reset_count[3]~36_combout ;
wire \reset_count[3]~37 ;
wire \reset_count[4]~38_combout ;
wire \reset_count[4]~39 ;
wire \reset_count[5]~40_combout ;
wire \reset_count[5]~41 ;
wire \reset_count[6]~42_combout ;
wire \reset_count[6]~43 ;
wire \reset_count[7]~44_combout ;
wire \reset_count[7]~45 ;
wire \reset_count[8]~46_combout ;
wire \reset_count[8]~47 ;
wire \reset_count[9]~48_combout ;
wire \reset_count[9]~49 ;
wire \reset_count[10]~50_combout ;
wire \reset_count[10]~51 ;
wire \reset_count[11]~52_combout ;
wire \reset_count[11]~53 ;
wire \reset_count[12]~54_combout ;
wire \reset_count[12]~55 ;
wire \reset_count[13]~56_combout ;
wire \reset_count[13]~57 ;
wire \reset_count[14]~58_combout ;
wire \reset_count[14]~59 ;
wire \reset_count[15]~60_combout ;
wire \reset_count[15]~61 ;
wire \reset_count[16]~62_combout ;
wire \reset_count[16]~63 ;
wire \reset_count[17]~64_combout ;
wire \reset_count[17]~65 ;
wire \reset_count[18]~66_combout ;
wire \reset_count[18]~67 ;
wire \reset_count[19]~68_combout ;
wire \reset_count[19]~69 ;
wire \reset_count[20]~70_combout ;
wire \reset_count[20]~71 ;
wire \reset_count[21]~72_combout ;
wire \reset_count[21]~73 ;
wire \reset_count[22]~74_combout ;
wire \reset_count[22]~75 ;
wire \reset_count[23]~76_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \reset_count[23]~77 ;
wire \reset_count[24]~78_combout ;
wire \reset_count[24]~79 ;
wire \reset_count[25]~80_combout ;
wire \reset_count[25]~81 ;
wire \reset_count[26]~82_combout ;
wire \reset_count[26]~83 ;
wire \reset_count[27]~84_combout ;
wire \Equal0~7_combout ;
wire \reset_count[27]~85 ;
wire \reset_count[28]~86_combout ;
wire \reset_count[28]~87 ;
wire \reset_count[29]~88_combout ;
wire \reset_count[29]~89 ;
wire \reset_count[30]~90_combout ;
wire \Equal0~8_combout ;
wire \reset_count[30]~91 ;
wire \reset_count[31]~92_combout ;
wire \Equal0~9_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \reset_reg~feeder_combout ;
wire \reset_reg~q ;
wire \reset_reg~clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \rx_lite|rx_data~3_combout ;
wire \rx_lite|rx_data~4_combout ;
wire \rx_lite|rx_data~6_combout ;
wire \rx_lite|rx_data~5_combout ;
wire \u0|st_bytes_to_packets_0|Equal0~0_combout ;
wire \rx_lite|rx_data~1_combout ;
wire \rx_lite|rx_data~7_combout ;
wire \u0|st_bytes_to_packets_0|Equal2~0_combout ;
wire \rx_lite|rx_data~9_combout ;
wire \u0|st_bytes_to_packets_0|received_esc~0_combout ;
wire \u0|st_bytes_to_packets_0|received_esc~q ;
wire \u0|st_bytes_to_packets_0|Equal0~1_combout ;
wire \u0|st_bytes_to_packets_0|received_channel~0_combout ;
wire \u0|st_bytes_to_packets_0|received_channel~1_combout ;
wire \u0|st_bytes_to_packets_0|received_channel~q ;
wire \u0|st_bytes_to_packets_0|out_valid~0_combout ;
wire \u0|st_bytes_to_packets_0|out_valid~1_combout ;
wire \u0|st_bytes_to_packets_0|out_channel[7]~2_combout ;
wire \u0|st_bytes_to_packets_0|out_data[5]~0_combout ;
wire \u0|st_bytes_to_packets_0|out_channel[5]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|enable~1_combout ;
wire \u0|st_bytes_to_packets_0|out_channel[3]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|enable~2_combout ;
wire \u0|packets_to_master_0|p2f|enable~3_combout ;
wire \u0|packets_to_master_0|p2f|enable~combout ;
wire \u0|packets_to_master_0|p2f|command[5]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|command[6]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|Equal2~0_combout ;
wire \u0|packets_to_master_0|p2f|Equal2~1_combout ;
wire \u0|packets_to_master_0|p2f|state~68_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0~combout ;
wire \u0|packets_to_master_0|p2f|state~48_combout ;
wire \u0|packets_to_master_0|p2f|state~49_combout ;
wire \u0|packets_to_master_0|p2f|state~50_combout ;
wire \u0|packets_to_master_0|p2f|state~45_combout ;
wire \u0|packets_to_master_0|p2f|Add0~1 ;
wire \u0|packets_to_master_0|p2f|Add0~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector36~0_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~21_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~20_combout ;
wire \u0|packets_to_master_0|p2f|state~54_combout ;
wire \u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ;
wire \u0|packets_to_master_0|p2f|WideOr7~0_combout ;
wire \u0|packets_to_master_0|p2f|counter[2]~31_combout ;
wire \u0|st_bytes_to_packets_0|out_endofpacket~0_combout ;
wire \u0|st_bytes_to_packets_0|out_endofpacket~1_combout ;
wire \u0|st_bytes_to_packets_0|out_endofpacket~q ;
wire \u0|packets_to_master_0|p2f|Selector39~0_combout ;
wire \u0|packets_to_master_0|p2f|last_trans~q ;
wire \u0|packets_to_master_0|p2f|Add2~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector69~0_combout ;
wire \u0|packets_to_master_0|p2f|WideOr14~0_combout ;
wire \u0|packets_to_master_0|p2f|Add2~3 ;
wire \u0|packets_to_master_0|p2f|Add2~4_combout ;
wire \u0|packets_to_master_0|p2f|Selector67~0_combout ;
wire \u0|packets_to_master_0|p2f|Add2~5 ;
wire \u0|packets_to_master_0|p2f|Add2~6_combout ;
wire \u0|packets_to_master_0|p2f|Selector66~0_combout ;
wire \u0|packets_to_master_0|p2f|Add2~7 ;
wire \u0|packets_to_master_0|p2f|Add2~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector65~0_combout ;
wire \u0|packets_to_master_0|p2f|Add2~9 ;
wire \u0|packets_to_master_0|p2f|Add2~10_combout ;
wire \u0|packets_to_master_0|p2f|Selector64~0_combout ;
wire \u0|mm_interconnect_0|router|src_data[92]~0_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[5]~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector109~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector109~1_combout ;
wire \u0|packets_to_master_0|p2f|read~q ;
wire \u0|mm_interconnect_0|router|src_data[90]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[5]~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[5]~2_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|router|always1~1_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1_combout ;
wire \u0|mm_interconnect_0|router|always1~2_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|router|Equal4~0_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|pwm_decoder_0|avs_s0_waitrequest~0_combout ;
wire \u0|pwm_decoder_0|avs_s0_waitrequest~q ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u0|timer_0|period_l_wr_strobe~0_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0_combout ;
wire \u0|packets_to_master_0|p2f|address[3]~1_combout ;
wire \u0|packets_to_master_0|p2f|address[3]~2_combout ;
wire \u0|packets_to_master_0|p2f|Add2~1 ;
wire \u0|packets_to_master_0|p2f|Add2~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector68~0_combout ;
wire \u0|mm_interconnect_0|router|src_data[90]~2_combout ;
wire \u0|mm_interconnect_0|router|src_data[90]~3_combout ;
wire \u0|mm_interconnect_0|router|src_channel[5]~3_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1_combout ;
wire \u0|mm_interconnect_0|router|src_data[92]~4_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ;
wire \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ;
wire \u0|packets_to_master_0|p2f|counter[2]~32_combout ;
wire \u0|packets_to_master_0|p2f|counter~29_combout ;
wire \u0|packets_to_master_0|p2f|Selector71~0_combout ;
wire \u0|packets_to_master_0|p2f|current_byte[0]~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~1 ;
wire \u0|packets_to_master_0|p2f|Add3~2_combout ;
wire \u0|packets_to_master_0|p2f|Add5~1 ;
wire \u0|packets_to_master_0|p2f|Add5~2_combout ;
wire \u0|packets_to_master_0|p2f|Add0~3 ;
wire \u0|packets_to_master_0|p2f|Add0~4_combout ;
wire \u0|packets_to_master_0|p2f|counter~28_combout ;
wire \u0|packets_to_master_0|p2f|counter[2]~13_combout ;
wire \u0|packets_to_master_0|p2f|Add1~0_combout ;
wire \u0|packets_to_master_0|p2f|Add6~0_combout ;
wire \u0|packets_to_master_0|p2f|Add5~3 ;
wire \u0|packets_to_master_0|p2f|Add5~4_combout ;
wire \u0|packets_to_master_0|p2f|Selector35~0_combout ;
wire \u0|packets_to_master_0|p2f|Add4~1 ;
wire \u0|packets_to_master_0|p2f|Add4~2_combout ;
wire \u0|packets_to_master_0|p2f|Add3~3 ;
wire \u0|packets_to_master_0|p2f|Add3~4_combout ;
wire \u0|packets_to_master_0|p2f|Selector35~1_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~35_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~19_combout ;
wire \u0|packets_to_master_0|p2f|Add0~5 ;
wire \u0|packets_to_master_0|p2f|Add0~6_combout ;
wire \u0|packets_to_master_0|p2f|counter~27_combout ;
wire \u0|packets_to_master_0|p2f|counter[3]~12_combout ;
wire \u0|packets_to_master_0|p2f|Add5~5 ;
wire \u0|packets_to_master_0|p2f|Add5~6_combout ;
wire \u0|packets_to_master_0|p2f|Add3~5 ;
wire \u0|packets_to_master_0|p2f|Add3~6_combout ;
wire \u0|packets_to_master_0|p2f|Add6~1 ;
wire \u0|packets_to_master_0|p2f|Add6~2_combout ;
wire \u0|packets_to_master_0|p2f|Add4~3 ;
wire \u0|packets_to_master_0|p2f|Add4~4_combout ;
wire \u0|packets_to_master_0|p2f|Selector34~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector34~1_combout ;
wire \u0|packets_to_master_0|p2f|Equal0~3_combout ;
wire \u0|packets_to_master_0|p2f|counter~30_combout ;
wire \u0|packets_to_master_0|p2f|counter~18_combout ;
wire \u0|packets_to_master_0|p2f|counter~24_combout ;
wire \u0|packets_to_master_0|p2f|counter~25_combout ;
wire \u0|packets_to_master_0|p2f|counter~26_combout ;
wire \u0|packets_to_master_0|p2f|Add0~7 ;
wire \u0|packets_to_master_0|p2f|Add0~8_combout ;
wire \u0|packets_to_master_0|p2f|counter[4]~11_combout ;
wire \u0|packets_to_master_0|p2f|Add4~5 ;
wire \u0|packets_to_master_0|p2f|Add4~6_combout ;
wire \u0|packets_to_master_0|p2f|Add6~3 ;
wire \u0|packets_to_master_0|p2f|Add6~4_combout ;
wire \u0|packets_to_master_0|p2f|Add5~7 ;
wire \u0|packets_to_master_0|p2f|Add5~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector33~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~7 ;
wire \u0|packets_to_master_0|p2f|Add3~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector33~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~9 ;
wire \u0|packets_to_master_0|p2f|Add0~10_combout ;
wire \u0|packets_to_master_0|p2f|counter[5]~10_combout ;
wire \u0|packets_to_master_0|p2f|Add6~5 ;
wire \u0|packets_to_master_0|p2f|Add6~6_combout ;
wire \u0|packets_to_master_0|p2f|Add4~7 ;
wire \u0|packets_to_master_0|p2f|Add4~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector32~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~9 ;
wire \u0|packets_to_master_0|p2f|Add3~10_combout ;
wire \u0|packets_to_master_0|p2f|Add5~9 ;
wire \u0|packets_to_master_0|p2f|Add5~10_combout ;
wire \u0|packets_to_master_0|p2f|Selector32~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~11 ;
wire \u0|packets_to_master_0|p2f|Add0~12_combout ;
wire \u0|packets_to_master_0|p2f|counter[6]~9_combout ;
wire \u0|packets_to_master_0|p2f|Add4~9 ;
wire \u0|packets_to_master_0|p2f|Add4~10_combout ;
wire \u0|packets_to_master_0|p2f|Add3~11 ;
wire \u0|packets_to_master_0|p2f|Add3~12_combout ;
wire \u0|packets_to_master_0|p2f|Add6~7 ;
wire \u0|packets_to_master_0|p2f|Add6~8_combout ;
wire \u0|packets_to_master_0|p2f|Add5~11 ;
wire \u0|packets_to_master_0|p2f|Add5~12_combout ;
wire \u0|packets_to_master_0|p2f|Selector31~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector31~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~13 ;
wire \u0|packets_to_master_0|p2f|Add0~14_combout ;
wire \u0|packets_to_master_0|p2f|counter[7]~8_combout ;
wire \u0|packets_to_master_0|p2f|Add5~13 ;
wire \u0|packets_to_master_0|p2f|Add5~14_combout ;
wire \u0|packets_to_master_0|p2f|Add4~11 ;
wire \u0|packets_to_master_0|p2f|Add4~12_combout ;
wire \u0|packets_to_master_0|p2f|Add6~9 ;
wire \u0|packets_to_master_0|p2f|Add6~10_combout ;
wire \u0|packets_to_master_0|p2f|Selector30~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~13 ;
wire \u0|packets_to_master_0|p2f|Add3~14_combout ;
wire \u0|packets_to_master_0|p2f|Selector30~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~15 ;
wire \u0|packets_to_master_0|p2f|Add0~16_combout ;
wire \u0|packets_to_master_0|p2f|counter[8]~7_combout ;
wire \u0|packets_to_master_0|p2f|Add5~15 ;
wire \u0|packets_to_master_0|p2f|Add5~16_combout ;
wire \u0|packets_to_master_0|p2f|Add6~11 ;
wire \u0|packets_to_master_0|p2f|Add6~12_combout ;
wire \u0|packets_to_master_0|p2f|Selector29~0_combout ;
wire \u0|packets_to_master_0|p2f|Add4~13 ;
wire \u0|packets_to_master_0|p2f|Add4~14_combout ;
wire \u0|packets_to_master_0|p2f|Add3~15 ;
wire \u0|packets_to_master_0|p2f|Add3~16_combout ;
wire \u0|packets_to_master_0|p2f|Selector29~1_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~22_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~23_combout ;
wire \u0|packets_to_master_0|p2f|Add0~17 ;
wire \u0|packets_to_master_0|p2f|Add0~18_combout ;
wire \u0|packets_to_master_0|p2f|counter[9]~6_combout ;
wire \u0|packets_to_master_0|p2f|Add3~17 ;
wire \u0|packets_to_master_0|p2f|Add3~18_combout ;
wire \u0|packets_to_master_0|p2f|Add5~17 ;
wire \u0|packets_to_master_0|p2f|Add5~18_combout ;
wire \u0|packets_to_master_0|p2f|Add4~15 ;
wire \u0|packets_to_master_0|p2f|Add4~16_combout ;
wire \u0|packets_to_master_0|p2f|Add6~13 ;
wire \u0|packets_to_master_0|p2f|Add6~14_combout ;
wire \u0|packets_to_master_0|p2f|Selector28~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector28~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~19 ;
wire \u0|packets_to_master_0|p2f|Add0~20_combout ;
wire \u0|packets_to_master_0|p2f|counter[10]~5_combout ;
wire \u0|packets_to_master_0|p2f|Add5~19 ;
wire \u0|packets_to_master_0|p2f|Add5~20_combout ;
wire \u0|packets_to_master_0|p2f|Add6~15 ;
wire \u0|packets_to_master_0|p2f|Add6~16_combout ;
wire \u0|packets_to_master_0|p2f|Selector27~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~19 ;
wire \u0|packets_to_master_0|p2f|Add3~20_combout ;
wire \u0|packets_to_master_0|p2f|Add4~17 ;
wire \u0|packets_to_master_0|p2f|Add4~18_combout ;
wire \u0|packets_to_master_0|p2f|Selector27~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~21 ;
wire \u0|packets_to_master_0|p2f|Add0~22_combout ;
wire \u0|packets_to_master_0|p2f|counter[11]~4_combout ;
wire \u0|packets_to_master_0|p2f|Add5~21 ;
wire \u0|packets_to_master_0|p2f|Add5~22_combout ;
wire \u0|packets_to_master_0|p2f|Add6~17 ;
wire \u0|packets_to_master_0|p2f|Add6~18_combout ;
wire \u0|packets_to_master_0|p2f|Add4~19 ;
wire \u0|packets_to_master_0|p2f|Add4~20_combout ;
wire \u0|packets_to_master_0|p2f|Selector26~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~21 ;
wire \u0|packets_to_master_0|p2f|Add3~22_combout ;
wire \u0|packets_to_master_0|p2f|Selector26~1_combout ;
wire \u0|packets_to_master_0|p2f|Equal0~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~23 ;
wire \u0|packets_to_master_0|p2f|Add0~24_combout ;
wire \u0|packets_to_master_0|p2f|counter[12]~3_combout ;
wire \u0|packets_to_master_0|p2f|Add4~21 ;
wire \u0|packets_to_master_0|p2f|Add4~22_combout ;
wire \u0|packets_to_master_0|p2f|Add5~23 ;
wire \u0|packets_to_master_0|p2f|Add5~24_combout ;
wire \u0|packets_to_master_0|p2f|Add6~19 ;
wire \u0|packets_to_master_0|p2f|Add6~20_combout ;
wire \u0|packets_to_master_0|p2f|Selector25~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~23 ;
wire \u0|packets_to_master_0|p2f|Add3~24_combout ;
wire \u0|packets_to_master_0|p2f|Selector25~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~25 ;
wire \u0|packets_to_master_0|p2f|Add0~26_combout ;
wire \u0|packets_to_master_0|p2f|counter[13]~2_combout ;
wire \u0|packets_to_master_0|p2f|Add6~21 ;
wire \u0|packets_to_master_0|p2f|Add6~22_combout ;
wire \u0|packets_to_master_0|p2f|Add4~23 ;
wire \u0|packets_to_master_0|p2f|Add4~24_combout ;
wire \u0|packets_to_master_0|p2f|Selector24~0_combout ;
wire \u0|packets_to_master_0|p2f|Add3~25 ;
wire \u0|packets_to_master_0|p2f|Add3~26_combout ;
wire \u0|packets_to_master_0|p2f|Add5~25 ;
wire \u0|packets_to_master_0|p2f|Add5~26_combout ;
wire \u0|packets_to_master_0|p2f|Selector24~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~27 ;
wire \u0|packets_to_master_0|p2f|Add0~28_combout ;
wire \u0|packets_to_master_0|p2f|counter[14]~1_combout ;
wire \u0|packets_to_master_0|p2f|Add3~27 ;
wire \u0|packets_to_master_0|p2f|Add3~28_combout ;
wire \u0|packets_to_master_0|p2f|Add4~25 ;
wire \u0|packets_to_master_0|p2f|Add4~26_combout ;
wire \u0|packets_to_master_0|p2f|Add6~23 ;
wire \u0|packets_to_master_0|p2f|Add6~24_combout ;
wire \u0|packets_to_master_0|p2f|Selector23~0_combout ;
wire \u0|packets_to_master_0|p2f|Add5~27 ;
wire \u0|packets_to_master_0|p2f|Add5~28_combout ;
wire \u0|packets_to_master_0|p2f|Selector23~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~29 ;
wire \u0|packets_to_master_0|p2f|Add0~30_combout ;
wire \u0|packets_to_master_0|p2f|counter[15]~0_combout ;
wire \u0|packets_to_master_0|p2f|Add5~29 ;
wire \u0|packets_to_master_0|p2f|Add5~30_combout ;
wire \u0|packets_to_master_0|p2f|Add3~29 ;
wire \u0|packets_to_master_0|p2f|Add3~30_combout ;
wire \u0|packets_to_master_0|p2f|Add6~25 ;
wire \u0|packets_to_master_0|p2f|Add6~26_combout ;
wire \u0|packets_to_master_0|p2f|Add4~27 ;
wire \u0|packets_to_master_0|p2f|Add4~28_combout ;
wire \u0|packets_to_master_0|p2f|Selector22~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector22~1_combout ;
wire \u0|packets_to_master_0|p2f|Equal0~0_combout ;
wire \u0|packets_to_master_0|p2f|Equal0~2_combout ;
wire \u0|packets_to_master_0|p2f|Equal0~4_combout ;
wire \u0|packets_to_master_0|p2f|counter~34_combout ;
wire \u0|packets_to_master_0|p2f|Mux38~0_combout ;
wire \u0|packets_to_master_0|p2f|Add4~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux38~1_combout ;
wire \u0|packets_to_master_0|p2f|Mux38~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector36~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector36~2_combout ;
wire \u0|packets_to_master_0|p2f|address[3]~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector1~0_combout ;
wire \u0|packets_to_master_0|p2f|state~66_combout ;
wire \u0|packets_to_master_0|p2f|state~67_combout ;
wire \u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ;
wire \u0|packets_to_master_0|p2f|state~44_combout ;
wire \u0|packets_to_master_0|p2f|state~46_combout ;
wire \u0|packets_to_master_0|p2f|state~55_combout ;
wire \u0|packets_to_master_0|p2f|state~56_combout ;
wire \u0|packets_to_master_0|p2f|state~57_combout ;
wire \u0|packets_to_master_0|p2f|state~58_combout ;
wire \u0|packets_to_master_0|p2f|state~59_combout ;
wire \u0|packets_to_master_0|p2f|state~60_combout ;
wire \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ;
wire \u0|packets_to_master_0|p2f|Selector73~0_combout ;
wire \u0|packets_to_master_0|p2f|fifo_writedata[11]~3_combout ;
wire \u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ;
wire \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder_combout ;
wire \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ;
wire \u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector4~0_combout ;
wire \u0|packets_to_master_0|p2f|unshifted_byteenable~2_combout ;
wire \u0|packets_to_master_0|p2f|unshifted_byteenable~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector3~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector3~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector5~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector3~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector5~1_combout ;
wire \u0|packets_to_master_0|p2f|Equal8~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector5~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector4~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector4~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector4~3_combout ;
wire \u0|packets_to_master_0|p2f|writedata[31]~1_combout ;
wire \u0|packets_to_master_0|p2f|byteenable~0_combout ;
wire \u0|packets_to_master_0|p2f|byteenable~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector2~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector2~1_combout ;
wire \u0|packets_to_master_0|p2f|WideOr1~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector75~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4_combout ;
wire \u0|packets_to_master_0|p2f|WideOr0~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector74~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3_combout ;
wire \u0|packets_to_master_0|f2p|Selector1~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector38~0_combout ;
wire \u0|packets_to_master_0|p2f|first_trans~q ;
wire \u0|packets_to_master_0|p2f|fifo_sop~feeder_combout ;
wire \u0|packets_to_master_0|p2f|fifo_sop~q ;
wire \u0|packets_to_master_0|p2f|Selector72~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1_combout ;
wire \u0|packets_to_master_0|f2p|Selector11~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector11~1_combout ;
wire \u0|packets_to_master_0|f2p|out_data[0]~3_combout ;
wire \u0|packets_to_master_0|f2p|Selector21~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector20~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector20~1_combout ;
wire \u0|packets_to_master_0|f2p|Selector4~0_combout ;
wire \u0|packets_to_master_0|f2p|byte_end[0]~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector5~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector1~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector11~2_combout ;
wire \u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ;
wire \u0|packets_to_master_0|f2p|Selector3~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector3~1_combout ;
wire \u0|packets_to_master_0|f2p|Selector3~2_combout ;
wire \u0|packets_to_master_0|f2p|last_trans~q ;
wire \u0|packets_to_master_0|f2p|Selector1~1_combout ;
wire \u0|packets_to_master_0|f2p|Selector1~3_combout ;
wire \u0|packets_to_master_0|f2p|Selector1~4_combout ;
wire \u0|packets_to_master_0|f2p|out_endofpacket~q ;
wire \u0|packets_to_master_0|f2p|Selector0~0_combout ;
wire \u0|packets_to_master_0|f2p|out_startofpacket~q ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u0|packets_to_master_0|p2f|state~71_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer~16_combout ;
wire \u0|packets_to_master_0|p2f|Selector79~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder_combout ;
wire \u0|packets_to_master_0|f2p|out_data[0]~0_combout ;
wire \D10~input_o ;
wire \u0|pwm_decoder_0|Add12~0_combout ;
wire \u0|pwm_decoder_0|divider_clk~3_combout ;
wire \u0|pwm_decoder_0|Add12~1 ;
wire \u0|pwm_decoder_0|Add12~2_combout ;
wire \u0|pwm_decoder_0|divider_clk~2_combout ;
wire \u0|pwm_decoder_0|Add12~3 ;
wire \u0|pwm_decoder_0|Add12~4_combout ;
wire \u0|pwm_decoder_0|Add12~5 ;
wire \u0|pwm_decoder_0|Add12~6_combout ;
wire \u0|pwm_decoder_0|Add12~7 ;
wire \u0|pwm_decoder_0|Add12~8_combout ;
wire \u0|pwm_decoder_0|divider_clk~1_combout ;
wire \u0|pwm_decoder_0|Add12~9 ;
wire \u0|pwm_decoder_0|Add12~10_combout ;
wire \u0|pwm_decoder_0|divider_clk~0_combout ;
wire \u0|pwm_decoder_0|Add12~11 ;
wire \u0|pwm_decoder_0|Add12~12_combout ;
wire \u0|pwm_decoder_0|Add12~13 ;
wire \u0|pwm_decoder_0|Add12~14_combout ;
wire \u0|pwm_decoder_0|Add12~15 ;
wire \u0|pwm_decoder_0|Add12~16_combout ;
wire \u0|pwm_decoder_0|Add12~17 ;
wire \u0|pwm_decoder_0|Add12~18_combout ;
wire \u0|pwm_decoder_0|Add12~19 ;
wire \u0|pwm_decoder_0|Add12~20_combout ;
wire \u0|pwm_decoder_0|Add12~21 ;
wire \u0|pwm_decoder_0|Add12~22_combout ;
wire \u0|pwm_decoder_0|Equal0~1_combout ;
wire \u0|pwm_decoder_0|Equal0~2_combout ;
wire \u0|pwm_decoder_0|Equal0~3_combout ;
wire \u0|pwm_decoder_0|Add12~23 ;
wire \u0|pwm_decoder_0|Add12~24_combout ;
wire \u0|pwm_decoder_0|Add12~25 ;
wire \u0|pwm_decoder_0|Add12~26_combout ;
wire \u0|pwm_decoder_0|Add12~27 ;
wire \u0|pwm_decoder_0|Add12~28_combout ;
wire \u0|pwm_decoder_0|Add12~29 ;
wire \u0|pwm_decoder_0|Add12~30_combout ;
wire \u0|pwm_decoder_0|Equal0~0_combout ;
wire \u0|pwm_decoder_0|Equal0~4_combout ;
wire \u0|pwm_decoder_0|pwm_status_5~q ;
wire \u0|pwm_decoder_0|pwm_on_time_5[0]~16_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[13]~44_combout ;
wire \~GND~combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan16~3_combout ;
wire \u0|pwm_decoder_0|LessThan16~0_combout ;
wire \u0|pwm_decoder_0|LessThan16~1_combout ;
wire \u0|pwm_decoder_0|LessThan16~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~21_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_5[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_5[12]~42_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[0]~16_combout ;
wire \D10~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~4_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[6]~29_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[8]~33_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[11]~39_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[14]~45_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_5[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_5[15]~47_combout ;
wire \u0|pwm_decoder_0|LessThan18~0_combout ;
wire \u0|pwm_decoder_0|LessThan18~1_combout ;
wire \u0|pwm_decoder_0|LessThan18~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_5[14]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_5[7]~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5[7]~3_combout ;
wire \u0|pwm_dshot_0|Decoder0~3_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[0]~16_combout ;
wire \D11~input_o ;
wire \u0|pwm_decoder_0|pwm_status_6~q ;
wire \u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[13]~44_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan20~3_combout ;
wire \u0|pwm_decoder_0|LessThan20~0_combout ;
wire \u0|pwm_decoder_0|LessThan20~1_combout ;
wire \u0|pwm_decoder_0|LessThan20~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~21_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_6[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_6[12]~42_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~18_combout ;
wire \u0|pwm_decoder_0|pwm_count_6[7]~1_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[0]~16_combout ;
wire \D11~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~4_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[6]~29_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[8]~33_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[11]~39_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[14]~45_combout ;
wire \u0|pwm_decoder_0|LessThan22~0_combout ;
wire \u0|pwm_decoder_0|LessThan22~1_combout ;
wire \u0|pwm_decoder_0|LessThan22~2_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_6[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_6[15]~47_combout ;
wire \u0|pwm_decoder_0|pwm_count_6[3]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6[7]~3_combout ;
wire \u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ;
wire \u0|pwm_decoder_0|Mux19~2_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[0]~16_combout ;
wire \D6~input_o ;
wire \u0|pwm_decoder_0|pwm_status_1~q ;
wire \u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[13]~44_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan0~0_combout ;
wire \u0|pwm_decoder_0|LessThan0~2_combout ;
wire \u0|pwm_decoder_0|LessThan0~1_combout ;
wire \u0|pwm_decoder_0|LessThan0~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~1_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_1[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_1[12]~42_combout ;
wire \D8~input_o ;
wire \u0|pwm_decoder_0|pwm_status_3~q ;
wire \u0|pwm_decoder_0|pwm_on_time_3[0]~16_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ;
wire \u0|pwm_decoder_0|LessThan8~2_combout ;
wire \u0|pwm_decoder_0|LessThan8~1_combout ;
wire \u0|pwm_decoder_0|LessThan8~3_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[13]~44_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan8~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~1_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_3[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_3[12]~42_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[0]~16_combout ;
wire \D8~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~4_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[8]~33_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[11]~39_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[14]~45_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[15]~47_combout ;
wire \u0|pwm_decoder_0|pwm_count_3[1]~21_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_3[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_3[6]~29_combout ;
wire \u0|pwm_decoder_0|LessThan10~0_combout ;
wire \u0|pwm_decoder_0|LessThan10~1_combout ;
wire \u0|pwm_decoder_0|LessThan10~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_3[1]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_3[7]~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~19_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[0]~16_combout ;
wire \D6~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~5_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[6]~29_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[8]~33_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[11]~39_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[14]~45_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_1[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_1[15]~47_combout ;
wire \u0|pwm_decoder_0|LessThan2~0_combout ;
wire \u0|pwm_decoder_0|LessThan2~1_combout ;
wire \u0|pwm_decoder_0|LessThan2~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_1[6]~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_1[7]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_1[7]~4_combout ;
wire \u0|pwm_decoder_0|Mux19~0_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[0]~16_combout ;
wire \D7~input_o ;
wire \u0|pwm_decoder_0|pwm_status_2~q ;
wire \u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ;
wire \u0|pwm_decoder_0|LessThan4~0_combout ;
wire \u0|pwm_decoder_0|LessThan4~1_combout ;
wire \u0|pwm_decoder_0|LessThan4~2_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[13]~44_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan4~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~21_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_2[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_2[12]~42_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[0]~16_combout ;
wire \D7~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~4_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[6]~29_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[8]~33_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[11]~39_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[14]~45_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_2[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_2[15]~47_combout ;
wire \u0|pwm_decoder_0|LessThan6~0_combout ;
wire \u0|pwm_decoder_0|LessThan6~1_combout ;
wire \u0|pwm_decoder_0|LessThan6~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2[14]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2[7]~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_2[7]~3_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[0]~16_combout ;
wire \D9~input_o ;
wire \u0|pwm_decoder_0|pwm_status_4~q ;
wire \u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ;
wire \u0|pwm_decoder_0|LessThan12~0_combout ;
wire \u0|pwm_decoder_0|LessThan12~1_combout ;
wire \u0|pwm_decoder_0|LessThan12~2_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[12]~43 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[13]~44_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[13]~45 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[14]~46_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[14]~47 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[15]~48_combout ;
wire \u0|pwm_decoder_0|LessThan12~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~21_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[0]~17 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[1]~20_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[1]~21 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[2]~22_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[2]~23 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[3]~24_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[3]~25 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[4]~26_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[4]~27 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[5]~28_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[5]~29 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[6]~30_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[6]~31 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[7]~32_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[7]~33 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[8]~34_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[8]~35 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[9]~36_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[9]~37 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[10]~38_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[10]~39 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[11]~40_combout ;
wire \u0|pwm_decoder_0|pwm_on_time_4[11]~41 ;
wire \u0|pwm_decoder_0|pwm_on_time_4[12]~42_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~18_combout ;
wire \u0|pwm_decoder_0|pwm_count_4[7]~1_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[0]~16_combout ;
wire \D9~_wirecell_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~4_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[0]~17 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[1]~18_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[1]~19 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[2]~20_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[2]~21 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[3]~22_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[3]~23 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[4]~24_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[4]~25 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[5]~26_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[5]~27 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[6]~29_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[6]~30 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[7]~31_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[7]~32 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[8]~33_combout ;
wire \u0|pwm_decoder_0|LessThan14~0_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[8]~34 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[9]~35_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[9]~36 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[10]~37_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[10]~38 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[11]~39_combout ;
wire \u0|pwm_decoder_0|LessThan14~1_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[11]~40 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[12]~41_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[12]~42 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[13]~43_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[13]~44 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[14]~45_combout ;
wire \u0|pwm_decoder_0|LessThan14~2_combout ;
wire \u0|pwm_decoder_0|pwm_off_time_4[14]~46 ;
wire \u0|pwm_decoder_0|pwm_off_time_4[15]~47_combout ;
wire \u0|pwm_decoder_0|pwm_count_4[13]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_4[7]~3_combout ;
wire \u0|pwm_decoder_0|Mux19~1_combout ;
wire \u0|pwm_decoder_0|Mux19~3_combout ;
wire \u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ;
wire \u0|packets_to_master_0|p2f|writedata[8]~3_combout ;
wire \u0|timer_0|period_l_wr_strobe~1_combout ;
wire \u0|pwm_dshot_0|Decoder0~2_combout ;
wire \u0|timer_0|period_h_wr_strobe~combout ;
wire \u0|pwm_dshot_0|Decoder0~1_combout ;
wire \u0|timer_0|period_l_wr_strobe~combout ;
wire \u0|timer_0|read_mux_out~39_combout ;
wire \u0|timer_0|internal_counter[0]~32_combout ;
wire \u0|packets_to_master_0|p2f|writedata[0]~0_combout ;
wire \u0|timer_0|period_l_register[0]~0_combout ;
wire \u0|timer_0|period_l_wr_strobe~2_combout ;
wire \u0|timer_0|force_reload~0_combout ;
wire \u0|timer_0|force_reload~q ;
wire \u0|timer_0|internal_counter[12]~57 ;
wire \u0|timer_0|internal_counter[13]~58_combout ;
wire \u0|packets_to_master_0|p2f|writedata[13]~feeder_combout ;
wire \u0|timer_0|always0~1_combout ;
wire \u0|timer_0|internal_counter[13]~59 ;
wire \u0|timer_0|internal_counter[14]~60_combout ;
wire \u0|timer_0|internal_counter[14]~61 ;
wire \u0|timer_0|internal_counter[15]~62_combout ;
wire \u0|packets_to_master_0|p2f|writedata[15]~feeder_combout ;
wire \u0|timer_0|internal_counter[15]~63 ;
wire \u0|timer_0|internal_counter[16]~64_combout ;
wire \u0|timer_0|internal_counter[16]~65 ;
wire \u0|timer_0|internal_counter[17]~66_combout ;
wire \u0|timer_0|internal_counter[17]~67 ;
wire \u0|timer_0|internal_counter[18]~68_combout ;
wire \u0|packets_to_master_0|p2f|writedata[2]~feeder_combout ;
wire \u0|timer_0|period_h_register[2]~feeder_combout ;
wire \u0|timer_0|internal_counter[18]~69 ;
wire \u0|timer_0|internal_counter[19]~70_combout ;
wire \u0|packets_to_master_0|p2f|writedata[3]~feeder_combout ;
wire \u0|timer_0|period_h_register[3]~feeder_combout ;
wire \u0|timer_0|internal_counter[19]~71 ;
wire \u0|timer_0|internal_counter[20]~72_combout ;
wire \u0|packets_to_master_0|p2f|writedata[4]~feeder_combout ;
wire \u0|timer_0|period_h_register[4]~feeder_combout ;
wire \u0|timer_0|internal_counter[20]~73 ;
wire \u0|timer_0|internal_counter[21]~74_combout ;
wire \u0|timer_0|period_h_register[5]~feeder_combout ;
wire \u0|timer_0|internal_counter[21]~75 ;
wire \u0|timer_0|internal_counter[22]~76_combout ;
wire \u0|timer_0|period_h_register[6]~feeder_combout ;
wire \u0|timer_0|internal_counter[22]~77 ;
wire \u0|timer_0|internal_counter[23]~78_combout ;
wire \u0|packets_to_master_0|p2f|writedata[7]~feeder_combout ;
wire \u0|timer_0|period_h_register[7]~feeder_combout ;
wire \u0|timer_0|Equal0~6_combout ;
wire \u0|timer_0|Equal0~5_combout ;
wire \u0|timer_0|Equal0~7_combout ;
wire \u0|timer_0|internal_counter[23]~79 ;
wire \u0|timer_0|internal_counter[24]~80_combout ;
wire \u0|packets_to_master_0|p2f|writedata[8]~feeder_combout ;
wire \u0|timer_0|internal_counter[24]~81 ;
wire \u0|timer_0|internal_counter[25]~82_combout ;
wire \u0|timer_0|internal_counter[25]~83 ;
wire \u0|timer_0|internal_counter[26]~84_combout ;
wire \u0|packets_to_master_0|p2f|writedata[10]~feeder_combout ;
wire \u0|timer_0|internal_counter[26]~85 ;
wire \u0|timer_0|internal_counter[27]~86_combout ;
wire \u0|packets_to_master_0|p2f|writedata[11]~feeder_combout ;
wire \u0|timer_0|period_h_register[11]~feeder_combout ;
wire \u0|timer_0|internal_counter[27]~87 ;
wire \u0|timer_0|internal_counter[28]~88_combout ;
wire \u0|timer_0|internal_counter[28]~89 ;
wire \u0|timer_0|internal_counter[29]~90_combout ;
wire \u0|timer_0|period_h_register[13]~feeder_combout ;
wire \u0|timer_0|internal_counter[29]~91 ;
wire \u0|timer_0|internal_counter[30]~92_combout ;
wire \u0|timer_0|internal_counter[30]~93 ;
wire \u0|timer_0|internal_counter[31]~94_combout ;
wire \u0|timer_0|period_h_register[15]~feeder_combout ;
wire \u0|timer_0|Equal0~9_combout ;
wire \u0|timer_0|Equal0~8_combout ;
wire \u0|timer_0|Equal0~0_combout ;
wire \u0|timer_0|Equal0~1_combout ;
wire \u0|timer_0|Equal0~3_combout ;
wire \u0|timer_0|Equal0~2_combout ;
wire \u0|timer_0|Equal0~4_combout ;
wire \u0|timer_0|Equal0~10_combout ;
wire \u0|timer_0|always0~0_combout ;
wire \u0|timer_0|internal_counter[0]~33 ;
wire \u0|timer_0|internal_counter[1]~34_combout ;
wire \u0|timer_0|internal_counter[1]~35 ;
wire \u0|timer_0|internal_counter[2]~36_combout ;
wire \u0|timer_0|internal_counter[2]~37 ;
wire \u0|timer_0|internal_counter[3]~38_combout ;
wire \u0|timer_0|period_l_register[3]~1_combout ;
wire \u0|timer_0|internal_counter[3]~39 ;
wire \u0|timer_0|internal_counter[4]~40_combout ;
wire \u0|timer_0|internal_counter[4]~41 ;
wire \u0|timer_0|internal_counter[5]~42_combout ;
wire \u0|timer_0|internal_counter[5]~43 ;
wire \u0|timer_0|internal_counter[6]~44_combout ;
wire \u0|timer_0|internal_counter[6]~45 ;
wire \u0|timer_0|internal_counter[7]~46_combout ;
wire \u0|timer_0|internal_counter[7]~47 ;
wire \u0|timer_0|internal_counter[8]~48_combout ;
wire \u0|timer_0|internal_counter[8]~49 ;
wire \u0|timer_0|internal_counter[9]~50_combout ;
wire \u0|timer_0|internal_counter[9]~51 ;
wire \u0|timer_0|internal_counter[10]~52_combout ;
wire \u0|timer_0|internal_counter[10]~53 ;
wire \u0|timer_0|internal_counter[11]~54_combout ;
wire \u0|timer_0|internal_counter[11]~55 ;
wire \u0|timer_0|internal_counter[12]~56_combout ;
wire \u0|timer_0|snap_strobe~0_combout ;
wire \u0|timer_0|counter_snapshot[28]~feeder_combout ;
wire \u0|timer_0|read_mux_out[12]~40_combout ;
wire \u0|timer_0|read_mux_out[12]~41_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u0|packets_to_master_0|p2f|Mux19~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector95~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder_combout ;
wire \u0|packets_to_master_0|f2p|out_data[0]~1_combout ;
wire \u0|packets_to_master_0|p2f|Mux3~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector87~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31_combout ;
wire \u0|timer_0|read_mux_out~36_combout ;
wire \u0|timer_0|read_mux_out[4]~37_combout ;
wire \u0|timer_0|read_mux_out[4]~38_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~17_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~17_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~18_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~17_combout ;
wire \u0|pwm_decoder_0|Mux27~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~17_combout ;
wire \u0|pwm_decoder_0|Mux27~1_combout ;
wire \u0|pwm_decoder_0|Mux27~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~17_combout ;
wire \u0|pwm_decoder_0|Mux27~3_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3_combout ;
wire \u0|packets_to_master_0|p2f|Selector103~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10_combout ;
wire \u0|packets_to_master_0|f2p|Selector15~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector15~1_combout ;
wire \u0|packets_to_master_0|f2p|out_data[0]~2_combout ;
wire \u0|packets_to_master_0|f2p|out_data[0]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[15]~9_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer~14_combout ;
wire \u0|packets_to_master_0|p2f|Selector80~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|Mux5~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector88~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~20_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~20_combout ;
wire \u0|pwm_decoder_0|Mux20~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~20_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~21_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~20_combout ;
wire \u0|pwm_decoder_0|Mux20~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~20_combout ;
wire \u0|pwm_decoder_0|Mux20~1_combout ;
wire \u0|pwm_decoder_0|Mux20~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder_combout ;
wire \u0|timer_0|read_mux_out[11]~46_combout ;
wire \u0|timer_0|read_mux_out~45_combout ;
wire \u0|timer_0|read_mux_out[11]~47_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10_combout ;
wire \u0|packets_to_master_0|p2f|Mux16~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector96~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34_combout ;
wire \u0|timer_0|counter_snapshot[3]~1_combout ;
wire \u0|timer_0|read_mux_out[3]~43_combout ;
wire \u0|timer_0|read_mux_out~42_combout ;
wire \u0|timer_0|read_mux_out[3]~44_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~19_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~20_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~19_combout ;
wire \u0|pwm_decoder_0|Mux28~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~19_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~19_combout ;
wire \u0|pwm_decoder_0|Mux28~1_combout ;
wire \u0|pwm_decoder_0|Mux28~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~19_combout ;
wire \u0|pwm_decoder_0|Mux28~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~16_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4_combout ;
wire \u0|packets_to_master_0|p2f|Selector104~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11_combout ;
wire \u0|packets_to_master_0|f2p|Selector16~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector16~1_combout ;
wire \u0|packets_to_master_0|p2f|Mux1~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector85~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28_combout ;
wire \u0|timer_0|read_mux_out[14]~31_combout ;
wire \u0|timer_0|read_mux_out~30_combout ;
wire \u0|timer_0|read_mux_out[14]~32_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~15_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~15_combout ;
wire \u0|pwm_decoder_0|Mux17~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~15_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~16_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~15_combout ;
wire \u0|pwm_decoder_0|Mux17~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~15_combout ;
wire \u0|pwm_decoder_0|Mux17~1_combout ;
wire \u0|pwm_decoder_0|Mux17~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[14]~14_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~16_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~16_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~16_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~17_combout ;
wire \u0|pwm_decoder_0|Mux25~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~16_combout ;
wire \u0|pwm_decoder_0|Mux25~1_combout ;
wire \u0|pwm_decoder_0|Mux25~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~16_combout ;
wire \u0|pwm_decoder_0|Mux25~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u0|timer_0|counter_snapshot[22]~feeder_combout ;
wire \u0|timer_0|read_mux_out[6]~34_combout ;
wire \u0|timer_0|read_mux_out~33_combout ;
wire \u0|timer_0|read_mux_out[6]~35_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u0|packets_to_master_0|p2f|Mux17~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector101~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9_combout ;
wire \u0|packets_to_master_0|f2p|Selector13~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux9~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector93~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|Selector77~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder_combout ;
wire \u0|packets_to_master_0|f2p|Selector13~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5[14]~14_combout ;
wire \u0|pwm_decoder_0|pwm_count_6[3]~14_combout ;
wire \u0|pwm_decoder_0|Mux0~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_4[13]~14_combout ;
wire \u0|pwm_decoder_0|pwm_count_2[14]~14_combout ;
wire \u0|pwm_decoder_0|pwm_count_1[6]~15_combout ;
wire \u0|pwm_decoder_0|pwm_count_3[1]~14_combout ;
wire \u0|pwm_decoder_0|Mux0~3_combout ;
wire \u0|pwm_decoder_0|Mux0~4_combout ;
wire \u0|pwm_decoder_0|Mux0~5_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer~15_combout ;
wire \u0|packets_to_master_0|p2f|Selector76~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~12_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~13_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~12_combout ;
wire \u0|pwm_decoder_0|Mux24~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~12_combout ;
wire \u0|pwm_decoder_0|Mux24~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~12_combout ;
wire \u0|pwm_decoder_0|Mux24~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~12_combout ;
wire \u0|pwm_decoder_0|Mux24~3_combout ;
wire \u0|timer_0|counter_snapshot[23]~feeder_combout ;
wire \u0|timer_0|read_mux_out[7]~25_combout ;
wire \u0|timer_0|read_mux_out~24_combout ;
wire \u0|timer_0|read_mux_out[7]~26_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1_combout ;
wire \u0|timer_0|read_mux_out~27_combout ;
wire \u0|timer_0|counter_snapshot[31]~feeder_combout ;
wire \u0|timer_0|read_mux_out[15]~28_combout ;
wire \u0|timer_0|read_mux_out[15]~29_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~13_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~13_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~13_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~14_combout ;
wire \u0|pwm_decoder_0|Mux16~0_combout ;
wire \u0|pwm_decoder_0|Mux16~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~13_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~13_combout ;
wire \u0|pwm_decoder_0|Mux16~2_combout ;
wire \u0|pwm_decoder_0|Mux16~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[15]~13_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector100~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8_combout ;
wire \u0|packets_to_master_0|p2f|Selector92~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25_combout ;
wire \u0|packets_to_master_0|f2p|Selector12~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux0~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector84~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder_combout ;
wire \u0|packets_to_master_0|f2p|Selector12~1_combout ;
wire \u0|st_packets_to_bytes_0|in_ready~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u0|packets_to_master_0|p2f|Mux2~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector86~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~10_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~10_combout ;
wire \u0|pwm_decoder_0|Mux18~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~10_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~11_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~10_combout ;
wire \u0|pwm_decoder_0|Mux18~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~10_combout ;
wire \u0|pwm_decoder_0|Mux18~1_combout ;
wire \u0|pwm_decoder_0|Mux18~3_combout ;
wire \u0|timer_0|read_mux_out[13]~19_combout ;
wire \u0|timer_0|read_mux_out~18_combout ;
wire \u0|timer_0|read_mux_out[13]~20_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u0|packets_to_master_0|p2f|Mux10~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector94~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~11_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~11_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~11_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~12_combout ;
wire \u0|pwm_decoder_0|Mux26~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~11_combout ;
wire \u0|pwm_decoder_0|Mux26~1_combout ;
wire \u0|pwm_decoder_0|Mux26~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~11_combout ;
wire \u0|pwm_decoder_0|Mux26~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder_combout ;
wire \u0|timer_0|read_mux_out[5]~22_combout ;
wire \u0|timer_0|read_mux_out~21_combout ;
wire \u0|timer_0|read_mux_out[5]~23_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~11_combout ;
wire \u0|packets_to_master_0|p2f|Mux18~2_combout ;
wire \u0|packets_to_master_0|p2f|Mux18~3_combout ;
wire \u0|packets_to_master_0|p2f|Selector102~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7_combout ;
wire \u0|packets_to_master_0|f2p|Selector14~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector78~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23_combout ;
wire \u0|packets_to_master_0|f2p|Selector14~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector82~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|packets_to_master_0|p2f|Mux6~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector90~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~9_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~9_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~9_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~10_combout ;
wire \u0|pwm_decoder_0|Mux22~0_combout ;
wire \u0|pwm_decoder_0|Mux22~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~9_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~9_combout ;
wire \u0|pwm_decoder_0|Mux22~2_combout ;
wire \u0|pwm_decoder_0|Mux22~3_combout ;
wire \u0|timer_0|read_mux_out~15_combout ;
wire \u0|timer_0|read_mux_out[9]~16_combout ;
wire \u0|timer_0|read_mux_out[9]~17_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[9]~10_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12_combout ;
wire \u0|packets_to_master_0|p2f|Mux16~1_combout ;
wire \u0|packets_to_master_0|p2f|Selector98~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~8_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~8_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~8_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~9_combout ;
wire \u0|pwm_decoder_0|Mux30~0_combout ;
wire \u0|pwm_decoder_0|Mux30~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~8_combout ;
wire \u0|pwm_decoder_0|Mux30~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~8_combout ;
wire \u0|pwm_decoder_0|Mux30~3_combout ;
wire \u0|timer_0|counter_snapshot[17]~feeder_combout ;
wire \u0|timer_0|read_mux_out[1]~14_combout ;
wire \u0|pwm_dshot_0|Decoder0~0_combout ;
wire \u0|timer_0|read_mux_out[1]~13_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6_combout ;
wire \u0|packets_to_master_0|p2f|Selector106~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6_combout ;
wire \u0|packets_to_master_0|f2p|Selector18~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector18~1_combout ;
wire \u0|st_packets_to_bytes_0|sent_esc~0_combout ;
wire \u0|st_packets_to_bytes_0|sent_esc~q ;
wire \u0|packets_to_master_0|p2f|Selector89~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~6_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~6_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~7_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~6_combout ;
wire \u0|pwm_decoder_0|Mux29~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~6_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~6_combout ;
wire \u0|pwm_decoder_0|Mux29~1_combout ;
wire \u0|pwm_decoder_0|Mux29~2_combout ;
wire \u0|pwm_decoder_0|Mux29~3_combout ;
wire \u0|timer_0|read_mux_out~7_combout ;
wire \u0|timer_0|counter_snapshot[18]~feeder_combout ;
wire \u0|timer_0|read_mux_out[2]~8_combout ;
wire \u0|timer_0|read_mux_out[2]~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~7_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~8_combout ;
wire \u0|pwm_decoder_0|Mux21~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~7_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~7_combout ;
wire \u0|pwm_decoder_0|Mux21~1_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~7_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~7_combout ;
wire \u0|pwm_decoder_0|Mux21~2_combout ;
wire \u0|pwm_decoder_0|Mux21~3_combout ;
wire \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder_combout ;
wire \u0|timer_0|read_mux_out[10]~11_combout ;
wire \u0|timer_0|read_mux_out~10_combout ;
wire \u0|timer_0|read_mux_out[10]~12_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11_combout ;
wire \u0|packets_to_master_0|p2f|Selector105~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5_combout ;
wire \u0|packets_to_master_0|f2p|Selector17~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector97~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15_combout ;
wire \u0|packets_to_master_0|p2f|Selector81~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17_combout ;
wire \u0|packets_to_master_0|f2p|Selector17~1_combout ;
wire \u0|st_packets_to_bytes_0|in_ready~0_combout ;
wire \u0|st_packets_to_bytes_0|in_ready~5_combout ;
wire \BDBUS3~input_o ;
wire \tx_lite|q_fscts~0_combout ;
wire \tx_lite|q_fscts~q ;
wire \tx_lite|Mux2~0_combout ;
wire \tx_lite|state~8_combout ;
wire \tx_lite|state[0]~11_combout ;
wire \tx_lite|state[3]~5_combout ;
wire \tx_lite|state[3]~4_combout ;
wire \tx_lite|state[3]~3_combout ;
wire \tx_lite|state[3]~6_combout ;
wire \tx_lite|state[0]~12_combout ;
wire \tx_lite|state~9_combout ;
wire \tx_lite|Mux3~0_combout ;
wire \tx_lite|Mux3~1_combout ;
wire \tx_lite|Mux3~6_combout ;
wire \tx_lite|Mux3~3_combout ;
wire \tx_lite|Mux3~4_combout ;
wire \tx_lite|Mux3~2_combout ;
wire \tx_lite|Mux3~5_combout ;
wire \tx_lite|Mux3~7_combout ;
wire \tx_lite|state~2_combout ;
wire \tx_lite|Mux2~2_combout ;
wire \tx_lite|Mux2~1_combout ;
wire \tx_lite|Mux2~3_combout ;
wire \tx_lite|busy~0_combout ;
wire \tx_lite|Mux3~8_combout ;
wire \tx_lite|busy~1_combout ;
wire \tx_lite|busy~q ;
wire \u0|st_packets_to_bytes_0|in_ready~2_combout ;
wire \u0|st_packets_to_bytes_0|sent_sop~3_combout ;
wire \u0|st_packets_to_bytes_0|sent_sop~2_combout ;
wire \u0|st_packets_to_bytes_0|sent_sop~q ;
wire \u0|st_packets_to_bytes_0|out_data[0]~0_combout ;
wire \u0|st_packets_to_bytes_0|sent_channel_char~0_combout ;
wire \u0|st_packets_to_bytes_0|sent_channel_char~q ;
wire \u0|st_packets_to_bytes_0|sent_channel~0_combout ;
wire \u0|st_packets_to_bytes_0|sent_channel~1_combout ;
wire \u0|st_packets_to_bytes_0|sent_channel~q ;
wire \u0|st_packets_to_bytes_0|stored_channel[0]~0_combout ;
wire \u0|st_packets_to_bytes_0|always0~0_combout ;
wire \u0|st_packets_to_bytes_0|in_ready~4_combout ;
wire \u0|st_packets_to_bytes_0|sent_eop~2_combout ;
wire \u0|st_packets_to_bytes_0|sent_eop~q ;
wire \u0|st_packets_to_bytes_0|in_ready~3_combout ;
wire \u0|st_packets_to_bytes_0|in_ready~combout ;
wire \u0|packets_to_master_0|f2p|Selector6~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector6~1_combout ;
wire \u0|packets_to_master_0|f2p|fifo_read~q ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ;
wire \u0|packets_to_master_0|p2f|state~69_combout ;
wire \u0|packets_to_master_0|p2f|state~70_combout ;
wire \u0|packets_to_master_0|p2f|state.READ_ASSERT~q ;
wire \u0|packets_to_master_0|p2f|state~65_combout ;
wire \u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ;
wire \u0|packets_to_master_0|p2f|state~52_combout ;
wire \u0|packets_to_master_0|p2f|state~47_combout ;
wire \u0|packets_to_master_0|p2f|state~51_combout ;
wire \u0|packets_to_master_0|p2f|state~53_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_EXTRA~2_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_EXTRA~q ;
wire \u0|packets_to_master_0|p2f|state~78_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_SIZE1~q ;
wire \u0|packets_to_master_0|p2f|state~79_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_SIZE2~q ;
wire \u0|packets_to_master_0|p2f|state~80_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_ADDR1~q ;
wire \u0|packets_to_master_0|p2f|state~81_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_ADDR2~q ;
wire \u0|packets_to_master_0|p2f|state~64_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_ADDR3~q ;
wire \u0|packets_to_master_0|p2f|state~43_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_ADDR4~q ;
wire \u0|packets_to_master_0|p2f|state~61_combout ;
wire \u0|packets_to_master_0|p2f|write~0_combout ;
wire \u0|packets_to_master_0|p2f|state~62_combout ;
wire \u0|packets_to_master_0|p2f|state~63_combout ;
wire \u0|packets_to_master_0|p2f|state~82_combout ;
wire \u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ;
wire \u0|packets_to_master_0|p2f|state~42_combout ;
wire \u0|packets_to_master_0|p2f|Selector108~0_combout ;
wire \u0|packets_to_master_0|p2f|write~q ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ;
wire \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|packets_to_master_0|p2f|state~72_combout ;
wire \u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ;
wire \u0|packets_to_master_0|p2f|counter~33_combout ;
wire \u0|packets_to_master_0|p2f|Add3~0_combout ;
wire \u0|packets_to_master_0|p2f|Add5~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux39~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux39~1_combout ;
wire \u0|packets_to_master_0|p2f|Mux39~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector37~1_combout ;
wire \u0|packets_to_master_0|p2f|Add0~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector37~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector37~2_combout ;
wire \u0|packets_to_master_0|p2f|Equal11~0_combout ;
wire \u0|packets_to_master_0|p2f|state~73_combout ;
wire \u0|packets_to_master_0|p2f|state.0000~q ;
wire \u0|packets_to_master_0|p2f|in_ready_0~0_combout ;
wire \u0|packets_to_master_0|p2f|in_ready_0~1_combout ;
wire \u0|packets_to_master_0|p2f|in_ready_0~2_combout ;
wire \u0|packets_to_master_0|p2f|in_ready_0~q ;
wire \u0|packets_to_master_0|p2f|enable~0_combout ;
wire \u0|st_bytes_to_packets_0|out_startofpacket~0_combout ;
wire \u0|st_bytes_to_packets_0|out_startofpacket~1_combout ;
wire \u0|st_bytes_to_packets_0|out_startofpacket~q ;
wire \u0|packets_to_master_0|p2f|always1~0_combout ;
wire \u0|packets_to_master_0|p2f|state~75_combout ;
wire \u0|packets_to_master_0|p2f|state~76_combout ;
wire \u0|packets_to_master_0|p2f|Selector1~1_combout ;
wire \u0|packets_to_master_0|p2f|state~74_combout ;
wire \u0|packets_to_master_0|p2f|state~77_combout ;
wire \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ;
wire \u0|packets_to_master_0|p2f|Selector1~2_combout ;
wire \u0|packets_to_master_0|p2f|Selector1~3_combout ;
wire \u0|packets_to_master_0|p2f|Selector1~4_combout ;
wire \u0|packets_to_master_0|p2f|fifo_write~q ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ;
wire \u0|packets_to_master_0|f2p|Selector7~2_combout ;
wire \u0|packets_to_master_0|f2p|sent_all~q ;
wire \u0|packets_to_master_0|f2p|enable~combout ;
wire \u0|packets_to_master_0|f2p|Selector8~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector8~1_combout ;
wire \u0|packets_to_master_0|f2p|state.00~q ;
wire \u0|packets_to_master_0|f2p|Selector9~0_combout ;
wire \u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ;
wire \u0|packets_to_master_0|f2p|Selector2~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector2~1_combout ;
wire \u0|packets_to_master_0|f2p|out_valid~q ;
wire \u0|st_packets_to_bytes_0|out_valid~0_combout ;
wire \u0|st_packets_to_bytes_0|out_valid~q ;
wire \tx_lite|always1~0_combout ;
wire \tx_lite|state[3]~10_combout ;
wire \tx_lite|state[3]~7_combout ;
wire \tx_lite|Mux0~1_combout ;
wire \tx_lite|Mux0~2_combout ;
wire \tx_lite|Mux0~4_combout ;
wire \tx_lite|Mux0~3_combout ;
wire \tx_lite|lcl_data[0]~2_combout ;
wire \u0|st_packets_to_bytes_0|always0~1_combout ;
wire \u0|st_packets_to_bytes_0|out_data[0]~1_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer~13_combout ;
wire \u0|packets_to_master_0|p2f|Selector83~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14_combout ;
wire \u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder_combout ;
wire \u0|timer_0|counter_snapshot[24]~feeder_combout ;
wire \u0|timer_0|read_mux_out[8]~5_combout ;
wire \u0|timer_0|read_mux_out~4_combout ;
wire \u0|timer_0|read_mux_out[8]~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~5_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~5_combout ;
wire \u0|pwm_decoder_0|Mux23~2_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~5_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~5_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~6_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~5_combout ;
wire \u0|pwm_decoder_0|Mux23~0_combout ;
wire \u0|pwm_decoder_0|Mux23~1_combout ;
wire \u0|pwm_decoder_0|Mux23~3_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7_combout ;
wire \u0|pwm_decoder_0|Mux15~2_combout ;
wire \u0|pwm_decoder_0|Mux15~3_combout ;
wire \u0|pwm_decoder_0|Mux15~4_combout ;
wire \u0|pwm_decoder_0|Mux15~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|packets_to_master_0|p2f|Mux23~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector99~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12_combout ;
wire \u0|timer_0|read_mux_out[0]~1_combout ;
wire \u0|timer_0|counter_snapshot[0]~0_combout ;
wire \u0|timer_0|read_mux_out[0]~2_combout ;
wire \u0|timer_0|read_mux_out~0_combout ;
wire \u0|timer_0|control_register~0_combout ;
wire \u0|timer_0|control_register~q ;
wire \u0|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \u0|timer_0|timeout_occurred~0_combout ;
wire \u0|timer_0|timeout_occurred~1_combout ;
wire \u0|timer_0|timeout_occurred~q ;
wire \u0|timer_0|read_mux_out[0]~3_combout ;
wire \u0|pwm_decoder_0|pwm_count_6~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_5~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_2~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_4~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_1~0_combout ;
wire \u0|pwm_decoder_0|pwm_count_3~0_combout ;
wire \u0|pwm_decoder_0|Mux31~0_combout ;
wire \u0|pwm_decoder_0|Mux31~1_combout ;
wire \u0|pwm_decoder_0|Mux31~2_combout ;
wire \u0|pwm_decoder_0|Mux31~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ;
wire \u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector107~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0_combout ;
wire \u0|packets_to_master_0|p2f|Mux7~0_combout ;
wire \u0|packets_to_master_0|p2f|Selector91~0_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder_combout ;
wire \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13_combout ;
wire \u0|packets_to_master_0|f2p|Selector19~0_combout ;
wire \u0|packets_to_master_0|f2p|Selector19~1_combout ;
wire \u0|st_packets_to_bytes_0|out_data~2_combout ;
wire \tx_lite|lcl_data[0]~3_combout ;
wire \tx_lite|lcl_data[0]~4_combout ;
wire \u0|st_packets_to_bytes_0|out_data~7_combout ;
wire \u0|st_packets_to_bytes_0|out_data~10_combout ;
wire \u0|st_packets_to_bytes_0|out_data~11_combout ;
wire \tx_lite|lcl_data~5_combout ;
wire \tx_lite|Selector0~0_combout ;
wire \tx_lite|Selector0~1_combout ;
wire \tx_lite|Selector0~2_combout ;
wire \tx_lite|Selector0~3_combout ;
wire \tx_lite|Selector1~0_combout ;
wire \tx_lite|lcl_data[0]~6_combout ;
wire \u0|st_packets_to_bytes_0|out_data~8_combout ;
wire \u0|st_packets_to_bytes_0|out_data~9_combout ;
wire \tx_lite|Selector2~0_combout ;
wire \tx_lite|Selector3~0_combout ;
wire \u0|st_packets_to_bytes_0|out_data~6_combout ;
wire \tx_lite|Selector4~0_combout ;
wire \u0|st_packets_to_bytes_0|out_data~4_combout ;
wire \u0|st_packets_to_bytes_0|out_data~5_combout ;
wire \tx_lite|Selector5~0_combout ;
wire \u0|st_packets_to_bytes_0|out_data~3_combout ;
wire \tx_lite|Selector6~0_combout ;
wire \tx_lite|Selector7~0_combout ;
wire \tx_lite|Mux0~0_combout ;
wire \tx_lite|Mux0~5_combout ;
wire \tx_lite|fsdi~q ;
wire \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ;
wire \u0|ap102_led_0|tx|Add0~0_combout ;
wire \u0|ap102_led_0|tx|num_bits[0]~9_combout ;
wire \u0|ap102_led_0|tx|Add0~1 ;
wire \u0|ap102_led_0|tx|Add0~2_combout ;
wire \u0|ap102_led_0|tx|num_bits[1]~8_combout ;
wire \u0|ap102_led_0|tx|Add0~3 ;
wire \u0|ap102_led_0|tx|Add0~5 ;
wire \u0|ap102_led_0|tx|Add0~6_combout ;
wire \u0|ap102_led_0|comb~0_combout ;
wire \u0|ap102_led_0|state~18_combout ;
wire \u0|ap102_led_0|state.INIT~q ;
wire \u0|ap102_led_0|leds~33_combout ;
wire \u0|ap102_led_0|which_led~4_combout ;
wire \u0|ap102_led_0|which_led~5_combout ;
wire \u0|ap102_led_0|which_led~8_combout ;
wire \u0|ap102_led_0|which_led~9_combout ;
wire \u0|ap102_led_0|which_led~2_combout ;
wire \u0|ap102_led_0|which_led~10_combout ;
wire \u0|ap102_led_0|which_led~3_combout ;
wire \u0|ap102_led_0|Add0~0_combout ;
wire \u0|ap102_led_0|which_led~6_combout ;
wire \u0|ap102_led_0|which_led~7_combout ;
wire \u0|ap102_led_0|Equal0~0_combout ;
wire \u0|ap102_led_0|state~20_combout ;
wire \u0|ap102_led_0|state~15_combout ;
wire \u0|ap102_led_0|state.IDLE~q ;
wire \u0|ap102_led_0|state~16_combout ;
wire \u0|ap102_led_0|state~17_combout ;
wire \u0|ap102_led_0|state.START~q ;
wire \u0|ap102_led_0|state~19_combout ;
wire \u0|ap102_led_0|state.WAIT~q ;
wire \u0|ap102_led_0|Selector3~0_combout ;
wire \u0|ap102_led_0|Selector3~1_combout ;
wire \u0|ap102_led_0|tx|num_bits[3]~1_combout ;
wire \u0|ap102_led_0|tx|num_bits[1]~10_combout ;
wire \u0|ap102_led_0|tx|Add0~7 ;
wire \u0|ap102_led_0|tx|Add0~8_combout ;
wire \u0|ap102_led_0|tx|num_bits[4]~6_combout ;
wire \u0|ap102_led_0|tx|Add0~9 ;
wire \u0|ap102_led_0|tx|Add0~10_combout ;
wire \u0|ap102_led_0|tx|num_bits[5]~0_combout ;
wire \u0|ap102_led_0|tx|LessThan0~1_combout ;
wire \u0|ap102_led_0|tx|state.DONE~0_combout ;
wire \u0|ap102_led_0|tx|state.DONE~q ;
wire \u0|ap102_led_0|tx|Selector0~0_combout ;
wire \u0|ap102_led_0|tx|i_sclk_reset~q ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[15]~31 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[17]~35 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[19]~39 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[21]~43 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[22]~45 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|counter~0_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|counter~2_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[1]~3 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|counter~1_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[3]~7 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[5]~11 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[7]~15 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[9]~19 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[11]~23 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[13]~27 ;
wire \u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~0_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~1_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~2_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~3_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|Equal0~6_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|div_clk~0_combout ;
wire \u0|ap102_led_0|tx|sclk_divider|div_clk~q ;
wire \u0|ap102_led_0|tx|Selector3~0_combout ;
wire \u0|ap102_led_0|tx|Selector2~0_combout ;
wire \u0|ap102_led_0|tx|state.START~q ;
wire \u0|ap102_led_0|tx|Selector3~1_combout ;
wire \u0|ap102_led_0|tx|Selector1~0_combout ;
wire \u0|ap102_led_0|tx|state.IDLE~q ;
wire \u0|ap102_led_0|led_data[31]~0_combout ;
wire \u0|ap102_led_0|num_bits[5]~0_combout ;
wire \u0|ap102_led_0|start_tx~0_combout ;
wire \u0|ap102_led_0|start_tx~1_combout ;
wire \u0|ap102_led_0|start_tx~q ;
wire \u0|ap102_led_0|tx|Add0~4_combout ;
wire \u0|ap102_led_0|tx|num_bits[2]~7_combout ;
wire \u0|ap102_led_0|tx|Add0~11 ;
wire \u0|ap102_led_0|tx|Add0~12_combout ;
wire \u0|ap102_led_0|tx|num_bits[6]~5_combout ;
wire \u0|ap102_led_0|tx|Add0~13 ;
wire \u0|ap102_led_0|tx|Add0~14_combout ;
wire \u0|ap102_led_0|tx|num_bits[7]~4_combout ;
wire \u0|ap102_led_0|tx|LessThan0~0_combout ;
wire \u0|ap102_led_0|tx|num_bits~2_combout ;
wire \u0|ap102_led_0|tx|num_bits~3_combout ;
wire \u0|ap102_led_0|tx|serial_data~0_combout ;
wire \u0|ap102_led_0|tx|serial_clk~0_combout ;
wire \u0|ap102_led_0|tx|serial_clk~q ;
wire \u0|ap102_led_0|tx|o_serial_clock~0_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder_combout ;
wire \u0|ap102_led_0|leds~0feeder_combout ;
wire \u0|ap102_led_0|leds~0_q ;
wire \u0|ap102_led_0|comb~1_combout ;
wire \u0|ap102_led_0|leds~35_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder_combout ;
wire \u0|ap102_led_0|leds~34_combout ;
wire \u0|ap102_led_0|leds~36_combout ;
wire \u0|packets_to_master_0|p2f|writedata[16]~2_combout ;
wire \u0|packets_to_master_0|p2f|writedata[17]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a31 ;
wire \u0|ap102_led_0|led_data[31]~2_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder_combout ;
wire \u0|ap102_led_0|led_data[31]~1_combout ;
wire \u0|ap102_led_0|led_data[31]~3_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder_combout ;
wire \u0|ap102_led_0|led_data[30]~4_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a30 ;
wire \u0|ap102_led_0|led_data[30]~5_combout ;
wire \u0|ap102_led_0|led_data[30]~6_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a26 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder_combout ;
wire \u0|ap102_led_0|led_data[26]~16_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder_combout ;
wire \u0|ap102_led_0|led_data[26]~17_combout ;
wire \u0|ap102_led_0|led_data[26]~18_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a23 ;
wire \u0|ap102_led_0|led_data[23]~26_combout ;
wire \u0|ap102_led_0|led_data[23]~25_combout ;
wire \u0|ap102_led_0|led_data[23]~27_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a21 ;
wire \u0|ap102_led_0|led_data[21]~31_combout ;
wire \u0|ap102_led_0|led_data[21]~32_combout ;
wire \u0|ap102_led_0|led_data[21]~33_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a18 ;
wire \u0|ap102_led_0|led_data[18]~40_combout ;
wire \u0|ap102_led_0|led_data[18]~41_combout ;
wire \u0|ap102_led_0|led_data[18]~42_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a15 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder_combout ;
wire \u0|ap102_led_0|led_data[15]~50_combout ;
wire \u0|ap102_led_0|led_data[15]~49_combout ;
wire \u0|ap102_led_0|led_data[15]~51_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a14 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder_combout ;
wire \u0|ap102_led_0|led_data[14]~53_combout ;
wire \u0|ap102_led_0|led_data[14]~52_combout ;
wire \u0|ap102_led_0|led_data[14]~54_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a12 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder_combout ;
wire \u0|ap102_led_0|led_data[12]~58_combout ;
wire \u0|ap102_led_0|led_data[12]~59_combout ;
wire \u0|ap102_led_0|led_data[12]~60_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder_combout ;
wire \u0|ap102_led_0|led_data[8]~70_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a8 ;
wire \u0|ap102_led_0|led_data[8]~71_combout ;
wire \u0|ap102_led_0|led_data[8]~72_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a4 ;
wire \u0|ap102_led_0|led_data[4]~82_combout ;
wire \u0|ap102_led_0|led_data[4]~83_combout ;
wire \u0|ap102_led_0|led_data[4]~84_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a3 ;
wire \u0|ap102_led_0|led_data[3]~85_combout ;
wire \u0|ap102_led_0|led_data[3]~86_combout ;
wire \u0|ap102_led_0|led_data[3]~87_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a1 ;
wire \u0|ap102_led_0|led_data[1]~91_combout ;
wire \u0|ap102_led_0|led_data[1]~92_combout ;
wire \u0|ap102_led_0|led_data[1]~93_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \u0|ap102_led_0|led_data[0]~95_combout ;
wire \u0|ap102_led_0|led_data[0]~94_combout ;
wire \u0|ap102_led_0|led_data[0]~96_combout ;
wire \u0|ap102_led_0|tx|serial_data~33_combout ;
wire \u0|ap102_led_0|tx|serial_data~34_combout ;
wire \u0|ap102_led_0|tx|serial_data~32_combout ;
wire \u0|ap102_led_0|tx|serial_data[11]~2_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a2 ;
wire \u0|ap102_led_0|led_data[2]~89_combout ;
wire \u0|ap102_led_0|led_data[2]~88_combout ;
wire \u0|ap102_led_0|led_data[2]~90_combout ;
wire \u0|ap102_led_0|tx|serial_data~31_combout ;
wire \u0|ap102_led_0|tx|serial_data~30_combout ;
wire \u0|ap102_led_0|tx|serial_data~29_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder_combout ;
wire \u0|ap102_led_0|led_data[5]~79_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a5 ;
wire \u0|ap102_led_0|led_data[5]~80_combout ;
wire \u0|ap102_led_0|led_data[5]~81_combout ;
wire \u0|ap102_led_0|tx|serial_data~28_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder_combout ;
wire \u0|ap102_led_0|led_data[6]~76_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a6 ;
wire \u0|ap102_led_0|led_data[6]~77_combout ;
wire \u0|ap102_led_0|led_data[6]~78_combout ;
wire \u0|ap102_led_0|tx|serial_data~27_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a7 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder_combout ;
wire \u0|ap102_led_0|led_data[7]~73_combout ;
wire \u0|ap102_led_0|led_data[7]~74_combout ;
wire \u0|ap102_led_0|led_data[7]~75_combout ;
wire \u0|ap102_led_0|tx|serial_data~26_combout ;
wire \u0|ap102_led_0|tx|serial_data~25_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a9 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder_combout ;
wire \u0|ap102_led_0|led_data[9]~68_combout ;
wire \u0|ap102_led_0|led_data[9]~67_combout ;
wire \u0|ap102_led_0|led_data[9]~69_combout ;
wire \u0|ap102_led_0|tx|serial_data~24_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a10 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder_combout ;
wire \u0|ap102_led_0|led_data[10]~64_combout ;
wire \u0|ap102_led_0|led_data[10]~65_combout ;
wire \u0|ap102_led_0|led_data[10]~66_combout ;
wire \u0|ap102_led_0|tx|serial_data~23_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a11 ;
wire \u0|ap102_led_0|led_data[11]~61_combout ;
wire \u0|ap102_led_0|led_data[11]~62_combout ;
wire \u0|ap102_led_0|led_data[11]~63_combout ;
wire \u0|ap102_led_0|tx|serial_data~22_combout ;
wire \u0|ap102_led_0|tx|serial_data~21_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a13 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder_combout ;
wire \u0|ap102_led_0|led_data[13]~56_combout ;
wire \u0|ap102_led_0|led_data[13]~55_combout ;
wire \u0|ap102_led_0|led_data[13]~57_combout ;
wire \u0|ap102_led_0|tx|serial_data~20_combout ;
wire \u0|ap102_led_0|tx|serial_data~19_combout ;
wire \u0|ap102_led_0|tx|serial_data~18_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder_combout ;
wire \u0|ap102_led_0|led_data[16]~46_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a16 ;
wire \u0|ap102_led_0|led_data[16]~47_combout ;
wire \u0|ap102_led_0|led_data[16]~48_combout ;
wire \u0|ap102_led_0|tx|serial_data~17_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a17 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder_combout ;
wire \u0|ap102_led_0|led_data[17]~43_combout ;
wire \u0|ap102_led_0|led_data[17]~44_combout ;
wire \u0|ap102_led_0|led_data[17]~45_combout ;
wire \u0|ap102_led_0|tx|serial_data~16_combout ;
wire \u0|ap102_led_0|tx|serial_data~15_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a19 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder_combout ;
wire \u0|ap102_led_0|led_data[19]~37_combout ;
wire \u0|ap102_led_0|led_data[19]~38_combout ;
wire \u0|ap102_led_0|led_data[19]~39_combout ;
wire \u0|ap102_led_0|tx|serial_data~14_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder_combout ;
wire \u0|ap102_led_0|led_data[20]~34_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a20 ;
wire \u0|ap102_led_0|led_data[20]~35_combout ;
wire \u0|ap102_led_0|led_data[20]~36_combout ;
wire \u0|ap102_led_0|tx|serial_data~13_combout ;
wire \u0|ap102_led_0|tx|serial_data~12_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a22 ;
wire \u0|ap102_led_0|led_data[22]~28_combout ;
wire \u0|ap102_led_0|led_data[22]~29_combout ;
wire \u0|ap102_led_0|led_data[22]~30_combout ;
wire \u0|ap102_led_0|tx|serial_data~11_combout ;
wire \u0|ap102_led_0|tx|serial_data~10_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a24 ;
wire \u0|ap102_led_0|led_data[24]~22_combout ;
wire \u0|ap102_led_0|led_data[24]~23_combout ;
wire \u0|ap102_led_0|led_data[24]~24_combout ;
wire \u0|ap102_led_0|tx|serial_data~9_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder_combout ;
wire \u0|ap102_led_0|led_data[25]~19_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a25 ;
wire \u0|ap102_led_0|led_data[25]~20_combout ;
wire \u0|ap102_led_0|led_data[25]~21_combout ;
wire \u0|ap102_led_0|tx|serial_data~8_combout ;
wire \u0|ap102_led_0|tx|serial_data~7_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a27 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder_combout ;
wire \u0|ap102_led_0|led_data[27]~13_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder_combout ;
wire \u0|ap102_led_0|led_data[27]~14_combout ;
wire \u0|ap102_led_0|led_data[27]~15_combout ;
wire \u0|ap102_led_0|tx|serial_data~6_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a28 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder_combout ;
wire \u0|ap102_led_0|led_data[28]~11_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder_combout ;
wire \u0|ap102_led_0|led_data[28]~10_combout ;
wire \u0|ap102_led_0|led_data[28]~12_combout ;
wire \u0|ap102_led_0|tx|serial_data~5_combout ;
wire \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a29 ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder_combout ;
wire \u0|ap102_led_0|led_data[29]~8_combout ;
wire \u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder_combout ;
wire \u0|ap102_led_0|led_data[29]~7_combout ;
wire \u0|ap102_led_0|led_data[29]~9_combout ;
wire \u0|ap102_led_0|tx|serial_data~4_combout ;
wire \u0|ap102_led_0|tx|serial_data~3_combout ;
wire \u0|ap102_led_0|tx|serial_data~1_combout ;
wire \u0|ap102_led_0|tx|o_serial_data~0_combout ;
wire \u0|pwm_decoder_0|clk~0_combout ;
wire \u0|pwm_decoder_0|clk~q ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ;
wire \u0|pwm_dshot_0|motor_4_write~0_combout ;
wire \u0|pwm_dshot_0|motor_1_write~0_combout ;
wire \u0|pwm_dshot_0|motor_1_write~q ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~35_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[0]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[1]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[1]~35 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[2]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[3]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[3]~39 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[4]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[5]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[5]~43 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[6]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[7]~47_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[7]~48 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[8]~49_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[9]~51_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[9]~52 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[10]~53_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[11]~55_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[11]~56 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[12]~57_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[13]~59_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[13]~60 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[14]~61_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[15]~63_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[15]~64 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[16]~65_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[17]~67_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[17]~68 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[18]~69_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[19]~71_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[19]~72 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[20]~73_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[21]~75_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[21]~76 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[22]~77_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[23]~79_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~5_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[23]~80 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[24]~81_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[25]~83_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[25]~84 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[26]~85_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[27]~87_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~6_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[27]~88 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[28]~89_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[29]~91_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[29]~92 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[30]~93_combout ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[30]~94 ;
wire \u0|pwm_dshot_0|motor_out_1|guard_time[31]~95_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~7_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~3_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~0_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~1_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~2_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~4_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~16_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~17_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~18_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~1 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~34_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~3 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~33_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~5 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~6_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~32_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~7 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~8_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~9 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~10_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~11 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~12_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~13 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~14_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~15 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~16_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~17 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~18_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~19 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~20_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~21 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~22_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan0~1_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~23 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~24_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~25 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~26_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~27 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~28_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7_combout ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~29 ;
wire \u0|pwm_dshot_0|motor_out_1|Add0~30_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~47 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48_combout ;
wire \u0|packets_to_master_0|p2f|writedata[31]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[15]~feeder_combout ;
wire \u0|pwm_dshot_0|always0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[14]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|writedata[28]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[12]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder_combout ;
wire \u0|packets_to_master_0|p2f|writedata[27]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[11]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[9]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[2]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[1]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_high[0]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~15_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~13_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~14_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~45 ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46_combout ;
wire \u0|pwm_dshot_0|motor_low[15]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[8]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[4]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[3]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_low[2]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout ;
wire \u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state~12_combout ;
wire \u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ;
wire \u0|pwm_dshot_0|motor_out_1|pwm~0_combout ;
wire \u0|pwm_dshot_0|motor_out_1|pwm~q ;
wire \u0|pwm_dshot_0|motor_2_write~0_combout ;
wire \u0|pwm_dshot_0|motor_2_write~q ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[0]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~5 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~6_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~32_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~7 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~8_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~9 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~10_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~11 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~13 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~14_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~35_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~1 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~34_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~3 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~33_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~15 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~16_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~17 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~18_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~19 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~20_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~21 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~22_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan0~1_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~23 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~24_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~25 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~26_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~27 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~28_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~29 ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~30_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[1]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[1]~35 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[2]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[3]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[3]~39 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[4]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[5]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[5]~43 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[6]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[7]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[7]~47 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[8]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[9]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[9]~51 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[10]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[11]~54_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[11]~55 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[12]~56_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[13]~58_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[13]~59 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[14]~60_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[15]~62_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~4_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~5_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~6_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[15]~63 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[16]~64_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[17]~66_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[17]~67 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[18]~68_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[19]~70_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~7_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[19]~71 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[20]~72_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[21]~75_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[21]~76 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[22]~77_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[23]~79_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[23]~80 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[24]~81_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[25]~83_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[25]~84 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[26]~85_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[27]~87_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[27]~88 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[28]~89_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[29]~91_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[29]~92 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[30]~93_combout ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[30]~94 ;
wire \u0|pwm_dshot_0|motor_out_2|guard_time[31]~95_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~2_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~0_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~1_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~3_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~45 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~47 ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout ;
wire \u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state~15_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state~13_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state~14_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ;
wire \u0|pwm_dshot_0|motor_out_2|state~12_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ;
wire \u0|pwm_dshot_0|motor_out_2|state~16_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state~17_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state~18_combout ;
wire \u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ;
wire \u0|pwm_dshot_0|motor_out_2|Add0~12_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5_combout ;
wire \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm~0_combout ;
wire \u0|pwm_dshot_0|motor_out_2|pwm~q ;
wire \u0|pwm_dshot_0|motor_3_write~0_combout ;
wire \u0|pwm_dshot_0|motor_3_write~q ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~35_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~17_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[0]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[1]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[1]~35 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[2]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[3]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[3]~39 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[4]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[5]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[5]~43 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[6]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[7]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[7]~47 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[8]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[9]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[9]~51 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[10]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[11]~54_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[11]~55 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[12]~56_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[13]~58_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[13]~59 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[14]~60_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[15]~62_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[15]~63 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[16]~64_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[17]~66_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[17]~67 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[18]~68_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[19]~70_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~7_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[19]~71 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[20]~72_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[21]~75_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[21]~76 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[22]~77_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[23]~79_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~0_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[23]~80 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[24]~81_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[25]~83_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[25]~84 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[26]~85_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[27]~87_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~1_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[27]~88 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[28]~89_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[29]~91_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[29]~92 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[30]~93_combout ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[30]~94 ;
wire \u0|pwm_dshot_0|motor_out_3|guard_time[31]~95_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~2_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~3_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~5_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~4_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~6_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~16_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~18_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~1 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~34_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~3 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~33_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~5 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~6_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~32_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~7 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~8_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~15 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~16_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~17 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~18_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~19 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~20_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~21 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~22_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~23 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~24_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~25 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~26_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~27 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~28_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~29 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~30_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan0~1_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~9 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~10_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~11 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~12_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5_combout ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~13 ;
wire \u0|pwm_dshot_0|motor_out_3|Add0~14_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~47 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~15_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~13_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~14_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~45 ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout ;
wire \u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state~12_combout ;
wire \u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ;
wire \u0|pwm_dshot_0|motor_out_3|pwm~0_combout ;
wire \u0|pwm_dshot_0|motor_out_3|pwm~q ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~0_combout ;
wire \u0|pwm_dshot_0|motor_4_write~1_combout ;
wire \u0|pwm_dshot_0|motor_4_write~q ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~35_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~47 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~15_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[0]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[1]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[1]~35 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[2]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[3]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[3]~39 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[4]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[5]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[5]~43 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[6]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[7]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[7]~47 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[8]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[9]~50_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[9]~51 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[10]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[11]~54_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[11]~55 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[12]~56_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[13]~58_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[13]~59 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[14]~60_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[15]~62_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[15]~63 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[16]~64_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[17]~66_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[17]~67 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[18]~68_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[19]~70_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[19]~71 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[20]~72_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[21]~74_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[21]~75 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[22]~76_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[23]~78_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[23]~79 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[24]~80_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[25]~82_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[25]~83 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[26]~84_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[27]~86_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[27]~87 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[28]~88_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[29]~91_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[29]~92 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[30]~93_combout ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[30]~94 ;
wire \u0|pwm_dshot_0|motor_out_4|guard_time[31]~95_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~0_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~6_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~5_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~7_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~3_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~2_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~4_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~1_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~13_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~14_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~45 ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~12_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ;
wire \u0|pwm_dshot_0|motor_out_4|state~16_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~17_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state~18_combout ;
wire \u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~1 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~34_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~3 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~4_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~33_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~5 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~6_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~32_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~7 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~9 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~10_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~11 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~12_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~13 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~14_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~8_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~15 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~16_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~17 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~18_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~19 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~20_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~21 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~22_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~23 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~24_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~25 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~26_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~27 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~28_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7_combout ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~29 ;
wire \u0|pwm_dshot_0|motor_out_4|Add0~30_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan0~0_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan0~1_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan0~2_combout ;
wire \u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ;
wire \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm~0_combout ;
wire \u0|pwm_dshot_0|motor_out_4|pwm~q ;
wire \u0|gpio_led_0|always0~0_combout ;
wire \u0|gpio_led_0|always0~1_combout ;
wire \u0|gpio_led_0|led_output[0]~0_combout ;
wire \u0|gpio_led_0|always0~2_combout ;
wire \u0|gpio_led_0|led_output~8_combout ;
wire \u0|gpio_led_0|led_output[1]~1_combout ;
wire \u0|gpio_led_0|led_output[2]~2_combout ;
wire \u0|gpio_led_0|led_output[3]~3_combout ;
wire \u0|gpio_led_0|led_output[4]~4_combout ;
wire \u0|gpio_led_0|led_output[5]~5_combout ;
wire \u0|gpio_led_0|led_output[6]~6_combout ;
wire \u0|gpio_led_0|led_output[7]~7_combout ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_5 ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_4 ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_1 ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_3 ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_6 ;
wire [31:0] \u0|timer_0|counter_snapshot ;
wire [15:0] \u0|timer_0|period_h_register ;
wire [15:0] \u0|timer_0|readdata ;
wire [105:0] \u0|mm_interconnect_0|rsp_mux|src_data ;
wire [15:0] \u0|pwm_dshot_0|motor_out_4|tick_microsec ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_2 ;
wire [31:0] \u0|ap102_led_0|led_data ;
wire [15:0] \u0|pwm_dshot_0|motor_out_3|tick_microsec ;
wire [15:0] \u0|pwm_dshot_0|motor_out_3|pwm_set_high ;
wire [31:0] \u0|ap102_led_0|tx|serial_data ;
wire [7:0] \tx_lite|lcl_data ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_5 ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_4 ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_4 ;
wire [15:0] \u0|pwm_dshot_0|motor_out_4|pwm_set_high ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_6 ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_1 ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_3 ;
wire [31:0] \u0|pwm_decoder_0|avs_s0_readdata ;
wire [0:0] \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit ;
wire [15:0] \u0|pwm_dshot_0|motor_out_4|pwm_low ;
wire [0:0] \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg ;
wire [15:0] \u0|pwm_dshot_0|motor_out_4|pwm_high ;
wire [3:0] \tx_lite|state ;
wire [31:0] \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre ;
wire [7:0] \u0|st_bytes_to_packets_0|out_channel ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_6 ;
wire [31:0] \u0|pwm_dshot_0|motor_out_4|guard_time ;
wire [0:0] \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg ;
wire [15:0] \u0|pwm_dshot_0|motor_out_2|pwm_low ;
wire [0:72] \u0|ap102_led_0|leds_rtl_0_bypass ;
wire [15:0] \u0|timer_0|period_l_register ;
wire [7:0] \rx_lite|rx_data ;
wire [15:0] \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [31:0] \u0|pwm_dshot_0|motor_out_1|guard_time ;
wire [31:0] reset_count;
wire [15:0] \u0|pwm_dshot_0|motor_out_1|pwm_high ;
wire [31:0] \u0|pwm_dshot_0|motor_out_3|guard_time ;
wire [15:0] \u0|pwm_dshot_0|motor_out_1|pwm_low ;
wire [7:0] \u0|ap102_led_0|tx|num_bits ;
wire [15:0] \u0|pwm_dshot_0|motor_out_2|tick_microsec ;
wire [15:0] \u0|pwm_dshot_0|motor_out_1|tick_microsec ;
wire [15:0] \u0|pwm_dshot_0|motor_out_2|pwm_high ;
wire [31:0] \u0|packets_to_master_0|p2f|writedata ;
wire [15:0] \u0|pwm_dshot_0|motor_out_3|pwm_high ;
wire [15:0] \u0|packets_to_master_0|p2f|counter ;
wire [2:0] \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id ;
wire [4:0] \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_2 ;
wire [0:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg ;
wire [31:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_1 ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used ;
wire [35:0] \u0|packets_to_master_0|p2f|fifo_writedata ;
wire [15:0] \u0|pwm_dshot_0|motor_out_1|pwm_set_high ;
wire [31:0] \u0|pwm_dshot_0|motor_out_2|guard_time ;
wire [15:0] \u0|pwm_dshot_0|motor_out_3|pwm_low ;
wire [15:0] \u0|pwm_decoder_0|pwm_off_time_5 ;
wire [31:0] \u0|timer_0|internal_counter ;
wire [15:0] \u0|pwm_decoder_0|divider_clk ;
wire [35:0] \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs ;
wire [31:0] \u0|packets_to_master_0|p2f|address ;
wire [1:0] \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used ;
wire [7:0] \u0|st_packets_to_bytes_0|out_data ;
wire [23:0] \u0|ap102_led_0|tx|sclk_divider|counter ;
wire [7:0] \u0|ap102_led_0|num_bits ;
wire [1:0] \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|packets_to_master_0|p2f|byte_avail ;
wire [3:0] \u0|ap102_led_0|which_led ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \u0|pwm_dshot_0|motor_out_1|pwm_set_low ;
wire [0:0] \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count ;
wire [1:0] \u0|packets_to_master_0|p2f|current_byte ;
wire [15:0] \u0|pwm_dshot_0|motor_high ;
wire [31:0] \u0|packets_to_master_0|p2f|read_data_buffer ;
wire [1:0] \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used ;
wire [15:0] \u0|pwm_dshot_0|motor_out_2|pwm_set_low ;
wire [3:0] \u0|packets_to_master_0|p2f|byteenable ;
wire [31:0] \u0|pwm_decoder_0|pwm_count_2 ;
wire [15:0] \u0|pwm_dshot_0|motor_out_3|pwm_set_low ;
wire [15:0] \u0|pwm_dshot_0|motor_out_4|pwm_set_low ;
wire [1:0] \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used ;
wire [15:0] \u0|pwm_decoder_0|pwm_on_time_3 ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter ;
wire [0:0] \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg ;
wire [7:0] \u0|packets_to_master_0|f2p|out_data ;
wire [8:0] \u0|st_packets_to_bytes_0|stored_channel ;
wire [0:0] \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg ;
wire [31:0] \u0|packets_to_master_0|p2f|fifo_data_buffer ;
wire [15:0] \u0|pwm_dshot_0|motor_low ;
wire [15:0] \u0|timer_0|read_mux_out ;
wire [7:0] \u0|gpio_led_0|led_output ;
wire [3:0] \rx_lite|state ;
wire [0:0] \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [7:0] \u0|packets_to_master_0|p2f|command ;
wire [5:0] \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel ;
wire [23:0] \u0|packets_to_master_0|f2p|fifo_data_buffer ;
wire [1:0] \u0|packets_to_master_0|f2p|current_byte ;
wire [3:0] \u0|packets_to_master_0|p2f|unshifted_byteenable ;
wire [35:0] \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs ;
wire [1:0] \u0|packets_to_master_0|f2p|byte_end ;
wire [35:0] \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs ;
wire [15:0] \u0|pwm_dshot_0|motor_out_2|pwm_set_high ;
wire [31:0] \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre ;

wire [4:0] \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0~portbdataout  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a1  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a2  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a3  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a4  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a5  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a6  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a7  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a8  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a9  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a10  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a11  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a12  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a13  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a14  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a15  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a16  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a17  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a18  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a19  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a20  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a21  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a22  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a23  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a24  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a25  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a26  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a27  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a28  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a29  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a30  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a31  = \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X16_Y0_N16
cyclone10lp_io_obuf \BDBUS0~output (
	.i(!\tx_lite|fsdi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS0),
	.obar());
// synopsys translate_off
defparam \BDBUS0~output .bus_hold = "false";
defparam \BDBUS0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cyclone10lp_io_obuf \BDBUS1~output (
	.i(\clock_for_fastserial|fsclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS1),
	.obar());
// synopsys translate_off
defparam \BDBUS1~output .bus_hold = "false";
defparam \BDBUS1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cyclone10lp_io_obuf \BDBUS4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BDBUS4),
	.obar());
// synopsys translate_off
defparam \BDBUS4~output .bus_hold = "false";
defparam \BDBUS4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cyclone10lp_io_obuf \AIN0~output (
	.i(\u0|ap102_led_0|tx|o_serial_clock~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN0),
	.obar());
// synopsys translate_off
defparam \AIN0~output .bus_hold = "false";
defparam \AIN0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cyclone10lp_io_obuf \AIN1~output (
	.i(\u0|ap102_led_0|tx|o_serial_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN1),
	.obar());
// synopsys translate_off
defparam \AIN1~output .bus_hold = "false";
defparam \AIN1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cyclone10lp_io_obuf \AIN2~output (
	.i(\u0|pwm_decoder_0|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN2),
	.obar());
// synopsys translate_off
defparam \AIN2~output .bus_hold = "false";
defparam \AIN2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cyclone10lp_io_obuf \AIN3~output (
	.i(\u0|pwm_dshot_0|motor_out_1|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN3),
	.obar());
// synopsys translate_off
defparam \AIN3~output .bus_hold = "false";
defparam \AIN3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cyclone10lp_io_obuf \AIN4~output (
	.i(\u0|pwm_dshot_0|motor_out_2|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN4),
	.obar());
// synopsys translate_off
defparam \AIN4~output .bus_hold = "false";
defparam \AIN4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cyclone10lp_io_obuf \AIN5~output (
	.i(\u0|pwm_dshot_0|motor_out_3|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN5),
	.obar());
// synopsys translate_off
defparam \AIN5~output .bus_hold = "false";
defparam \AIN5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cyclone10lp_io_obuf \AIN6~output (
	.i(\u0|pwm_dshot_0|motor_out_4|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AIN6),
	.obar());
// synopsys translate_off
defparam \AIN6~output .bus_hold = "false";
defparam \AIN6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \LED[0]~output (
	.i(\u0|gpio_led_0|led_output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cyclone10lp_io_obuf \LED[1]~output (
	.i(\u0|gpio_led_0|led_output [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \LED[2]~output (
	.i(\u0|gpio_led_0|led_output [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \LED[3]~output (
	.i(\u0|gpio_led_0|led_output [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \LED[4]~output (
	.i(\u0|gpio_led_0|led_output [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \LED[5]~output (
	.i(\u0|gpio_led_0|led_output [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \LED[6]~output (
	.i(\u0|gpio_led_0|led_output [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cyclone10lp_io_obuf \LED[7]~output (
	.i(\u0|gpio_led_0|led_output [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cyclone10lp_io_obuf \D0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D0),
	.obar());
// synopsys translate_off
defparam \D0~output .bus_hold = "false";
defparam \D0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cyclone10lp_io_obuf \D1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1),
	.obar());
// synopsys translate_off
defparam \D1~output .bus_hold = "false";
defparam \D1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cyclone10lp_io_obuf \D2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2),
	.obar());
// synopsys translate_off
defparam \D2~output .bus_hold = "false";
defparam \D2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cyclone10lp_io_obuf \D3~output (
	.i(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D3),
	.obar());
// synopsys translate_off
defparam \D3~output .bus_hold = "false";
defparam \D3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cyclone10lp_io_obuf \D4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D4),
	.obar());
// synopsys translate_off
defparam \D4~output .bus_hold = "false";
defparam \D4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cyclone10lp_io_obuf \D5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5),
	.obar());
// synopsys translate_off
defparam \D5~output .bus_hold = "false";
defparam \D5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cyclone10lp_io_ibuf \CLK12M~input (
	.i(CLK12M),
	.ibar(gnd),
	.o(\CLK12M~input_o ));
// synopsys translate_off
defparam \CLK12M~input .bus_hold = "false";
defparam \CLK12M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \PLL12M_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK12M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL12M_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 6;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .m = 25;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \PLL12M_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cyclone10lp_io_ibuf \BDBUS2~input (
	.i(BDBUS2),
	.ibar(gnd),
	.o(\BDBUS2~input_o ));
// synopsys translate_off
defparam \BDBUS2~input .bus_hold = "false";
defparam \BDBUS2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cyclone10lp_lcell_comb \rx_lite|d_fsdo~0 (
// Equation(s):
// \rx_lite|d_fsdo~0_combout  = !\BDBUS2~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BDBUS2~input_o ),
	.cin(gnd),
	.combout(\rx_lite|d_fsdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|d_fsdo~0 .lut_mask = 16'h00FF;
defparam \rx_lite|d_fsdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cyclone10lp_lcell_comb \clock_for_fastserial|fsclk~0 (
// Equation(s):
// \clock_for_fastserial|fsclk~0_combout  = !\clock_for_fastserial|fsclk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_for_fastserial|fsclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_for_fastserial|fsclk~0 .lut_mask = 16'h0F0F;
defparam \clock_for_fastserial|fsclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \clock_for_fastserial|fsclk (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\clock_for_fastserial|fsclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_for_fastserial|fsclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_for_fastserial|fsclk .is_wysiwyg = "true";
defparam \clock_for_fastserial|fsclk .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \rx_lite|d_fsdo (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|d_fsdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|d_fsdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|d_fsdo .is_wysiwyg = "true";
defparam \rx_lite|d_fsdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cyclone10lp_lcell_comb \rx_lite|q_fsdo~feeder (
// Equation(s):
// \rx_lite|q_fsdo~feeder_combout  = \rx_lite|d_fsdo~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|d_fsdo~q ),
	.cin(gnd),
	.combout(\rx_lite|q_fsdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|q_fsdo~feeder .lut_mask = 16'hFF00;
defparam \rx_lite|q_fsdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \rx_lite|q_fsdo (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|q_fsdo~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|q_fsdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|q_fsdo .is_wysiwyg = "true";
defparam \rx_lite|q_fsdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cyclone10lp_lcell_comb \rx_lite|Equal1~0 (
// Equation(s):
// \rx_lite|Equal1~0_combout  = (!\rx_lite|state [3] & (!\rx_lite|state [2] & (!\rx_lite|state [0] & !\rx_lite|state [1])))

	.dataa(\rx_lite|state [3]),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal1~0 .lut_mask = 16'h0001;
defparam \rx_lite|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cyclone10lp_lcell_comb \rx_lite|Selector3~0 (
// Equation(s):
// \rx_lite|Selector3~0_combout  = (\rx_lite|state [3] & (\rx_lite|state [0] $ (((!\rx_lite|state [2] & !\rx_lite|state [1]))))) # (!\rx_lite|state [3] & (!\rx_lite|state [0] & ((\rx_lite|state [2]) # (\rx_lite|state [1]))))

	.dataa(\rx_lite|state [3]),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector3~0 .lut_mask = 16'hA586;
defparam \rx_lite|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cyclone10lp_lcell_comb \rx_lite|Selector3~1 (
// Equation(s):
// \rx_lite|Selector3~1_combout  = (\rx_lite|Selector3~0_combout ) # ((\rx_lite|Equal1~0_combout  & \rx_lite|q_fsdo~q ))

	.dataa(\rx_lite|Equal1~0_combout ),
	.datab(\rx_lite|q_fsdo~q ),
	.datac(gnd),
	.datad(\rx_lite|Selector3~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector3~1 .lut_mask = 16'hFF88;
defparam \rx_lite|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \rx_lite|state[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[0] .is_wysiwyg = "true";
defparam \rx_lite|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cyclone10lp_lcell_comb \rx_lite|state[1]~2 (
// Equation(s):
// \rx_lite|state[1]~2_combout  = (\rx_lite|state [0] & ((\rx_lite|q_fsdo~q ) # (!\rx_lite|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\rx_lite|q_fsdo~q ),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~2 .lut_mask = 16'hC0F0;
defparam \rx_lite|state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cyclone10lp_lcell_comb \rx_lite|Equal0~0 (
// Equation(s):
// \rx_lite|Equal0~0_combout  = ((\rx_lite|state [2]) # ((\rx_lite|state [0]) # (!\rx_lite|state [1]))) # (!\rx_lite|state [3])

	.dataa(\rx_lite|state [3]),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal0~0 .lut_mask = 16'hFDFF;
defparam \rx_lite|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cyclone10lp_lcell_comb \rx_lite|always1~0 (
// Equation(s):
// \rx_lite|always1~0_combout  = \rx_lite|state [3] $ (((\rx_lite|state [2]) # ((\rx_lite|state [0]) # (\rx_lite|state [1]))))

	.dataa(\rx_lite|state [3]),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|always1~0 .lut_mask = 16'h5556;
defparam \rx_lite|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cyclone10lp_lcell_comb \rx_lite|state[1]~6 (
// Equation(s):
// \rx_lite|state[1]~6_combout  = (\clock_for_fastserial|fsclk~q  & ((\rx_lite|Equal2~0_combout ) # ((\rx_lite|always1~0_combout ) # (\rx_lite|Equal1~0_combout ))))

	.dataa(\rx_lite|Equal2~0_combout ),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(\rx_lite|always1~0_combout ),
	.datad(\rx_lite|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~6 .lut_mask = 16'hCCC8;
defparam \rx_lite|state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cyclone10lp_lcell_comb \rx_lite|state[1]~3 (
// Equation(s):
// \rx_lite|state[1]~3_combout  = (\rx_lite|state[1]~6_combout  & (\rx_lite|state[1]~2_combout  $ (((\rx_lite|state [1]))))) # (!\rx_lite|state[1]~6_combout  & (((\rx_lite|Equal0~0_combout  & \rx_lite|state [1]))))

	.dataa(\rx_lite|state[1]~2_combout ),
	.datab(\rx_lite|Equal0~0_combout ),
	.datac(\rx_lite|state [1]),
	.datad(\rx_lite|state[1]~6_combout ),
	.cin(gnd),
	.combout(\rx_lite|state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[1]~3 .lut_mask = 16'h5AC0;
defparam \rx_lite|state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \rx_lite|state[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|state[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[1] .is_wysiwyg = "true";
defparam \rx_lite|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cyclone10lp_lcell_comb \rx_lite|Selector1~0 (
// Equation(s):
// \rx_lite|Selector1~0_combout  = \rx_lite|state [2] $ (((\rx_lite|state [1] & (\rx_lite|state [0] & !\rx_lite|state [3]))))

	.dataa(\rx_lite|state [1]),
	.datab(\rx_lite|state [0]),
	.datac(\rx_lite|state [2]),
	.datad(\rx_lite|state [3]),
	.cin(gnd),
	.combout(\rx_lite|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Selector1~0 .lut_mask = 16'hF078;
defparam \rx_lite|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \rx_lite|state[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_for_fastserial|fsclk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[2] .is_wysiwyg = "true";
defparam \rx_lite|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cyclone10lp_lcell_comb \rx_lite|state[3]~4 (
// Equation(s):
// \rx_lite|state[3]~4_combout  = (\rx_lite|state [1] & (\rx_lite|state [2] $ (!\rx_lite|state [0])))

	.dataa(gnd),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[3]~4 .lut_mask = 16'hC300;
defparam \rx_lite|state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cyclone10lp_lcell_comb \rx_lite|state[3]~5 (
// Equation(s):
// \rx_lite|state[3]~5_combout  = (\rx_lite|state[3]~4_combout  & (\rx_lite|state [0] & ((\rx_lite|state [3]) # (\clock_for_fastserial|fsclk~q )))) # (!\rx_lite|state[3]~4_combout  & (((\rx_lite|state [3]))))

	.dataa(\rx_lite|state[3]~4_combout ),
	.datab(\rx_lite|state [0]),
	.datac(\rx_lite|state [3]),
	.datad(\clock_for_fastserial|fsclk~q ),
	.cin(gnd),
	.combout(\rx_lite|state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|state[3]~5 .lut_mask = 16'hD8D0;
defparam \rx_lite|state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \rx_lite|state[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|state[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|state[3] .is_wysiwyg = "true";
defparam \rx_lite|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cyclone10lp_lcell_comb \rx_lite|Equal2~0 (
// Equation(s):
// \rx_lite|Equal2~0_combout  = (\rx_lite|state [3] & (!\rx_lite|state [2] & (\rx_lite|state [0] & !\rx_lite|state [1])))

	.dataa(\rx_lite|state [3]),
	.datab(\rx_lite|state [2]),
	.datac(\rx_lite|state [0]),
	.datad(\rx_lite|state [1]),
	.cin(gnd),
	.combout(\rx_lite|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|Equal2~0 .lut_mask = 16'h0020;
defparam \rx_lite|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cyclone10lp_lcell_comb \rx_lite|rx_ready~0 (
// Equation(s):
// \rx_lite|rx_ready~0_combout  = (\rx_lite|Equal2~0_combout  & ((\clock_for_fastserial|fsclk~q ) # ((\rx_lite|Equal0~0_combout  & \rx_lite|rx_ready~q )))) # (!\rx_lite|Equal2~0_combout  & (\rx_lite|Equal0~0_combout  & (\rx_lite|rx_ready~q )))

	.dataa(\rx_lite|Equal2~0_combout ),
	.datab(\rx_lite|Equal0~0_combout ),
	.datac(\rx_lite|rx_ready~q ),
	.datad(\clock_for_fastserial|fsclk~q ),
	.cin(gnd),
	.combout(\rx_lite|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_ready~0 .lut_mask = 16'hEAC0;
defparam \rx_lite|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \rx_lite|rx_ready (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_ready .is_wysiwyg = "true";
defparam \rx_lite|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cyclone10lp_lcell_comb \rx_lite|rx_data~0 (
// Equation(s):
// \rx_lite|rx_data~0_combout  = (\rx_lite|always1~0_combout  & (\clock_for_fastserial|fsclk~q  & (!\rx_lite|Equal2~0_combout  & !\rx_lite|Equal1~0_combout )))

	.dataa(\rx_lite|always1~0_combout ),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(\rx_lite|Equal2~0_combout ),
	.datad(\rx_lite|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~0 .lut_mask = 16'h0008;
defparam \rx_lite|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cyclone10lp_lcell_comb \rx_lite|rx_data~8 (
// Equation(s):
// \rx_lite|rx_data~8_combout  = (\rx_lite|rx_data~0_combout  & !\rx_lite|q_fsdo~q )

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|q_fsdo~q ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~8 .lut_mask = 16'h00CC;
defparam \rx_lite|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cyclone10lp_lcell_comb \rx_lite|rx_data[7]~2 (
// Equation(s):
// \rx_lite|rx_data[7]~2_combout  = (\rx_lite|rx_data~0_combout ) # (!\rx_lite|Equal0~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data[7]~2 .lut_mask = 16'hCCFF;
defparam \rx_lite|rx_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \rx_lite|rx_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[7] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cyclone10lp_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cyclone10lp_lcell_comb \reset_count[0]~31 (
// Equation(s):
// \reset_count[0]~31_combout  = (\Equal0~10_combout ) # (!reset_count[0])

	.dataa(\Equal0~10_combout ),
	.datab(gnd),
	.datac(reset_count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset_count[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reset_count[0]~31 .lut_mask = 16'hAFAF;
defparam \reset_count[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \reset_count[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[0] .is_wysiwyg = "true";
defparam \reset_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cyclone10lp_lcell_comb \reset_count[1]~32 (
// Equation(s):
// \reset_count[1]~32_combout  = (reset_count[0] & (reset_count[1] $ (VCC))) # (!reset_count[0] & (reset_count[1] & VCC))
// \reset_count[1]~33  = CARRY((reset_count[0] & reset_count[1]))

	.dataa(reset_count[0]),
	.datab(reset_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\reset_count[1]~32_combout ),
	.cout(\reset_count[1]~33 ));
// synopsys translate_off
defparam \reset_count[1]~32 .lut_mask = 16'h6688;
defparam \reset_count[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \reset_count[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[1] .is_wysiwyg = "true";
defparam \reset_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cyclone10lp_lcell_comb \reset_count[2]~34 (
// Equation(s):
// \reset_count[2]~34_combout  = (reset_count[2] & (!\reset_count[1]~33 )) # (!reset_count[2] & ((\reset_count[1]~33 ) # (GND)))
// \reset_count[2]~35  = CARRY((!\reset_count[1]~33 ) # (!reset_count[2]))

	.dataa(gnd),
	.datab(reset_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[1]~33 ),
	.combout(\reset_count[2]~34_combout ),
	.cout(\reset_count[2]~35 ));
// synopsys translate_off
defparam \reset_count[2]~34 .lut_mask = 16'h3C3F;
defparam \reset_count[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \reset_count[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[2] .is_wysiwyg = "true";
defparam \reset_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cyclone10lp_lcell_comb \reset_count[3]~36 (
// Equation(s):
// \reset_count[3]~36_combout  = (reset_count[3] & (\reset_count[2]~35  $ (GND))) # (!reset_count[3] & (!\reset_count[2]~35  & VCC))
// \reset_count[3]~37  = CARRY((reset_count[3] & !\reset_count[2]~35 ))

	.dataa(reset_count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[2]~35 ),
	.combout(\reset_count[3]~36_combout ),
	.cout(\reset_count[3]~37 ));
// synopsys translate_off
defparam \reset_count[3]~36 .lut_mask = 16'hA50A;
defparam \reset_count[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \reset_count[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[3] .is_wysiwyg = "true";
defparam \reset_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cyclone10lp_lcell_comb \reset_count[4]~38 (
// Equation(s):
// \reset_count[4]~38_combout  = (reset_count[4] & (!\reset_count[3]~37 )) # (!reset_count[4] & ((\reset_count[3]~37 ) # (GND)))
// \reset_count[4]~39  = CARRY((!\reset_count[3]~37 ) # (!reset_count[4]))

	.dataa(gnd),
	.datab(reset_count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[3]~37 ),
	.combout(\reset_count[4]~38_combout ),
	.cout(\reset_count[4]~39 ));
// synopsys translate_off
defparam \reset_count[4]~38 .lut_mask = 16'h3C3F;
defparam \reset_count[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \reset_count[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[4] .is_wysiwyg = "true";
defparam \reset_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cyclone10lp_lcell_comb \reset_count[5]~40 (
// Equation(s):
// \reset_count[5]~40_combout  = (reset_count[5] & (\reset_count[4]~39  $ (GND))) # (!reset_count[5] & (!\reset_count[4]~39  & VCC))
// \reset_count[5]~41  = CARRY((reset_count[5] & !\reset_count[4]~39 ))

	.dataa(reset_count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[4]~39 ),
	.combout(\reset_count[5]~40_combout ),
	.cout(\reset_count[5]~41 ));
// synopsys translate_off
defparam \reset_count[5]~40 .lut_mask = 16'hA50A;
defparam \reset_count[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \reset_count[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[5] .is_wysiwyg = "true";
defparam \reset_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cyclone10lp_lcell_comb \reset_count[6]~42 (
// Equation(s):
// \reset_count[6]~42_combout  = (reset_count[6] & (!\reset_count[5]~41 )) # (!reset_count[6] & ((\reset_count[5]~41 ) # (GND)))
// \reset_count[6]~43  = CARRY((!\reset_count[5]~41 ) # (!reset_count[6]))

	.dataa(reset_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[5]~41 ),
	.combout(\reset_count[6]~42_combout ),
	.cout(\reset_count[6]~43 ));
// synopsys translate_off
defparam \reset_count[6]~42 .lut_mask = 16'h5A5F;
defparam \reset_count[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \reset_count[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[6] .is_wysiwyg = "true";
defparam \reset_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cyclone10lp_lcell_comb \reset_count[7]~44 (
// Equation(s):
// \reset_count[7]~44_combout  = (reset_count[7] & (\reset_count[6]~43  $ (GND))) # (!reset_count[7] & (!\reset_count[6]~43  & VCC))
// \reset_count[7]~45  = CARRY((reset_count[7] & !\reset_count[6]~43 ))

	.dataa(gnd),
	.datab(reset_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[6]~43 ),
	.combout(\reset_count[7]~44_combout ),
	.cout(\reset_count[7]~45 ));
// synopsys translate_off
defparam \reset_count[7]~44 .lut_mask = 16'hC30C;
defparam \reset_count[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \reset_count[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[7] .is_wysiwyg = "true";
defparam \reset_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cyclone10lp_lcell_comb \reset_count[8]~46 (
// Equation(s):
// \reset_count[8]~46_combout  = (reset_count[8] & (!\reset_count[7]~45 )) # (!reset_count[8] & ((\reset_count[7]~45 ) # (GND)))
// \reset_count[8]~47  = CARRY((!\reset_count[7]~45 ) # (!reset_count[8]))

	.dataa(gnd),
	.datab(reset_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[7]~45 ),
	.combout(\reset_count[8]~46_combout ),
	.cout(\reset_count[8]~47 ));
// synopsys translate_off
defparam \reset_count[8]~46 .lut_mask = 16'h3C3F;
defparam \reset_count[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \reset_count[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[8] .is_wysiwyg = "true";
defparam \reset_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cyclone10lp_lcell_comb \reset_count[9]~48 (
// Equation(s):
// \reset_count[9]~48_combout  = (reset_count[9] & (\reset_count[8]~47  $ (GND))) # (!reset_count[9] & (!\reset_count[8]~47  & VCC))
// \reset_count[9]~49  = CARRY((reset_count[9] & !\reset_count[8]~47 ))

	.dataa(gnd),
	.datab(reset_count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[8]~47 ),
	.combout(\reset_count[9]~48_combout ),
	.cout(\reset_count[9]~49 ));
// synopsys translate_off
defparam \reset_count[9]~48 .lut_mask = 16'hC30C;
defparam \reset_count[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \reset_count[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[9] .is_wysiwyg = "true";
defparam \reset_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cyclone10lp_lcell_comb \reset_count[10]~50 (
// Equation(s):
// \reset_count[10]~50_combout  = (reset_count[10] & (!\reset_count[9]~49 )) # (!reset_count[10] & ((\reset_count[9]~49 ) # (GND)))
// \reset_count[10]~51  = CARRY((!\reset_count[9]~49 ) # (!reset_count[10]))

	.dataa(gnd),
	.datab(reset_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[9]~49 ),
	.combout(\reset_count[10]~50_combout ),
	.cout(\reset_count[10]~51 ));
// synopsys translate_off
defparam \reset_count[10]~50 .lut_mask = 16'h3C3F;
defparam \reset_count[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \reset_count[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[10] .is_wysiwyg = "true";
defparam \reset_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cyclone10lp_lcell_comb \reset_count[11]~52 (
// Equation(s):
// \reset_count[11]~52_combout  = (reset_count[11] & (\reset_count[10]~51  $ (GND))) # (!reset_count[11] & (!\reset_count[10]~51  & VCC))
// \reset_count[11]~53  = CARRY((reset_count[11] & !\reset_count[10]~51 ))

	.dataa(reset_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[10]~51 ),
	.combout(\reset_count[11]~52_combout ),
	.cout(\reset_count[11]~53 ));
// synopsys translate_off
defparam \reset_count[11]~52 .lut_mask = 16'hA50A;
defparam \reset_count[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \reset_count[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[11] .is_wysiwyg = "true";
defparam \reset_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cyclone10lp_lcell_comb \reset_count[12]~54 (
// Equation(s):
// \reset_count[12]~54_combout  = (reset_count[12] & (!\reset_count[11]~53 )) # (!reset_count[12] & ((\reset_count[11]~53 ) # (GND)))
// \reset_count[12]~55  = CARRY((!\reset_count[11]~53 ) # (!reset_count[12]))

	.dataa(gnd),
	.datab(reset_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[11]~53 ),
	.combout(\reset_count[12]~54_combout ),
	.cout(\reset_count[12]~55 ));
// synopsys translate_off
defparam \reset_count[12]~54 .lut_mask = 16'h3C3F;
defparam \reset_count[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \reset_count[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[12] .is_wysiwyg = "true";
defparam \reset_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cyclone10lp_lcell_comb \reset_count[13]~56 (
// Equation(s):
// \reset_count[13]~56_combout  = (reset_count[13] & (\reset_count[12]~55  $ (GND))) # (!reset_count[13] & (!\reset_count[12]~55  & VCC))
// \reset_count[13]~57  = CARRY((reset_count[13] & !\reset_count[12]~55 ))

	.dataa(reset_count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[12]~55 ),
	.combout(\reset_count[13]~56_combout ),
	.cout(\reset_count[13]~57 ));
// synopsys translate_off
defparam \reset_count[13]~56 .lut_mask = 16'hA50A;
defparam \reset_count[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \reset_count[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[13] .is_wysiwyg = "true";
defparam \reset_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cyclone10lp_lcell_comb \reset_count[14]~58 (
// Equation(s):
// \reset_count[14]~58_combout  = (reset_count[14] & (!\reset_count[13]~57 )) # (!reset_count[14] & ((\reset_count[13]~57 ) # (GND)))
// \reset_count[14]~59  = CARRY((!\reset_count[13]~57 ) # (!reset_count[14]))

	.dataa(gnd),
	.datab(reset_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[13]~57 ),
	.combout(\reset_count[14]~58_combout ),
	.cout(\reset_count[14]~59 ));
// synopsys translate_off
defparam \reset_count[14]~58 .lut_mask = 16'h3C3F;
defparam \reset_count[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \reset_count[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[14] .is_wysiwyg = "true";
defparam \reset_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cyclone10lp_lcell_comb \reset_count[15]~60 (
// Equation(s):
// \reset_count[15]~60_combout  = (reset_count[15] & (\reset_count[14]~59  $ (GND))) # (!reset_count[15] & (!\reset_count[14]~59  & VCC))
// \reset_count[15]~61  = CARRY((reset_count[15] & !\reset_count[14]~59 ))

	.dataa(reset_count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[14]~59 ),
	.combout(\reset_count[15]~60_combout ),
	.cout(\reset_count[15]~61 ));
// synopsys translate_off
defparam \reset_count[15]~60 .lut_mask = 16'hA50A;
defparam \reset_count[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \reset_count[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[15] .is_wysiwyg = "true";
defparam \reset_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cyclone10lp_lcell_comb \reset_count[16]~62 (
// Equation(s):
// \reset_count[16]~62_combout  = (reset_count[16] & (!\reset_count[15]~61 )) # (!reset_count[16] & ((\reset_count[15]~61 ) # (GND)))
// \reset_count[16]~63  = CARRY((!\reset_count[15]~61 ) # (!reset_count[16]))

	.dataa(gnd),
	.datab(reset_count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[15]~61 ),
	.combout(\reset_count[16]~62_combout ),
	.cout(\reset_count[16]~63 ));
// synopsys translate_off
defparam \reset_count[16]~62 .lut_mask = 16'h3C3F;
defparam \reset_count[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \reset_count[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[16] .is_wysiwyg = "true";
defparam \reset_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cyclone10lp_lcell_comb \reset_count[17]~64 (
// Equation(s):
// \reset_count[17]~64_combout  = (reset_count[17] & (\reset_count[16]~63  $ (GND))) # (!reset_count[17] & (!\reset_count[16]~63  & VCC))
// \reset_count[17]~65  = CARRY((reset_count[17] & !\reset_count[16]~63 ))

	.dataa(gnd),
	.datab(reset_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[16]~63 ),
	.combout(\reset_count[17]~64_combout ),
	.cout(\reset_count[17]~65 ));
// synopsys translate_off
defparam \reset_count[17]~64 .lut_mask = 16'hC30C;
defparam \reset_count[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \reset_count[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[17] .is_wysiwyg = "true";
defparam \reset_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cyclone10lp_lcell_comb \reset_count[18]~66 (
// Equation(s):
// \reset_count[18]~66_combout  = (reset_count[18] & (!\reset_count[17]~65 )) # (!reset_count[18] & ((\reset_count[17]~65 ) # (GND)))
// \reset_count[18]~67  = CARRY((!\reset_count[17]~65 ) # (!reset_count[18]))

	.dataa(gnd),
	.datab(reset_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[17]~65 ),
	.combout(\reset_count[18]~66_combout ),
	.cout(\reset_count[18]~67 ));
// synopsys translate_off
defparam \reset_count[18]~66 .lut_mask = 16'h3C3F;
defparam \reset_count[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \reset_count[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[18] .is_wysiwyg = "true";
defparam \reset_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cyclone10lp_lcell_comb \reset_count[19]~68 (
// Equation(s):
// \reset_count[19]~68_combout  = (reset_count[19] & (\reset_count[18]~67  $ (GND))) # (!reset_count[19] & (!\reset_count[18]~67  & VCC))
// \reset_count[19]~69  = CARRY((reset_count[19] & !\reset_count[18]~67 ))

	.dataa(reset_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[18]~67 ),
	.combout(\reset_count[19]~68_combout ),
	.cout(\reset_count[19]~69 ));
// synopsys translate_off
defparam \reset_count[19]~68 .lut_mask = 16'hA50A;
defparam \reset_count[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \reset_count[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[19] .is_wysiwyg = "true";
defparam \reset_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cyclone10lp_lcell_comb \reset_count[20]~70 (
// Equation(s):
// \reset_count[20]~70_combout  = (reset_count[20] & (!\reset_count[19]~69 )) # (!reset_count[20] & ((\reset_count[19]~69 ) # (GND)))
// \reset_count[20]~71  = CARRY((!\reset_count[19]~69 ) # (!reset_count[20]))

	.dataa(gnd),
	.datab(reset_count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[19]~69 ),
	.combout(\reset_count[20]~70_combout ),
	.cout(\reset_count[20]~71 ));
// synopsys translate_off
defparam \reset_count[20]~70 .lut_mask = 16'h3C3F;
defparam \reset_count[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \reset_count[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[20] .is_wysiwyg = "true";
defparam \reset_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cyclone10lp_lcell_comb \reset_count[21]~72 (
// Equation(s):
// \reset_count[21]~72_combout  = (reset_count[21] & (\reset_count[20]~71  $ (GND))) # (!reset_count[21] & (!\reset_count[20]~71  & VCC))
// \reset_count[21]~73  = CARRY((reset_count[21] & !\reset_count[20]~71 ))

	.dataa(reset_count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[20]~71 ),
	.combout(\reset_count[21]~72_combout ),
	.cout(\reset_count[21]~73 ));
// synopsys translate_off
defparam \reset_count[21]~72 .lut_mask = 16'hA50A;
defparam \reset_count[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \reset_count[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[21] .is_wysiwyg = "true";
defparam \reset_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cyclone10lp_lcell_comb \reset_count[22]~74 (
// Equation(s):
// \reset_count[22]~74_combout  = (reset_count[22] & (!\reset_count[21]~73 )) # (!reset_count[22] & ((\reset_count[21]~73 ) # (GND)))
// \reset_count[22]~75  = CARRY((!\reset_count[21]~73 ) # (!reset_count[22]))

	.dataa(reset_count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[21]~73 ),
	.combout(\reset_count[22]~74_combout ),
	.cout(\reset_count[22]~75 ));
// synopsys translate_off
defparam \reset_count[22]~74 .lut_mask = 16'h5A5F;
defparam \reset_count[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \reset_count[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[22] .is_wysiwyg = "true";
defparam \reset_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cyclone10lp_lcell_comb \reset_count[23]~76 (
// Equation(s):
// \reset_count[23]~76_combout  = (reset_count[23] & (\reset_count[22]~75  $ (GND))) # (!reset_count[23] & (!\reset_count[22]~75  & VCC))
// \reset_count[23]~77  = CARRY((reset_count[23] & !\reset_count[22]~75 ))

	.dataa(gnd),
	.datab(reset_count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[22]~75 ),
	.combout(\reset_count[23]~76_combout ),
	.cout(\reset_count[23]~77 ));
// synopsys translate_off
defparam \reset_count[23]~76 .lut_mask = 16'hC30C;
defparam \reset_count[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \reset_count[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[23] .is_wysiwyg = "true";
defparam \reset_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cyclone10lp_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!reset_count[22] & (!reset_count[20] & (!reset_count[23] & !reset_count[21])))

	.dataa(reset_count[22]),
	.datab(reset_count[20]),
	.datac(reset_count[23]),
	.datad(reset_count[21]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cyclone10lp_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!reset_count[17] & (!reset_count[19] & (!reset_count[18] & !reset_count[16])))

	.dataa(reset_count[17]),
	.datab(reset_count[19]),
	.datac(reset_count[18]),
	.datad(reset_count[16]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cyclone10lp_lcell_comb \reset_count[24]~78 (
// Equation(s):
// \reset_count[24]~78_combout  = (reset_count[24] & (!\reset_count[23]~77 )) # (!reset_count[24] & ((\reset_count[23]~77 ) # (GND)))
// \reset_count[24]~79  = CARRY((!\reset_count[23]~77 ) # (!reset_count[24]))

	.dataa(gnd),
	.datab(reset_count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[23]~77 ),
	.combout(\reset_count[24]~78_combout ),
	.cout(\reset_count[24]~79 ));
// synopsys translate_off
defparam \reset_count[24]~78 .lut_mask = 16'h3C3F;
defparam \reset_count[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \reset_count[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[24] .is_wysiwyg = "true";
defparam \reset_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cyclone10lp_lcell_comb \reset_count[25]~80 (
// Equation(s):
// \reset_count[25]~80_combout  = (reset_count[25] & (\reset_count[24]~79  $ (GND))) # (!reset_count[25] & (!\reset_count[24]~79  & VCC))
// \reset_count[25]~81  = CARRY((reset_count[25] & !\reset_count[24]~79 ))

	.dataa(gnd),
	.datab(reset_count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[24]~79 ),
	.combout(\reset_count[25]~80_combout ),
	.cout(\reset_count[25]~81 ));
// synopsys translate_off
defparam \reset_count[25]~80 .lut_mask = 16'hC30C;
defparam \reset_count[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \reset_count[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[25] .is_wysiwyg = "true";
defparam \reset_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cyclone10lp_lcell_comb \reset_count[26]~82 (
// Equation(s):
// \reset_count[26]~82_combout  = (reset_count[26] & (!\reset_count[25]~81 )) # (!reset_count[26] & ((\reset_count[25]~81 ) # (GND)))
// \reset_count[26]~83  = CARRY((!\reset_count[25]~81 ) # (!reset_count[26]))

	.dataa(gnd),
	.datab(reset_count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[25]~81 ),
	.combout(\reset_count[26]~82_combout ),
	.cout(\reset_count[26]~83 ));
// synopsys translate_off
defparam \reset_count[26]~82 .lut_mask = 16'h3C3F;
defparam \reset_count[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \reset_count[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[26] .is_wysiwyg = "true";
defparam \reset_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cyclone10lp_lcell_comb \reset_count[27]~84 (
// Equation(s):
// \reset_count[27]~84_combout  = (reset_count[27] & (\reset_count[26]~83  $ (GND))) # (!reset_count[27] & (!\reset_count[26]~83  & VCC))
// \reset_count[27]~85  = CARRY((reset_count[27] & !\reset_count[26]~83 ))

	.dataa(reset_count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[26]~83 ),
	.combout(\reset_count[27]~84_combout ),
	.cout(\reset_count[27]~85 ));
// synopsys translate_off
defparam \reset_count[27]~84 .lut_mask = 16'hA50A;
defparam \reset_count[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \reset_count[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[27] .is_wysiwyg = "true";
defparam \reset_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cyclone10lp_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!reset_count[24] & (!reset_count[25] & (!reset_count[27] & !reset_count[26])))

	.dataa(reset_count[24]),
	.datab(reset_count[25]),
	.datac(reset_count[27]),
	.datad(reset_count[26]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cyclone10lp_lcell_comb \reset_count[28]~86 (
// Equation(s):
// \reset_count[28]~86_combout  = (reset_count[28] & (!\reset_count[27]~85 )) # (!reset_count[28] & ((\reset_count[27]~85 ) # (GND)))
// \reset_count[28]~87  = CARRY((!\reset_count[27]~85 ) # (!reset_count[28]))

	.dataa(gnd),
	.datab(reset_count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[27]~85 ),
	.combout(\reset_count[28]~86_combout ),
	.cout(\reset_count[28]~87 ));
// synopsys translate_off
defparam \reset_count[28]~86 .lut_mask = 16'h3C3F;
defparam \reset_count[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \reset_count[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[28] .is_wysiwyg = "true";
defparam \reset_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cyclone10lp_lcell_comb \reset_count[29]~88 (
// Equation(s):
// \reset_count[29]~88_combout  = (reset_count[29] & (\reset_count[28]~87  $ (GND))) # (!reset_count[29] & (!\reset_count[28]~87  & VCC))
// \reset_count[29]~89  = CARRY((reset_count[29] & !\reset_count[28]~87 ))

	.dataa(reset_count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[28]~87 ),
	.combout(\reset_count[29]~88_combout ),
	.cout(\reset_count[29]~89 ));
// synopsys translate_off
defparam \reset_count[29]~88 .lut_mask = 16'hA50A;
defparam \reset_count[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \reset_count[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[29] .is_wysiwyg = "true";
defparam \reset_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cyclone10lp_lcell_comb \reset_count[30]~90 (
// Equation(s):
// \reset_count[30]~90_combout  = (reset_count[30] & (!\reset_count[29]~89 )) # (!reset_count[30] & ((\reset_count[29]~89 ) # (GND)))
// \reset_count[30]~91  = CARRY((!\reset_count[29]~89 ) # (!reset_count[30]))

	.dataa(gnd),
	.datab(reset_count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reset_count[29]~89 ),
	.combout(\reset_count[30]~90_combout ),
	.cout(\reset_count[30]~91 ));
// synopsys translate_off
defparam \reset_count[30]~90 .lut_mask = 16'h3C3F;
defparam \reset_count[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \reset_count[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[30] .is_wysiwyg = "true";
defparam \reset_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cyclone10lp_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!reset_count[28] & !reset_count[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_count[28]),
	.datad(reset_count[29]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h000F;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cyclone10lp_lcell_comb \reset_count[31]~92 (
// Equation(s):
// \reset_count[31]~92_combout  = reset_count[31] $ (!\reset_count[30]~91 )

	.dataa(reset_count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\reset_count[30]~91 ),
	.combout(\reset_count[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \reset_count[31]~92 .lut_mask = 16'hA5A5;
defparam \reset_count[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \reset_count[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_count[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_count[31] .is_wysiwyg = "true";
defparam \reset_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cyclone10lp_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~7_combout  & (!reset_count[30] & (\Equal0~8_combout  & !reset_count[31])))

	.dataa(\Equal0~7_combout ),
	.datab(reset_count[30]),
	.datac(\Equal0~8_combout ),
	.datad(reset_count[31]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0020;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (reset_count[0] & (reset_count[3] & (reset_count[1] & reset_count[2])))

	.dataa(reset_count[0]),
	.datab(reset_count[3]),
	.datac(reset_count[1]),
	.datad(reset_count[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (reset_count[11] & (reset_count[8] & (reset_count[10] & reset_count[9])))

	.dataa(reset_count[11]),
	.datab(reset_count[8]),
	.datac(reset_count[10]),
	.datad(reset_count[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (reset_count[5] & (reset_count[4] & (reset_count[7] & reset_count[6])))

	.dataa(reset_count[5]),
	.datab(reset_count[4]),
	.datac(reset_count[7]),
	.datad(reset_count[6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cyclone10lp_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!reset_count[13] & (!reset_count[14] & (!reset_count[15] & !reset_count[12])))

	.dataa(reset_count[13]),
	.datab(reset_count[14]),
	.datac(reset_count[15]),
	.datad(reset_count[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cyclone10lp_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cyclone10lp_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & (\Equal0~9_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cyclone10lp_lcell_comb \reset_reg~feeder (
// Equation(s):
// \reset_reg~feeder_combout  = \Equal0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_reg~feeder .lut_mask = 16'hF0F0;
defparam \reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas reset_reg(
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_reg.is_wysiwyg = "true";
defparam reset_reg.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \reset_reg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_reg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_reg~clkctrl .clock_type = "global clock";
defparam \reset_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cyclone10lp_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N15
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\reset_reg~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cyclone10lp_lcell_comb \rx_lite|rx_data~3 (
// Equation(s):
// \rx_lite|rx_data~3_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [7])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(\rx_lite|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_lite|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~3 .lut_mask = 16'hC0C0;
defparam \rx_lite|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \rx_lite|rx_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[6] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cyclone10lp_lcell_comb \rx_lite|rx_data~4 (
// Equation(s):
// \rx_lite|rx_data~4_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [6])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(\rx_lite|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_lite|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~4 .lut_mask = 16'hC0C0;
defparam \rx_lite|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \rx_lite|rx_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[5] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cyclone10lp_lcell_comb \rx_lite|rx_data~6 (
// Equation(s):
// \rx_lite|rx_data~6_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [5])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(\rx_lite|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_lite|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~6 .lut_mask = 16'hC0C0;
defparam \rx_lite|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \rx_lite|rx_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[4] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cyclone10lp_lcell_comb \rx_lite|rx_data~5 (
// Equation(s):
// \rx_lite|rx_data~5_combout  = (\rx_lite|rx_data [4] & \rx_lite|rx_data~0_combout )

	.dataa(gnd),
	.datab(\rx_lite|rx_data [4]),
	.datac(gnd),
	.datad(\rx_lite|rx_data~0_combout ),
	.cin(gnd),
	.combout(\rx_lite|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~5 .lut_mask = 16'hCC00;
defparam \rx_lite|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \rx_lite|rx_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[3] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|Equal0~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|Equal0~0_combout  = (\rx_lite|rx_data [3] & (\rx_lite|rx_data [4] & (\rx_lite|rx_data [6] & \rx_lite|rx_data [5])))

	.dataa(\rx_lite|rx_data [3]),
	.datab(\rx_lite|rx_data [4]),
	.datac(\rx_lite|rx_data [6]),
	.datad(\rx_lite|rx_data [5]),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|Equal0~0 .lut_mask = 16'h8000;
defparam \u0|st_bytes_to_packets_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cyclone10lp_lcell_comb \rx_lite|rx_data~1 (
// Equation(s):
// \rx_lite|rx_data~1_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [3])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(\rx_lite|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_lite|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~1 .lut_mask = 16'hC0C0;
defparam \rx_lite|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \rx_lite|rx_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[2] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cyclone10lp_lcell_comb \rx_lite|rx_data~7 (
// Equation(s):
// \rx_lite|rx_data~7_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [2])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(\rx_lite|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_lite|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~7 .lut_mask = 16'hC0C0;
defparam \rx_lite|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \rx_lite|rx_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[1] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|Equal2~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|Equal2~0_combout  = (!\rx_lite|rx_data [7] & (\u0|st_bytes_to_packets_0|Equal0~0_combout  & (\rx_lite|rx_data [2] & !\rx_lite|rx_data [1])))

	.dataa(\rx_lite|rx_data [7]),
	.datab(\u0|st_bytes_to_packets_0|Equal0~0_combout ),
	.datac(\rx_lite|rx_data [2]),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|Equal2~0 .lut_mask = 16'h0040;
defparam \u0|st_bytes_to_packets_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cyclone10lp_lcell_comb \rx_lite|rx_data~9 (
// Equation(s):
// \rx_lite|rx_data~9_combout  = (\rx_lite|rx_data~0_combout  & \rx_lite|rx_data [1])

	.dataa(gnd),
	.datab(\rx_lite|rx_data~0_combout ),
	.datac(gnd),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\rx_lite|rx_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \rx_lite|rx_data~9 .lut_mask = 16'hCC00;
defparam \rx_lite|rx_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \rx_lite|rx_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rx_lite|rx_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_lite|rx_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_lite|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_lite|rx_data[0] .is_wysiwyg = "true";
defparam \rx_lite|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|received_esc~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|received_esc~0_combout  = (\u0|st_bytes_to_packets_0|received_esc~q  & (((!\u0|packets_to_master_0|p2f|enable~0_combout )))) # (!\u0|st_bytes_to_packets_0|received_esc~q  & (\u0|st_bytes_to_packets_0|Equal2~0_combout  & 
// (\rx_lite|rx_data [0] & \u0|packets_to_master_0|p2f|enable~0_combout )))

	.dataa(\u0|st_bytes_to_packets_0|Equal2~0_combout ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|received_esc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|received_esc~0 .lut_mask = 16'h08F0;
defparam \u0|st_bytes_to_packets_0|received_esc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \u0|st_bytes_to_packets_0|received_esc (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|received_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|received_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|received_esc .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|received_esc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|Equal0~1 (
// Equation(s):
// \u0|st_bytes_to_packets_0|Equal0~1_combout  = (!\rx_lite|rx_data [7] & (!\rx_lite|rx_data [2] & (\u0|st_bytes_to_packets_0|Equal0~0_combout  & \rx_lite|rx_data [1])))

	.dataa(\rx_lite|rx_data [7]),
	.datab(\rx_lite|rx_data [2]),
	.datac(\u0|st_bytes_to_packets_0|Equal0~0_combout ),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|Equal0~1 .lut_mask = 16'h1000;
defparam \u0|st_bytes_to_packets_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|received_channel~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|received_channel~0_combout  = (\u0|st_bytes_to_packets_0|received_channel~q  & ((\u0|st_bytes_to_packets_0|Equal0~1_combout ) # ((\u0|st_bytes_to_packets_0|Equal2~0_combout )))) # (!\u0|st_bytes_to_packets_0|received_channel~q  & 
// (((!\rx_lite|rx_data [0] & \u0|st_bytes_to_packets_0|Equal2~0_combout ))))

	.dataa(\u0|st_bytes_to_packets_0|Equal0~1_combout ),
	.datab(\rx_lite|rx_data [0]),
	.datac(\u0|st_bytes_to_packets_0|received_channel~q ),
	.datad(\u0|st_bytes_to_packets_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|received_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|received_channel~0 .lut_mask = 16'hF3A0;
defparam \u0|st_bytes_to_packets_0|received_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|received_channel~1 (
// Equation(s):
// \u0|st_bytes_to_packets_0|received_channel~1_combout  = (!\u0|st_bytes_to_packets_0|received_esc~q  & \u0|st_bytes_to_packets_0|received_channel~0_combout )

	.dataa(gnd),
	.datab(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|received_channel~0_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|received_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|received_channel~1 .lut_mask = 16'h3300;
defparam \u0|st_bytes_to_packets_0|received_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \u0|st_bytes_to_packets_0|received_channel (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|received_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|received_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|received_channel .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|received_channel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_valid~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_valid~0_combout  = (\rx_lite|rx_data [7]) # (\u0|st_bytes_to_packets_0|received_esc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_data [7]),
	.datad(\u0|st_bytes_to_packets_0|received_esc~q ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_valid~0 .lut_mask = 16'hFFF0;
defparam \u0|st_bytes_to_packets_0|out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_valid~1 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_valid~1_combout  = (\u0|st_bytes_to_packets_0|out_valid~0_combout ) # ((\rx_lite|rx_data [1] $ (!\rx_lite|rx_data [2])) # (!\u0|st_bytes_to_packets_0|Equal0~0_combout ))

	.dataa(\rx_lite|rx_data [1]),
	.datab(\u0|st_bytes_to_packets_0|out_valid~0_combout ),
	.datac(\rx_lite|rx_data [2]),
	.datad(\u0|st_bytes_to_packets_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_valid~1 .lut_mask = 16'hEDFF;
defparam \u0|st_bytes_to_packets_0|out_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_channel[7]~2 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_channel[7]~2_combout  = (\u0|packets_to_master_0|p2f|in_ready_0~q  & (\u0|st_bytes_to_packets_0|received_channel~q  & (\rx_lite|rx_ready~q  & \u0|st_bytes_to_packets_0|out_valid~1_combout )))

	.dataa(\u0|packets_to_master_0|p2f|in_ready_0~q ),
	.datab(\u0|st_bytes_to_packets_0|received_channel~q ),
	.datac(\rx_lite|rx_ready~q ),
	.datad(\u0|st_bytes_to_packets_0|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[7]~2 .lut_mask = 16'h8000;
defparam \u0|st_bytes_to_packets_0|out_channel[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \u0|st_bytes_to_packets_0|out_channel[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[7] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \u0|st_bytes_to_packets_0|out_channel[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[6] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \u0|st_bytes_to_packets_0|out_channel[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[0] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_data[5]~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_data[5]~0_combout  = \u0|st_bytes_to_packets_0|received_esc~q  $ (\rx_lite|rx_data [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datad(\rx_lite|rx_data [5]),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_data[5]~0 .lut_mask = 16'h0FF0;
defparam \u0|st_bytes_to_packets_0|out_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_channel[5]~feeder (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_channel[5]~feeder_combout  = \u0|st_bytes_to_packets_0|out_data[5]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_channel[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|st_bytes_to_packets_0|out_channel[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \u0|st_bytes_to_packets_0|out_channel[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|out_channel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[5] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|enable~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|enable~1_combout  = (!\u0|st_bytes_to_packets_0|out_channel [7] & (!\u0|st_bytes_to_packets_0|out_channel [6] & (!\u0|st_bytes_to_packets_0|out_channel [0] & !\u0|st_bytes_to_packets_0|out_channel [5])))

	.dataa(\u0|st_bytes_to_packets_0|out_channel [7]),
	.datab(\u0|st_bytes_to_packets_0|out_channel [6]),
	.datac(\u0|st_bytes_to_packets_0|out_channel [0]),
	.datad(\u0|st_bytes_to_packets_0|out_channel [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|enable~1 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_channel[3]~feeder (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_channel[3]~feeder_combout  = \rx_lite|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_channel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|st_bytes_to_packets_0|out_channel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \u0|st_bytes_to_packets_0|out_channel[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|out_channel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[3] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \u0|st_bytes_to_packets_0|out_channel[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[2] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \u0|st_bytes_to_packets_0|out_channel[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[1] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \u0|st_bytes_to_packets_0|out_channel[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|st_bytes_to_packets_0|out_channel[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_channel[4] .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_channel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|enable~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|enable~2_combout  = (!\u0|st_bytes_to_packets_0|out_channel [3] & (!\u0|st_bytes_to_packets_0|out_channel [2] & (!\u0|st_bytes_to_packets_0|out_channel [1] & !\u0|st_bytes_to_packets_0|out_channel [4])))

	.dataa(\u0|st_bytes_to_packets_0|out_channel [3]),
	.datab(\u0|st_bytes_to_packets_0|out_channel [2]),
	.datac(\u0|st_bytes_to_packets_0|out_channel [1]),
	.datad(\u0|st_bytes_to_packets_0|out_channel [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|enable~2 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|enable~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|enable~3_combout  = (\u0|packets_to_master_0|p2f|enable~1_combout  & \u0|packets_to_master_0|p2f|enable~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|enable~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|enable~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|enable~3 .lut_mask = 16'hF000;
defparam \u0|packets_to_master_0|p2f|enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|enable (
// Equation(s):
// \u0|packets_to_master_0|p2f|enable~combout  = (\u0|packets_to_master_0|p2f|enable~0_combout  & (\u0|packets_to_master_0|p2f|enable~3_combout  & (!\u0|st_bytes_to_packets_0|received_channel~q  & \u0|st_bytes_to_packets_0|out_valid~1_combout )))

	.dataa(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|enable~3_combout ),
	.datac(\u0|st_bytes_to_packets_0|received_channel~q ),
	.datad(\u0|st_bytes_to_packets_0|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|enable~combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|enable .lut_mask = 16'h0800;
defparam \u0|packets_to_master_0|p2f|enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|command[5]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|command[5]~feeder_combout  = \u0|st_bytes_to_packets_0|out_data[5]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|command[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|command[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N31
dffeas \u0|packets_to_master_0|p2f|command[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|command[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|command[6]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|command[6]~feeder_combout  = \rx_lite|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [6]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|command[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|command[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N21
dffeas \u0|packets_to_master_0|p2f|command[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|command[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N27
dffeas \u0|packets_to_master_0|p2f|command[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N17
dffeas \u0|packets_to_master_0|p2f|command[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal2~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal2~0_combout  = (!\u0|packets_to_master_0|p2f|command [5] & (!\u0|packets_to_master_0|p2f|command [6] & (!\u0|packets_to_master_0|p2f|command [7] & !\u0|packets_to_master_0|p2f|command [3])))

	.dataa(\u0|packets_to_master_0|p2f|command [5]),
	.datab(\u0|packets_to_master_0|p2f|command [6]),
	.datac(\u0|packets_to_master_0|p2f|command [7]),
	.datad(\u0|packets_to_master_0|p2f|command [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal2~0 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N19
dffeas \u0|packets_to_master_0|p2f|command[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y24_N13
dffeas \u0|packets_to_master_0|p2f|command[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal2~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal2~1_combout  = (\u0|packets_to_master_0|p2f|Equal2~0_combout  & (!\u0|packets_to_master_0|p2f|command [1] & !\u0|packets_to_master_0|p2f|command [0]))

	.dataa(\u0|packets_to_master_0|p2f|Equal2~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|command [1]),
	.datac(\u0|packets_to_master_0|p2f|command [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal2~1 .lut_mask = 16'h0202;
defparam \u0|packets_to_master_0|p2f|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N1
dffeas \u0|packets_to_master_0|p2f|command[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~68 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~68_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\u0|packets_to_master_0|p2f|Equal2~1_combout  & (\u0|packets_to_master_0|p2f|command [4] & \u0|packets_to_master_0|p2f|enable~combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datab(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|command [4]),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~68 .lut_mask = 16'h8000;
defparam \u0|packets_to_master_0|p2f|state~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0~combout  = 
// !\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~48 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~48_combout  = (!\u0|packets_to_master_0|p2f|state.GET_SIZE1~q  & (!\u0|packets_to_master_0|p2f|state.GET_ADDR1~q  & (!\u0|packets_to_master_0|p2f|state.GET_EXTRA~q  & !\u0|packets_to_master_0|p2f|state.GET_SIZE2~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_EXTRA~q ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~48 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~49 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~49_combout  = (!\u0|packets_to_master_0|p2f|state.GET_ADDR3~q  & (!\u0|packets_to_master_0|p2f|state.GET_ADDR2~q  & \u0|packets_to_master_0|p2f|state~48_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR3~q ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR2~q ),
	.datac(\u0|packets_to_master_0|p2f|state~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~49 .lut_mask = 16'h1010;
defparam \u0|packets_to_master_0|p2f|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~50 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~50_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & ((\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ) # (!\u0|packets_to_master_0|p2f|state~49_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state~49_combout ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~50 .lut_mask = 16'hF500;
defparam \u0|packets_to_master_0|p2f|state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \u0|packets_to_master_0|p2f|command[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|command[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~45 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~45_combout  = (\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q  & (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q )) # 
// (!\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q  & (((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|command [2]))))

	.dataa(\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|command [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~45 .lut_mask = 16'h7222;
defparam \u0|packets_to_master_0|p2f|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~0_combout  = \u0|packets_to_master_0|p2f|counter [0] $ (VCC)
// \u0|packets_to_master_0|p2f|Add0~1  = CARRY(\u0|packets_to_master_0|p2f|counter [0])

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add0~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~0 .lut_mask = 16'h55AA;
defparam \u0|packets_to_master_0|p2f|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~2_combout  = (\u0|packets_to_master_0|p2f|counter [1] & (!\u0|packets_to_master_0|p2f|Add0~1 )) # (!\u0|packets_to_master_0|p2f|counter [1] & ((\u0|packets_to_master_0|p2f|Add0~1 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~3  = CARRY((!\u0|packets_to_master_0|p2f|Add0~1 ) # (!\u0|packets_to_master_0|p2f|counter [1]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector36~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector36~0_combout  = (\u0|packets_to_master_0|p2f|Add0~2_combout  & (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & \u0|packets_to_master_0|p2f|enable~combout ))

	.dataa(\u0|packets_to_master_0|p2f|Add0~2_combout ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector36~0 .lut_mask = 16'hA000;
defparam \u0|packets_to_master_0|p2f|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~21 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~21_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & !\u0|packets_to_master_0|p2f|enable~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~21 .lut_mask = 16'h00F0;
defparam \u0|packets_to_master_0|p2f|counter[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~20_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Equal2~1_combout ) # (!\u0|packets_to_master_0|p2f|enable~combout )))

	.dataa(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|enable~combout ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~20 .lut_mask = 16'hAF00;
defparam \u0|packets_to_master_0|p2f|counter[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~54 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~54_combout  = (!\u0|packets_to_master_0|p2f|always1~0_combout  & ((\u0|packets_to_master_0|p2f|state~53_combout  & (\u0|packets_to_master_0|p2f|state~42_combout )) # (!\u0|packets_to_master_0|p2f|state~53_combout  & 
// ((\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q )))))

	.dataa(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|state~42_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|state~53_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~54 .lut_mask = 16'h4450;
defparam \u0|packets_to_master_0|p2f|state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N9
dffeas \u0|packets_to_master_0|p2f|state.WRITE_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~54_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.WRITE_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.WRITE_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|WideOr7~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|WideOr7~0_combout  = (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & !\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q 
// )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|WideOr7~0 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[2]~31 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[2]~31_combout  = (\u0|packets_to_master_0|p2f|counter[11]~21_combout ) # ((\u0|packets_to_master_0|p2f|counter[11]~20_combout ) # ((!\u0|packets_to_master_0|p2f|state.GET_SIZE2~q  & 
// \u0|packets_to_master_0|p2f|WideOr7~0_combout )))

	.dataa(\u0|packets_to_master_0|p2f|counter[11]~21_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter[11]~20_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.datad(\u0|packets_to_master_0|p2f|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[2]~31 .lut_mask = 16'hEFEE;
defparam \u0|packets_to_master_0|p2f|counter[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_endofpacket~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_endofpacket~0_combout  = (\u0|st_bytes_to_packets_0|out_endofpacket~q ) # ((!\u0|st_bytes_to_packets_0|received_esc~q  & (\u0|st_bytes_to_packets_0|Equal0~1_combout  & \rx_lite|rx_data [0])))

	.dataa(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datab(\u0|st_bytes_to_packets_0|Equal0~1_combout ),
	.datac(\rx_lite|rx_data [0]),
	.datad(\u0|st_bytes_to_packets_0|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_endofpacket~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_endofpacket~0 .lut_mask = 16'hFF40;
defparam \u0|st_bytes_to_packets_0|out_endofpacket~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_endofpacket~1 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_endofpacket~1_combout  = (\u0|st_bytes_to_packets_0|out_endofpacket~0_combout  & (((\u0|st_bytes_to_packets_0|received_channel~q ) # (!\u0|st_bytes_to_packets_0|out_valid~1_combout )) # 
// (!\u0|packets_to_master_0|p2f|enable~0_combout )))

	.dataa(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.datab(\u0|st_bytes_to_packets_0|out_endofpacket~0_combout ),
	.datac(\u0|st_bytes_to_packets_0|received_channel~q ),
	.datad(\u0|st_bytes_to_packets_0|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_endofpacket~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_endofpacket~1 .lut_mask = 16'hC4CC;
defparam \u0|st_bytes_to_packets_0|out_endofpacket~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \u0|st_bytes_to_packets_0|out_endofpacket (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|out_endofpacket~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_endofpacket .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector39~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector39~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (((\u0|packets_to_master_0|p2f|last_trans~q ) # (\u0|st_bytes_to_packets_0|out_endofpacket~q )))) # 
// (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (!\u0|packets_to_master_0|p2f|state.GET_ADDR1~q  & (\u0|packets_to_master_0|p2f|last_trans~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|last_trans~q ),
	.datad(\u0|st_bytes_to_packets_0|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector39~0 .lut_mask = 16'hDCD0;
defparam \u0|packets_to_master_0|p2f|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \u0|packets_to_master_0|p2f|last_trans (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|last_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|last_trans .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|last_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~0_combout  = (\u0|packets_to_master_0|p2f|command [2] & (\u0|packets_to_master_0|p2f|address [2] $ (VCC))) # (!\u0|packets_to_master_0|p2f|command [2] & (\u0|packets_to_master_0|p2f|address [2] & VCC))
// \u0|packets_to_master_0|p2f|Add2~1  = CARRY((\u0|packets_to_master_0|p2f|command [2] & \u0|packets_to_master_0|p2f|address [2]))

	.dataa(\u0|packets_to_master_0|p2f|command [2]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add2~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add2~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~0 .lut_mask = 16'h6688;
defparam \u0|packets_to_master_0|p2f|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector69~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector69~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\rx_lite|rx_data [2])) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Add2~0_combout )))

	.dataa(gnd),
	.datab(\rx_lite|rx_data [2]),
	.datac(\u0|packets_to_master_0|p2f|Add2~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector69~0 .lut_mask = 16'hCCF0;
defparam \u0|packets_to_master_0|p2f|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|WideOr14~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|WideOr14~0_combout  = (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & !\u0|packets_to_master_0|p2f|state.GET_ADDR4~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|WideOr14~0 .lut_mask = 16'h0033;
defparam \u0|packets_to_master_0|p2f|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~2_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|Add2~1 )) # (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|packets_to_master_0|p2f|Add2~1 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add2~3  = CARRY((!\u0|packets_to_master_0|p2f|Add2~1 ) # (!\u0|packets_to_master_0|p2f|address [3]))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add2~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add2~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add2~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~2 .lut_mask = 16'h5A5F;
defparam \u0|packets_to_master_0|p2f|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~4_combout  = (\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|Add2~3  $ (GND))) # (!\u0|packets_to_master_0|p2f|address [4] & (!\u0|packets_to_master_0|p2f|Add2~3  & VCC))
// \u0|packets_to_master_0|p2f|Add2~5  = CARRY((\u0|packets_to_master_0|p2f|address [4] & !\u0|packets_to_master_0|p2f|Add2~3 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add2~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add2~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add2~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~4 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector67~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector67~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\rx_lite|rx_data [4])) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Add2~4_combout )))

	.dataa(\rx_lite|rx_data [4]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|Add2~4_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector67~0 .lut_mask = 16'hAAF0;
defparam \u0|packets_to_master_0|p2f|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \u0|packets_to_master_0|p2f|address[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~6_combout  = (\u0|packets_to_master_0|p2f|address [5] & (!\u0|packets_to_master_0|p2f|Add2~5 )) # (!\u0|packets_to_master_0|p2f|address [5] & ((\u0|packets_to_master_0|p2f|Add2~5 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add2~7  = CARRY((!\u0|packets_to_master_0|p2f|Add2~5 ) # (!\u0|packets_to_master_0|p2f|address [5]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add2~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add2~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add2~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~6 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector66~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector66~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\rx_lite|rx_data [5] $ (\u0|st_bytes_to_packets_0|received_esc~q )))) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & 
// (\u0|packets_to_master_0|p2f|Add2~6_combout ))

	.dataa(\u0|packets_to_master_0|p2f|Add2~6_combout ),
	.datab(\rx_lite|rx_data [5]),
	.datac(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector66~0 .lut_mask = 16'h3CAA;
defparam \u0|packets_to_master_0|p2f|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \u0|packets_to_master_0|p2f|address[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~8_combout  = (\u0|packets_to_master_0|p2f|address [6] & (\u0|packets_to_master_0|p2f|Add2~7  $ (GND))) # (!\u0|packets_to_master_0|p2f|address [6] & (!\u0|packets_to_master_0|p2f|Add2~7  & VCC))
// \u0|packets_to_master_0|p2f|Add2~9  = CARRY((\u0|packets_to_master_0|p2f|address [6] & !\u0|packets_to_master_0|p2f|Add2~7 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add2~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add2~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add2~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~8 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector65~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector65~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\rx_lite|rx_data [6])) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Add2~8_combout )))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datac(\rx_lite|rx_data [6]),
	.datad(\u0|packets_to_master_0|p2f|Add2~8_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector65~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N3
dffeas \u0|packets_to_master_0|p2f|address[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add2~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add2~10_combout  = \u0|packets_to_master_0|p2f|Add2~9  $ (\u0|packets_to_master_0|p2f|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(\u0|packets_to_master_0|p2f|Add2~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add2~10 .lut_mask = 16'h0FF0;
defparam \u0|packets_to_master_0|p2f|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector64~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector64~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\rx_lite|rx_data [7])) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Add2~10_combout )))

	.dataa(gnd),
	.datab(\rx_lite|rx_data [7]),
	.datac(\u0|packets_to_master_0|p2f|Add2~10_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector64~0 .lut_mask = 16'hCCF0;
defparam \u0|packets_to_master_0|p2f|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \u0|packets_to_master_0|p2f|address[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_data[92]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[92]~0_combout  = ((\u0|packets_to_master_0|p2f|address [6] & ((\u0|packets_to_master_0|p2f|address [5]) # (!\u0|packets_to_master_0|p2f|write~q )))) # (!\u0|packets_to_master_0|p2f|address [7])

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[92]~0 .lut_mask = 16'hA2FF;
defparam \u0|mm_interconnect_0|router|src_data[92]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = (\u0|packets_to_master_0|p2f|address [6] & (\u0|packets_to_master_0|p2f|address [4] & (!\u0|packets_to_master_0|p2f|address [5] & \u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[5]~1_combout  = (\u0|packets_to_master_0|p2f|address [7]) # ((!\u0|mm_interconnect_0|router|always1~0_combout  & ((\u0|packets_to_master_0|p2f|address [6]) # (!\u0|packets_to_master_0|p2f|write~q ))))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|write~q ),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[5]~1 .lut_mask = 16'hFF23;
defparam \u0|mm_interconnect_0|router|src_channel[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector109~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector109~0_combout  = (!\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q  & ((\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ) # (\u0|packets_to_master_0|p2f|read~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|read~q ),
	.datad(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector109~0 .lut_mask = 16'h00FA;
defparam \u0|packets_to_master_0|p2f|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector109~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector109~1_combout  = (\u0|packets_to_master_0|p2f|Selector109~0_combout ) # ((!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & (\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q  & 
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.datad(\u0|packets_to_master_0|p2f|Selector109~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector109~1 .lut_mask = 16'hFF40;
defparam \u0|packets_to_master_0|p2f|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N27
dffeas \u0|packets_to_master_0|p2f|read (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_data[90]~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[90]~1_combout  = (\u0|packets_to_master_0|p2f|read~q  & (\u0|packets_to_master_0|p2f|address [5] & (!\u0|packets_to_master_0|p2f|address [4] & !\u0|packets_to_master_0|p2f|address [7])))

	.dataa(\u0|packets_to_master_0|p2f|read~q ),
	.datab(\u0|packets_to_master_0|p2f|address [5]),
	.datac(\u0|packets_to_master_0|p2f|address [4]),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[90]~1 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|router|src_data[90]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  = (\u0|packets_to_master_0|p2f|address [6] & (\u0|mm_interconnect_0|router|src_data[90]~1_combout  & !\u0|packets_to_master_0|p2f|address [3]))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .lut_mask = 16'h0808;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[5]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[5]~0_combout  = (!\u0|packets_to_master_0|p2f|address [6] & (!\u0|packets_to_master_0|p2f|address [5] & \u0|packets_to_master_0|p2f|address [7]))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|address [5]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[5]~0 .lut_mask = 16'h1100;
defparam \u0|mm_interconnect_0|router|src_channel[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[5]~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[5]~2_combout  = (\u0|mm_interconnect_0|router|src_channel[5]~0_combout ) # ((\u0|mm_interconnect_0|router|src_data[92]~0_combout  & (\u0|mm_interconnect_0|router|src_channel[5]~1_combout  & 
// !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[5]~1_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datad(\u0|mm_interconnect_0|router|src_channel[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[5]~2 .lut_mask = 16'hFF08;
defparam \u0|mm_interconnect_0|router|src_channel[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout  = (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout  & 
// (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & (\u0|packets_to_master_0|p2f|read~q  & !\u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|packets_to_master_0|p2f|read~q ),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N23
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & \u0|packets_to_master_0|p2f|read~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout ) # ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.datac(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFCDC;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~1_combout  = (\u0|packets_to_master_0|p2f|address [6] & (\u0|packets_to_master_0|p2f|write~q  & (!\u0|packets_to_master_0|p2f|address [5] & \u0|packets_to_master_0|p2f|address [7])))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~1 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout  & (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0] & 
// (\u0|mm_interconnect_0|router|always1~1_combout  & !\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hBAFA;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|router|always1~1_combout  & \u0|packets_to_master_0|p2f|read~q )))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout )))) # 
// (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q )) # 
// (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hFB40;
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & (\u0|packets_to_master_0|p2f|read~q  & (\u0|mm_interconnect_0|router|always1~0_combout  
// & !\u0|packets_to_master_0|p2f|address [7])))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datab(\u0|packets_to_master_0|p2f|read~q ),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hEAFA;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F8;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout  = (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout  & 
// (\u0|mm_interconnect_0|router|always1~0_combout  & !\u0|packets_to_master_0|p2f|address [7])))

	.dataa(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[1][107]~q ),
	.datad(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout )))) # 
// (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q )) # 
// (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hFB40;
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q  & ((\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]) 
// # ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q  & \u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q  & 
// (\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q  & (\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.datab(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem[0][107]~q ),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~2_combout  = (!\u0|packets_to_master_0|p2f|address [7] & (\u0|packets_to_master_0|p2f|write~q  & !\u0|packets_to_master_0|p2f|address [6]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [7]),
	.datac(\u0|packets_to_master_0|p2f|write~q ),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~2 .lut_mask = 16'h0030;
defparam \u0|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout  = (\u0|mm_interconnect_0|router|always1~2_combout  & (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1] & \u0|packets_to_master_0|p2f|read~q )))

	.dataa(\u0|mm_interconnect_0|router|always1~2_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N9
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout ) # ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout  & \u0|mm_interconnect_0|router|always1~2_combout )))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.datad(\u0|mm_interconnect_0|router|always1~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hFF70;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N31
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1])

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF5F5;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout )) # 
// (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ))) # 
// (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hB8AA;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N3
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~0_combout  = (\u0|packets_to_master_0|p2f|address [7] & (\u0|packets_to_master_0|p2f|address [5] & !\u0|packets_to_master_0|p2f|address [6]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [7]),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h00C0;
defparam \u0|mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q  & !\u0|packets_to_master_0|p2f|write~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0 .lut_mask = 16'h00F0;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout  = (\u0|mm_interconnect_0|router|Equal4~0_combout  & (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout  & 
// ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [1]) # (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0 .lut_mask = 16'h8808;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0] & (!\u0|pwm_decoder_0|avs_s0_waitrequest~q  & 
// (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout )))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hFF70;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|avs_s0_waitrequest~0 (
// Equation(s):
// \u0|pwm_decoder_0|avs_s0_waitrequest~0_combout  = \u0|pwm_decoder_0|avs_s0_waitrequest~q  $ (((!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|avs_s0_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_waitrequest~0 .lut_mask = 16'hC3F0;
defparam \u0|pwm_decoder_0|avs_s0_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \u0|pwm_decoder_0|avs_s0_waitrequest (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|avs_s0_waitrequest~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_waitrequest .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout  & (!\u0|pwm_decoder_0|avs_s0_waitrequest~q  & 
// !\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ),
	.datac(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 .lut_mask = 16'h000C;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|write~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[1][107]~q ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q )))) # 
// (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hFD20;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q  & ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]) 
// # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q )))) # (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q  & 
// (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem[0][107]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ) # ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3F3;
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q )))) # 
// (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hFD20;
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N7
dffeas \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N5
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used 
// [0] & ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]) # (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h4050;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h4000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used 
// [1] & ((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF70;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  = (!\u0|packets_to_master_0|p2f|address [3] & \u0|packets_to_master_0|p2f|address [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout  & \u0|mm_interconnect_0|router|src_data[90]~1_combout )))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1_combout ),
	.datad(\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  & ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3 .lut_mask = 16'h80A0;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout  & 
// !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0])

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout  = (\u0|packets_to_master_0|p2f|write~q  & (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 .lut_mask = 16'h00C0;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] $ (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~3_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .lut_mask = 16'h0AA0;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ (((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ) # 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 .lut_mask = 16'hF9F5;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  = (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout  & 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  & ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [4]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h4050;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N21
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// (((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout )))) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used 
// [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q )) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout 
// )))))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 16'hFB40;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2_combout  = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q  & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q )))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q  & 
// (((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1_combout ) # 
// ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0_combout ) # (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2_combout ))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~1_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3 .lut_mask = 16'hFFEE;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout  = (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1] & (!\u0|packets_to_master_0|p2f|address [7] & (\u0|packets_to_master_0|p2f|write~q  & 
// !\u0|packets_to_master_0|p2f|address [6])))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|packets_to_master_0|p2f|address [7]),
	.datac(\u0|packets_to_master_0|p2f|write~q ),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0 .lut_mask = 16'h0010;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ) # ((!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|always1~0_combout  & 
// !\u0|packets_to_master_0|p2f|address [7])))

	.dataa(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hCCDC;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (!\u0|pwm_decoder_0|avs_s0_waitrequest~q  & (\u0|packets_to_master_0|p2f|address [7] & (\u0|packets_to_master_0|p2f|address [5] & !\u0|packets_to_master_0|p2f|address [6])))

	.dataa(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.datab(\u0|packets_to_master_0|p2f|address [7]),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (((\u0|mm_interconnect_0|router|always1~1_combout  & !\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1])) # 
// (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]))) # (!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (((\u0|mm_interconnect_0|router|always1~1_combout  & !\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'h22F2;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout  & !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~2_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'hEEFE;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cyclone10lp_lcell_comb \u0|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \u0|timer_0|period_l_wr_strobe~0_combout  = (\u0|mm_interconnect_0|router|src_channel[5]~2_combout  & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ))

	.dataa(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_wr_strobe~0 .lut_mask = 16'h2020;
defparam \u0|timer_0|period_l_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & \u0|timer_0|period_l_wr_strobe~0_combout ))))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datad(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0 .lut_mask = 16'hA888;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0_combout  = \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout  $ 
// (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0] $ (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0]),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0 .lut_mask = 16'hA55A;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N29
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout  & 
// (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q  & ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0])))) # (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout  & 
// ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ) # ((!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0] & 
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ))))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|response_sink_accepted~3_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|pending_response_count [0]),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|nonposted_cmd_accepted~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0 .lut_mask = 16'hF170;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N9
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = (\u0|packets_to_master_0|p2f|read~q  & ((\u0|packets_to_master_0|p2f|write~q ) # ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [5]) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ))))

	.dataa(\u0|packets_to_master_0|p2f|write~q ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [5]),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'hEF00;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|router|src_channel[5]~2_combout  & (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h32F0;
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout  = \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] $ (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0])

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0 .lut_mask = 16'h6666;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout  & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout  & 
// (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & \u0|timer_0|period_l_wr_strobe~0_combout )))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datad(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ (\u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h50A0;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\u0|mm_interconnect_0|router|src_channel[5]~2_combout  & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0 .lut_mask = 16'h00F0;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|address[3]~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|address[3]~1_combout  = (\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & (((!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout )) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|address[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[3]~1 .lut_mask = 16'h10F0;
defparam \u0|packets_to_master_0|p2f|address[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|address[3]~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|address[3]~2_combout  = (!\u0|packets_to_master_0|p2f|address[3]~0_combout  & (!\u0|packets_to_master_0|p2f|address[3]~1_combout  & ((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ) # 
// (!\u0|packets_to_master_0|p2f|WideOr14~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|WideOr14~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|address[3]~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|address[3]~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[3]~2 .lut_mask = 16'h0301;
defparam \u0|packets_to_master_0|p2f|address[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \u0|packets_to_master_0|p2f|address[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector68~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector68~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (\rx_lite|rx_data [3])) # (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & ((\u0|packets_to_master_0|p2f|Add2~2_combout )))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datac(\rx_lite|rx_data [3]),
	.datad(\u0|packets_to_master_0|p2f|Add2~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector68~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \u0|packets_to_master_0|p2f|address[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|address[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_data[90]~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[90]~2_combout  = (\u0|packets_to_master_0|p2f|address [7] & (((!\u0|packets_to_master_0|p2f|address [5])))) # (!\u0|packets_to_master_0|p2f|address [7] & (!\u0|packets_to_master_0|p2f|address [6] & 
// (!\u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[90]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[90]~2 .lut_mask = 16'h0F11;
defparam \u0|mm_interconnect_0|router|src_data[90]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_data[90]~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[90]~3_combout  = (\u0|mm_interconnect_0|router|src_data[90]~2_combout ) # ((\u0|packets_to_master_0|p2f|address [6] & ((\u0|packets_to_master_0|p2f|address [3]) # (!\u0|mm_interconnect_0|router|src_data[90]~1_combout 
// ))))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.datac(\u0|mm_interconnect_0|router|src_data[90]~2_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[90]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[90]~3 .lut_mask = 16'hFBF0;
defparam \u0|mm_interconnect_0|router|src_data[90]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N13
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|router|src_data[90]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_channel[5]~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[5]~3_combout  = (\u0|packets_to_master_0|p2f|address [7] & ((\u0|packets_to_master_0|p2f|address [6] & (\u0|packets_to_master_0|p2f|write~q  & !\u0|packets_to_master_0|p2f|address [5])) # 
// (!\u0|packets_to_master_0|p2f|address [6] & ((\u0|packets_to_master_0|p2f|address [5])))))

	.dataa(\u0|packets_to_master_0|p2f|address [6]),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|packets_to_master_0|p2f|address [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[5]~3 .lut_mask = 16'h5800;
defparam \u0|mm_interconnect_0|router|src_channel[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N11
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|router|src_channel[5]~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [0] & ((\u0|mm_interconnect_0|router|src_channel[5]~3_combout  $ 
// (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [1])) # (!\u0|mm_interconnect_0|router|src_data[90]~3_combout ))) # (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [0] & 
// ((\u0|mm_interconnect_0|router|src_data[90]~3_combout ) # (\u0|mm_interconnect_0|router|src_channel[5]~3_combout  $ (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [1]))))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [0]),
	.datab(\u0|mm_interconnect_0|router|src_channel[5]~3_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [1]),
	.datad(\u0|mm_interconnect_0|router|src_data[90]~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1 .lut_mask = 16'h7DBE;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|router|src_data[92]~4 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[92]~4_combout  = (\u0|mm_interconnect_0|router|src_data[92]~0_combout  & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & 
// (!\u0|mm_interconnect_0|router|src_channel[5]~3_combout )) # (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout  & ((\u0|mm_interconnect_0|router|src_channel[5]~1_combout ))))) # 
// (!\u0|mm_interconnect_0|router|src_data[92]~0_combout  & (!\u0|mm_interconnect_0|router|src_channel[5]~3_combout ))

	.dataa(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[5]~3_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.datad(\u0|mm_interconnect_0|router|src_channel[5]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[92]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[92]~4 .lut_mask = 16'h3B31;
defparam \u0|mm_interconnect_0|router|src_data[92]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N25
dffeas \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|router|src_data[92]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2 (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout  & 
// ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1_combout ) # (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [2] $ (\u0|mm_interconnect_0|router|src_data[92]~4_combout ))))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~1_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~0_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_dest_id [2]),
	.datad(\u0|mm_interconnect_0|router|src_data[92]~4_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2 .lut_mask = 16'h8CC8;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest (
// Equation(s):
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ) # (((!\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & 
// !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout )) # (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|suppress_change_dest_id~2_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest .lut_mask = 16'hAFBF;
defparam \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[2]~32 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[2]~32_combout  = (!\u0|packets_to_master_0|p2f|counter[2]~31_combout  & (((\u0|packets_to_master_0|p2f|last_trans~q  & !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout )) # 
// (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q )))

	.dataa(\u0|packets_to_master_0|p2f|counter[2]~31_combout ),
	.datab(\u0|packets_to_master_0|p2f|last_trans~q ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[2]~32 .lut_mask = 16'h0545;
defparam \u0|packets_to_master_0|p2f|counter[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~29 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~29_combout  = (\u0|packets_to_master_0|p2f|command [4] & \rx_lite|rx_data [1])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|command [4]),
	.datac(\rx_lite|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~29 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|p2f|counter~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector71~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector71~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (!\u0|packets_to_master_0|p2f|current_byte [0])) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\rx_lite|rx_data [0])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\rx_lite|rx_data [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector71~0 .lut_mask = 16'h3F0C;
defparam \u0|packets_to_master_0|p2f|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|current_byte[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|current_byte[0]~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (((\u0|packets_to_master_0|p2f|enable~combout )))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ) # ((\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|current_byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|current_byte[0]~0 .lut_mask = 16'hFE54;
defparam \u0|packets_to_master_0|p2f|current_byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \u0|packets_to_master_0|p2f|current_byte[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|current_byte[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~0_combout  = \u0|packets_to_master_0|p2f|counter [0] $ (VCC)
// \u0|packets_to_master_0|p2f|Add3~1  = CARRY(\u0|packets_to_master_0|p2f|counter [0])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add3~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~0 .lut_mask = 16'h33CC;
defparam \u0|packets_to_master_0|p2f|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~2_combout  = (\u0|packets_to_master_0|p2f|counter [1] & (\u0|packets_to_master_0|p2f|Add3~1  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [1] & (!\u0|packets_to_master_0|p2f|Add3~1 ))
// \u0|packets_to_master_0|p2f|Add3~3  = CARRY((!\u0|packets_to_master_0|p2f|counter [1] & !\u0|packets_to_master_0|p2f|Add3~1 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~2 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~0_combout  = \u0|packets_to_master_0|p2f|counter [0] $ (VCC)
// \u0|packets_to_master_0|p2f|Add5~1  = CARRY(\u0|packets_to_master_0|p2f|counter [0])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add5~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~0 .lut_mask = 16'h33CC;
defparam \u0|packets_to_master_0|p2f|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~2_combout  = (\u0|packets_to_master_0|p2f|counter [1] & (!\u0|packets_to_master_0|p2f|Add5~1 )) # (!\u0|packets_to_master_0|p2f|counter [1] & ((\u0|packets_to_master_0|p2f|Add5~1 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add5~3  = CARRY((!\u0|packets_to_master_0|p2f|Add5~1 ) # (!\u0|packets_to_master_0|p2f|counter [1]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~2 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~4_combout  = (\u0|packets_to_master_0|p2f|counter [2] & (\u0|packets_to_master_0|p2f|Add0~3  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [2] & (!\u0|packets_to_master_0|p2f|Add0~3  & VCC))
// \u0|packets_to_master_0|p2f|Add0~5  = CARRY((\u0|packets_to_master_0|p2f|counter [2] & !\u0|packets_to_master_0|p2f|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~4 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~28 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~28_combout  = (\rx_lite|rx_data [2] & \u0|packets_to_master_0|p2f|command [4])

	.dataa(\rx_lite|rx_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|command [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~28 .lut_mask = 16'hAA00;
defparam \u0|packets_to_master_0|p2f|counter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[2]~13 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[2]~13_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~4_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~28_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Add0~4_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~28_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[2]~13 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|p2f|counter[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add1~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add1~0_combout  = \u0|packets_to_master_0|p2f|current_byte [1] $ (\u0|packets_to_master_0|p2f|current_byte [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add1~0 .lut_mask = 16'h0FF0;
defparam \u0|packets_to_master_0|p2f|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N9
dffeas \u0|packets_to_master_0|p2f|current_byte[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Add1~0_combout ),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.sload(!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.ena(\u0|packets_to_master_0|p2f|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|current_byte[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~0_combout  = \u0|packets_to_master_0|p2f|counter [2] $ (VCC)
// \u0|packets_to_master_0|p2f|Add6~1  = CARRY(\u0|packets_to_master_0|p2f|counter [2])

	.dataa(\u0|packets_to_master_0|p2f|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add6~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~0 .lut_mask = 16'h55AA;
defparam \u0|packets_to_master_0|p2f|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~4_combout  = (\u0|packets_to_master_0|p2f|counter [2] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~3 ))) # (!\u0|packets_to_master_0|p2f|counter [2] & (\u0|packets_to_master_0|p2f|Add5~3  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~5  = CARRY((\u0|packets_to_master_0|p2f|counter [2]) # (!\u0|packets_to_master_0|p2f|Add5~3 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~4 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector35~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector35~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|current_byte [0])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// ((\u0|packets_to_master_0|p2f|Add5~4_combout ))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Add6~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|Add6~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add5~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector35~0 .lut_mask = 16'hDC98;
defparam \u0|packets_to_master_0|p2f|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~0_combout  = \u0|packets_to_master_0|p2f|counter [1] $ (VCC)
// \u0|packets_to_master_0|p2f|Add4~1  = CARRY(\u0|packets_to_master_0|p2f|counter [1])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Add4~0_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~1 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~0 .lut_mask = 16'h33CC;
defparam \u0|packets_to_master_0|p2f|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~2_combout  = (\u0|packets_to_master_0|p2f|counter [2] & (\u0|packets_to_master_0|p2f|Add4~1  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [2] & (!\u0|packets_to_master_0|p2f|Add4~1 ))
// \u0|packets_to_master_0|p2f|Add4~3  = CARRY((!\u0|packets_to_master_0|p2f|counter [2] & !\u0|packets_to_master_0|p2f|Add4~1 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~2 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~4_combout  = (\u0|packets_to_master_0|p2f|counter [2] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~3 ))) # (!\u0|packets_to_master_0|p2f|counter [2] & (\u0|packets_to_master_0|p2f|Add3~3  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~5  = CARRY((\u0|packets_to_master_0|p2f|counter [2]) # (!\u0|packets_to_master_0|p2f|Add3~3 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~4 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector35~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector35~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Selector35~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~4_combout ))) # (!\u0|packets_to_master_0|p2f|Selector35~0_combout 
//  & (\u0|packets_to_master_0|p2f|Add4~2_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|Selector35~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|Selector35~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add4~2_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add3~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector35~1 .lut_mask = 16'hEC64;
defparam \u0|packets_to_master_0|p2f|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~35 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~35_combout  = (\u0|packets_to_master_0|p2f|counter [1] & ((\u0|packets_to_master_0|p2f|current_byte [1]) # ((\u0|packets_to_master_0|p2f|counter [0] & \u0|packets_to_master_0|p2f|current_byte [0])))) # 
// (!\u0|packets_to_master_0|p2f|counter [1] & (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0]) # (!\u0|packets_to_master_0|p2f|counter [0]))))

	.dataa(\u0|packets_to_master_0|p2f|counter [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|counter [0]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~35 .lut_mask = 16'hEC8C;
defparam \u0|packets_to_master_0|p2f|counter[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~19 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~19_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (!\u0|packets_to_master_0|p2f|counter[11]~35_combout  & ((!\u0|packets_to_master_0|p2f|Equal0~4_combout )))) # 
// (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (((!\u0|packets_to_master_0|p2f|WideOr14~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|counter[11]~35_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datac(\u0|packets_to_master_0|p2f|WideOr14~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~19 .lut_mask = 16'h0347;
defparam \u0|packets_to_master_0|p2f|counter[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \u0|packets_to_master_0|p2f|counter[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[2]~13_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector35~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~6_combout  = (\u0|packets_to_master_0|p2f|counter [3] & (!\u0|packets_to_master_0|p2f|Add0~5 )) # (!\u0|packets_to_master_0|p2f|counter [3] & ((\u0|packets_to_master_0|p2f|Add0~5 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~7  = CARRY((!\u0|packets_to_master_0|p2f|Add0~5 ) # (!\u0|packets_to_master_0|p2f|counter [3]))

	.dataa(\u0|packets_to_master_0|p2f|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~6 .lut_mask = 16'h5A5F;
defparam \u0|packets_to_master_0|p2f|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~27 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~27_combout  = (\u0|packets_to_master_0|p2f|command [4] & \rx_lite|rx_data [3])

	.dataa(\u0|packets_to_master_0|p2f|command [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~27 .lut_mask = 16'hAA00;
defparam \u0|packets_to_master_0|p2f|counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[3]~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[3]~12_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~6_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~27_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Add0~6_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter~27_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[3]~12 .lut_mask = 16'hAACC;
defparam \u0|packets_to_master_0|p2f|counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~6_combout  = (\u0|packets_to_master_0|p2f|counter [3] & (\u0|packets_to_master_0|p2f|Add5~5  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [3] & (!\u0|packets_to_master_0|p2f|Add5~5 ))
// \u0|packets_to_master_0|p2f|Add5~7  = CARRY((!\u0|packets_to_master_0|p2f|counter [3] & !\u0|packets_to_master_0|p2f|Add5~5 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~6 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~6_combout  = (\u0|packets_to_master_0|p2f|counter [3] & (\u0|packets_to_master_0|p2f|Add3~5  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [3] & (!\u0|packets_to_master_0|p2f|Add3~5 ))
// \u0|packets_to_master_0|p2f|Add3~7  = CARRY((!\u0|packets_to_master_0|p2f|counter [3] & !\u0|packets_to_master_0|p2f|Add3~5 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~6 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~2_combout  = (\u0|packets_to_master_0|p2f|counter [3] & (\u0|packets_to_master_0|p2f|Add6~1  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [3] & (!\u0|packets_to_master_0|p2f|Add6~1 ))
// \u0|packets_to_master_0|p2f|Add6~3  = CARRY((!\u0|packets_to_master_0|p2f|counter [3] & !\u0|packets_to_master_0|p2f|Add6~1 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~1 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~2_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~3 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~2 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~4_combout  = (\u0|packets_to_master_0|p2f|counter [3] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~3 ))) # (!\u0|packets_to_master_0|p2f|counter [3] & (\u0|packets_to_master_0|p2f|Add4~3  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~5  = CARRY((\u0|packets_to_master_0|p2f|counter [3]) # (!\u0|packets_to_master_0|p2f|Add4~3 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~4 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector34~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector34~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0]) # ((\u0|packets_to_master_0|p2f|Add4~4_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Add6~2_combout )))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|Add6~2_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add4~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector34~0 .lut_mask = 16'hBA98;
defparam \u0|packets_to_master_0|p2f|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector34~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector34~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector34~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~6_combout ))) # (!\u0|packets_to_master_0|p2f|Selector34~0_combout 
//  & (\u0|packets_to_master_0|p2f|Add5~6_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|Selector34~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add5~6_combout ),
	.datab(\u0|packets_to_master_0|p2f|Add3~6_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Selector34~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector34~1 .lut_mask = 16'hCFA0;
defparam \u0|packets_to_master_0|p2f|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \u0|packets_to_master_0|p2f|counter[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[3]~12_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector34~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal0~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal0~3_combout  = (!\u0|packets_to_master_0|p2f|counter [3] & !\u0|packets_to_master_0|p2f|counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [3]),
	.datad(\u0|packets_to_master_0|p2f|counter [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal0~3 .lut_mask = 16'h000F;
defparam \u0|packets_to_master_0|p2f|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~30 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~30_combout  = (\u0|packets_to_master_0|p2f|command [4] & \rx_lite|rx_data [0])

	.dataa(\u0|packets_to_master_0|p2f|command [4]),
	.datab(\rx_lite|rx_data [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~30 .lut_mask = 16'h8888;
defparam \u0|packets_to_master_0|p2f|counter~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~18_combout  = (\rx_lite|rx_data [7] & \u0|packets_to_master_0|p2f|command [4])

	.dataa(gnd),
	.datab(\rx_lite|rx_data [7]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|command [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~18 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|p2f|counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~24_combout  = (\u0|packets_to_master_0|p2f|command [4] & \rx_lite|rx_data [6])

	.dataa(\u0|packets_to_master_0|p2f|command [4]),
	.datab(gnd),
	.datac(\rx_lite|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~24 .lut_mask = 16'hA0A0;
defparam \u0|packets_to_master_0|p2f|counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~25 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~25_combout  = (\u0|packets_to_master_0|p2f|command [4] & (\rx_lite|rx_data [5] $ (\u0|st_bytes_to_packets_0|received_esc~q )))

	.dataa(\u0|packets_to_master_0|p2f|command [4]),
	.datab(gnd),
	.datac(\rx_lite|rx_data [5]),
	.datad(\u0|st_bytes_to_packets_0|received_esc~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~25 .lut_mask = 16'h0AA0;
defparam \u0|packets_to_master_0|p2f|counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~26_combout  = (\u0|packets_to_master_0|p2f|command [4] & \rx_lite|rx_data [4])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|command [4]),
	.datac(gnd),
	.datad(\rx_lite|rx_data [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~26 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|p2f|counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~8_combout  = (\u0|packets_to_master_0|p2f|counter [4] & (\u0|packets_to_master_0|p2f|Add0~7  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [4] & (!\u0|packets_to_master_0|p2f|Add0~7  & VCC))
// \u0|packets_to_master_0|p2f|Add0~9  = CARRY((\u0|packets_to_master_0|p2f|counter [4] & !\u0|packets_to_master_0|p2f|Add0~7 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~8 .lut_mask = 16'hA50A;
defparam \u0|packets_to_master_0|p2f|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[4]~11 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[4]~11_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~8_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~26_combout ))

	.dataa(\u0|packets_to_master_0|p2f|counter~26_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~8_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[4]~11 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~6_combout  = (\u0|packets_to_master_0|p2f|counter [4] & (\u0|packets_to_master_0|p2f|Add4~5  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [4] & (!\u0|packets_to_master_0|p2f|Add4~5 ))
// \u0|packets_to_master_0|p2f|Add4~7  = CARRY((!\u0|packets_to_master_0|p2f|counter [4] & !\u0|packets_to_master_0|p2f|Add4~5 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~6 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~4_combout  = (\u0|packets_to_master_0|p2f|counter [4] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~3 ))) # (!\u0|packets_to_master_0|p2f|counter [4] & (\u0|packets_to_master_0|p2f|Add6~3  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~5  = CARRY((\u0|packets_to_master_0|p2f|counter [4]) # (!\u0|packets_to_master_0|p2f|Add6~3 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~3 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~4_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~5 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~4 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~8_combout  = (\u0|packets_to_master_0|p2f|counter [4] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~7 ))) # (!\u0|packets_to_master_0|p2f|counter [4] & (\u0|packets_to_master_0|p2f|Add5~7  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~9  = CARRY((\u0|packets_to_master_0|p2f|counter [4]) # (!\u0|packets_to_master_0|p2f|Add5~7 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~8 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector33~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector33~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|current_byte [0])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// ((\u0|packets_to_master_0|p2f|Add5~8_combout ))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Add6~4_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|Add6~4_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add5~8_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector33~0 .lut_mask = 16'hDC98;
defparam \u0|packets_to_master_0|p2f|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~8_combout  = (\u0|packets_to_master_0|p2f|counter [4] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~7 ))) # (!\u0|packets_to_master_0|p2f|counter [4] & (\u0|packets_to_master_0|p2f|Add3~7  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~9  = CARRY((\u0|packets_to_master_0|p2f|counter [4]) # (!\u0|packets_to_master_0|p2f|Add3~7 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~8 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector33~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector33~1_combout  = (\u0|packets_to_master_0|p2f|Selector33~0_combout  & (((\u0|packets_to_master_0|p2f|Add3~8_combout ) # (!\u0|packets_to_master_0|p2f|current_byte [1])))) # 
// (!\u0|packets_to_master_0|p2f|Selector33~0_combout  & (\u0|packets_to_master_0|p2f|Add4~6_combout  & (\u0|packets_to_master_0|p2f|current_byte [1])))

	.dataa(\u0|packets_to_master_0|p2f|Add4~6_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector33~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Add3~8_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector33~1 .lut_mask = 16'hEC2C;
defparam \u0|packets_to_master_0|p2f|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \u0|packets_to_master_0|p2f|counter[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[4]~11_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector33~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~10_combout  = (\u0|packets_to_master_0|p2f|counter [5] & (!\u0|packets_to_master_0|p2f|Add0~9 )) # (!\u0|packets_to_master_0|p2f|counter [5] & ((\u0|packets_to_master_0|p2f|Add0~9 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~11  = CARRY((!\u0|packets_to_master_0|p2f|Add0~9 ) # (!\u0|packets_to_master_0|p2f|counter [5]))

	.dataa(\u0|packets_to_master_0|p2f|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~10_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~11 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~10 .lut_mask = 16'h5A5F;
defparam \u0|packets_to_master_0|p2f|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[5]~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[5]~10_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~10_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~25_combout ))

	.dataa(\u0|packets_to_master_0|p2f|counter~25_combout ),
	.datab(\u0|packets_to_master_0|p2f|Add0~10_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[5]~10 .lut_mask = 16'hCCAA;
defparam \u0|packets_to_master_0|p2f|counter[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~6_combout  = (\u0|packets_to_master_0|p2f|counter [5] & (\u0|packets_to_master_0|p2f|Add6~5  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [5] & (!\u0|packets_to_master_0|p2f|Add6~5 ))
// \u0|packets_to_master_0|p2f|Add6~7  = CARRY((!\u0|packets_to_master_0|p2f|counter [5] & !\u0|packets_to_master_0|p2f|Add6~5 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~5 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~6_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~7 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~6 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~8_combout  = (\u0|packets_to_master_0|p2f|counter [5] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~7 ))) # (!\u0|packets_to_master_0|p2f|counter [5] & (\u0|packets_to_master_0|p2f|Add4~7  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~9  = CARRY((\u0|packets_to_master_0|p2f|counter [5]) # (!\u0|packets_to_master_0|p2f|Add4~7 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~8 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector32~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector32~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|current_byte [1])))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|Add4~8_combout ))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|Add6~6_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Add6~6_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Add4~8_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector32~0 .lut_mask = 16'hF4A4;
defparam \u0|packets_to_master_0|p2f|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~10_combout  = (\u0|packets_to_master_0|p2f|counter [5] & (\u0|packets_to_master_0|p2f|Add3~9  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [5] & (!\u0|packets_to_master_0|p2f|Add3~9 ))
// \u0|packets_to_master_0|p2f|Add3~11  = CARRY((!\u0|packets_to_master_0|p2f|counter [5] & !\u0|packets_to_master_0|p2f|Add3~9 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~10_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~11 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~10 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~10_combout  = (\u0|packets_to_master_0|p2f|counter [5] & (\u0|packets_to_master_0|p2f|Add5~9  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [5] & (!\u0|packets_to_master_0|p2f|Add5~9 ))
// \u0|packets_to_master_0|p2f|Add5~11  = CARRY((!\u0|packets_to_master_0|p2f|counter [5] & !\u0|packets_to_master_0|p2f|Add5~9 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~10_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~11 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~10 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector32~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector32~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector32~0_combout  & (\u0|packets_to_master_0|p2f|Add3~10_combout )) # (!\u0|packets_to_master_0|p2f|Selector32~0_combout  
// & ((\u0|packets_to_master_0|p2f|Add5~10_combout ))))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Selector32~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Selector32~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add3~10_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add5~10_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector32~1 .lut_mask = 16'hE6C4;
defparam \u0|packets_to_master_0|p2f|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N3
dffeas \u0|packets_to_master_0|p2f|counter[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[5]~10_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector32~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~12_combout  = (\u0|packets_to_master_0|p2f|counter [6] & (\u0|packets_to_master_0|p2f|Add0~11  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [6] & (!\u0|packets_to_master_0|p2f|Add0~11  & VCC))
// \u0|packets_to_master_0|p2f|Add0~13  = CARRY((\u0|packets_to_master_0|p2f|counter [6] & !\u0|packets_to_master_0|p2f|Add0~11 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~11 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~12_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~13 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~12 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[6]~9 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[6]~9_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~12_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~24_combout ))

	.dataa(\u0|packets_to_master_0|p2f|counter~24_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~12_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[6]~9 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|counter[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~10_combout  = (\u0|packets_to_master_0|p2f|counter [6] & (\u0|packets_to_master_0|p2f|Add4~9  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [6] & (!\u0|packets_to_master_0|p2f|Add4~9 ))
// \u0|packets_to_master_0|p2f|Add4~11  = CARRY((!\u0|packets_to_master_0|p2f|counter [6] & !\u0|packets_to_master_0|p2f|Add4~9 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~10_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~11 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~10 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~12_combout  = (\u0|packets_to_master_0|p2f|counter [6] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~11 ))) # (!\u0|packets_to_master_0|p2f|counter [6] & (\u0|packets_to_master_0|p2f|Add3~11  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~13  = CARRY((\u0|packets_to_master_0|p2f|counter [6]) # (!\u0|packets_to_master_0|p2f|Add3~11 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~11 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~12_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~13 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~12 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~8_combout  = (\u0|packets_to_master_0|p2f|counter [6] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~7 ))) # (!\u0|packets_to_master_0|p2f|counter [6] & (\u0|packets_to_master_0|p2f|Add6~7  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~9  = CARRY((\u0|packets_to_master_0|p2f|counter [6]) # (!\u0|packets_to_master_0|p2f|Add6~7 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~7 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~8_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~9 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~8 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~12_combout  = (\u0|packets_to_master_0|p2f|counter [6] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~11 ))) # (!\u0|packets_to_master_0|p2f|counter [6] & (\u0|packets_to_master_0|p2f|Add5~11  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~13  = CARRY((\u0|packets_to_master_0|p2f|counter [6]) # (!\u0|packets_to_master_0|p2f|Add5~11 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~11 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~12_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~13 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~12 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector31~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector31~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// ((\u0|packets_to_master_0|p2f|Add5~12_combout ))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Add6~8_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add6~8_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Add5~12_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector31~0 .lut_mask = 16'hF2C2;
defparam \u0|packets_to_master_0|p2f|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector31~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector31~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Selector31~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~12_combout ))) # 
// (!\u0|packets_to_master_0|p2f|Selector31~0_combout  & (\u0|packets_to_master_0|p2f|Add4~10_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|Selector31~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|Add4~10_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add3~12_combout ),
	.datad(\u0|packets_to_master_0|p2f|Selector31~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector31~1 .lut_mask = 16'hF588;
defparam \u0|packets_to_master_0|p2f|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \u0|packets_to_master_0|p2f|counter[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[6]~9_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector31~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~14_combout  = (\u0|packets_to_master_0|p2f|counter [7] & (!\u0|packets_to_master_0|p2f|Add0~13 )) # (!\u0|packets_to_master_0|p2f|counter [7] & ((\u0|packets_to_master_0|p2f|Add0~13 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~15  = CARRY((!\u0|packets_to_master_0|p2f|Add0~13 ) # (!\u0|packets_to_master_0|p2f|counter [7]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~13 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~14_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~15 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[7]~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[7]~8_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~14_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~18_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|counter~18_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~14_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[7]~8 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|p2f|counter[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~14_combout  = (\u0|packets_to_master_0|p2f|counter [7] & (\u0|packets_to_master_0|p2f|Add5~13  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [7] & (!\u0|packets_to_master_0|p2f|Add5~13 ))
// \u0|packets_to_master_0|p2f|Add5~15  = CARRY((!\u0|packets_to_master_0|p2f|counter [7] & !\u0|packets_to_master_0|p2f|Add5~13 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~13 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~14_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~15 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~14 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~12_combout  = (\u0|packets_to_master_0|p2f|counter [7] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~11 ))) # (!\u0|packets_to_master_0|p2f|counter [7] & (\u0|packets_to_master_0|p2f|Add4~11  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~13  = CARRY((\u0|packets_to_master_0|p2f|counter [7]) # (!\u0|packets_to_master_0|p2f|Add4~11 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~11 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~12_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~13 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~12 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~10_combout  = (\u0|packets_to_master_0|p2f|counter [7] & (\u0|packets_to_master_0|p2f|Add6~9  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [7] & (!\u0|packets_to_master_0|p2f|Add6~9 ))
// \u0|packets_to_master_0|p2f|Add6~11  = CARRY((!\u0|packets_to_master_0|p2f|counter [7] & !\u0|packets_to_master_0|p2f|Add6~9 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~9 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~10_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~11 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~10 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector30~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector30~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Add4~12_combout ) # ((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (((!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|Add6~10_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|Add4~12_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Add6~10_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector30~0 .lut_mask = 16'hADA8;
defparam \u0|packets_to_master_0|p2f|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~14_combout  = (\u0|packets_to_master_0|p2f|counter [7] & (\u0|packets_to_master_0|p2f|Add3~13  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [7] & (!\u0|packets_to_master_0|p2f|Add3~13 ))
// \u0|packets_to_master_0|p2f|Add3~15  = CARRY((!\u0|packets_to_master_0|p2f|counter [7] & !\u0|packets_to_master_0|p2f|Add3~13 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~13 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~14_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~15 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~14 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector30~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector30~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector30~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~14_combout ))) # 
// (!\u0|packets_to_master_0|p2f|Selector30~0_combout  & (\u0|packets_to_master_0|p2f|Add5~14_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|Selector30~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Add5~14_combout ),
	.datac(\u0|packets_to_master_0|p2f|Selector30~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add3~14_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector30~1 .lut_mask = 16'hF858;
defparam \u0|packets_to_master_0|p2f|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \u0|packets_to_master_0|p2f|counter[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[7]~8_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector30~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~16_combout  = (\u0|packets_to_master_0|p2f|counter [8] & (\u0|packets_to_master_0|p2f|Add0~15  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [8] & (!\u0|packets_to_master_0|p2f|Add0~15  & VCC))
// \u0|packets_to_master_0|p2f|Add0~17  = CARRY((\u0|packets_to_master_0|p2f|counter [8] & !\u0|packets_to_master_0|p2f|Add0~15 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~15 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~16_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~17 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~16 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[8]~7 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[8]~7_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~16_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~30_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|counter~30_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~16_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[8]~7 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|p2f|counter[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~16_combout  = (\u0|packets_to_master_0|p2f|counter [8] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~15 ))) # (!\u0|packets_to_master_0|p2f|counter [8] & (\u0|packets_to_master_0|p2f|Add5~15  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~17  = CARRY((\u0|packets_to_master_0|p2f|counter [8]) # (!\u0|packets_to_master_0|p2f|Add5~15 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~15 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~16_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~17 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~16 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~12_combout  = (\u0|packets_to_master_0|p2f|counter [8] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~11 ))) # (!\u0|packets_to_master_0|p2f|counter [8] & (\u0|packets_to_master_0|p2f|Add6~11  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~13  = CARRY((\u0|packets_to_master_0|p2f|counter [8]) # (!\u0|packets_to_master_0|p2f|Add6~11 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~11 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~12_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~13 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~12 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector29~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector29~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Add5~16_combout ) # ((\u0|packets_to_master_0|p2f|current_byte [1])))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & 
// (((!\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|Add6~12_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add5~16_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Add6~12_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector29~0 .lut_mask = 16'hCBC8;
defparam \u0|packets_to_master_0|p2f|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~14_combout  = (\u0|packets_to_master_0|p2f|counter [8] & (\u0|packets_to_master_0|p2f|Add4~13  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [8] & (!\u0|packets_to_master_0|p2f|Add4~13 ))
// \u0|packets_to_master_0|p2f|Add4~15  = CARRY((!\u0|packets_to_master_0|p2f|counter [8] & !\u0|packets_to_master_0|p2f|Add4~13 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~13 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~14_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~15 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~14 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~16_combout  = (\u0|packets_to_master_0|p2f|counter [8] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~15 ))) # (!\u0|packets_to_master_0|p2f|counter [8] & (\u0|packets_to_master_0|p2f|Add3~15  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~17  = CARRY((\u0|packets_to_master_0|p2f|counter [8]) # (!\u0|packets_to_master_0|p2f|Add3~15 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~15 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~16_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~17 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~16 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector29~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector29~1_combout  = (\u0|packets_to_master_0|p2f|Selector29~0_combout  & (((\u0|packets_to_master_0|p2f|Add3~16_combout )) # (!\u0|packets_to_master_0|p2f|current_byte [1]))) # 
// (!\u0|packets_to_master_0|p2f|Selector29~0_combout  & (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|Add4~14_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Selector29~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add4~14_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add3~16_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector29~1 .lut_mask = 16'hEA62;
defparam \u0|packets_to_master_0|p2f|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~22_combout  = (\u0|packets_to_master_0|p2f|counter[11]~21_combout ) # ((\u0|packets_to_master_0|p2f|counter[11]~20_combout ) # ((!\u0|packets_to_master_0|p2f|state.GET_SIZE1~q  & 
// \u0|packets_to_master_0|p2f|WideOr7~0_combout )))

	.dataa(\u0|packets_to_master_0|p2f|counter[11]~21_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter[11]~20_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ),
	.datad(\u0|packets_to_master_0|p2f|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~22 .lut_mask = 16'hEFEE;
defparam \u0|packets_to_master_0|p2f|counter[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~23 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~23_combout  = (!\u0|packets_to_master_0|p2f|counter[11]~22_combout  & (((\u0|packets_to_master_0|p2f|last_trans~q  & !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout )) # 
// (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q )))

	.dataa(\u0|packets_to_master_0|p2f|counter[11]~22_combout ),
	.datab(\u0|packets_to_master_0|p2f|last_trans~q ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~23 .lut_mask = 16'h0545;
defparam \u0|packets_to_master_0|p2f|counter[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \u0|packets_to_master_0|p2f|counter[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[8]~7_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector29~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~18_combout  = (\u0|packets_to_master_0|p2f|counter [9] & (!\u0|packets_to_master_0|p2f|Add0~17 )) # (!\u0|packets_to_master_0|p2f|counter [9] & ((\u0|packets_to_master_0|p2f|Add0~17 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~19  = CARRY((!\u0|packets_to_master_0|p2f|Add0~17 ) # (!\u0|packets_to_master_0|p2f|counter [9]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~17 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~18_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~19 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~18 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[9]~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[9]~6_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~18_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~29_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|Add0~18_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~29_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[9]~6 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|counter[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~18_combout  = (\u0|packets_to_master_0|p2f|counter [9] & (\u0|packets_to_master_0|p2f|Add3~17  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [9] & (!\u0|packets_to_master_0|p2f|Add3~17 ))
// \u0|packets_to_master_0|p2f|Add3~19  = CARRY((!\u0|packets_to_master_0|p2f|counter [9] & !\u0|packets_to_master_0|p2f|Add3~17 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~17 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~18_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~19 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~18 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~18_combout  = (\u0|packets_to_master_0|p2f|counter [9] & (\u0|packets_to_master_0|p2f|Add5~17  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [9] & (!\u0|packets_to_master_0|p2f|Add5~17 ))
// \u0|packets_to_master_0|p2f|Add5~19  = CARRY((!\u0|packets_to_master_0|p2f|counter [9] & !\u0|packets_to_master_0|p2f|Add5~17 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~17 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~18_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~19 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~18 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~16_combout  = (\u0|packets_to_master_0|p2f|counter [9] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~15 ))) # (!\u0|packets_to_master_0|p2f|counter [9] & (\u0|packets_to_master_0|p2f|Add4~15  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~17  = CARRY((\u0|packets_to_master_0|p2f|counter [9]) # (!\u0|packets_to_master_0|p2f|Add4~15 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~15 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~16_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~17 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~16 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~14_combout  = (\u0|packets_to_master_0|p2f|counter [9] & (\u0|packets_to_master_0|p2f|Add6~13  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [9] & (!\u0|packets_to_master_0|p2f|Add6~13 ))
// \u0|packets_to_master_0|p2f|Add6~15  = CARRY((!\u0|packets_to_master_0|p2f|counter [9] & !\u0|packets_to_master_0|p2f|Add6~13 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~13 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~14_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~15 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~14 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector28~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector28~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Add4~16_combout ) # ((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (((!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|Add6~14_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|Add4~16_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Add6~14_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector28~0 .lut_mask = 16'hADA8;
defparam \u0|packets_to_master_0|p2f|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector28~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector28~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector28~0_combout  & (\u0|packets_to_master_0|p2f|Add3~18_combout )) # (!\u0|packets_to_master_0|p2f|Selector28~0_combout  
// & ((\u0|packets_to_master_0|p2f|Add5~18_combout ))))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|Selector28~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Add3~18_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add5~18_combout ),
	.datad(\u0|packets_to_master_0|p2f|Selector28~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector28~1 .lut_mask = 16'hDDA0;
defparam \u0|packets_to_master_0|p2f|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \u0|packets_to_master_0|p2f|counter[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[9]~6_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector28~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~20_combout  = (\u0|packets_to_master_0|p2f|counter [10] & (\u0|packets_to_master_0|p2f|Add0~19  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [10] & (!\u0|packets_to_master_0|p2f|Add0~19  & VCC))
// \u0|packets_to_master_0|p2f|Add0~21  = CARRY((\u0|packets_to_master_0|p2f|counter [10] & !\u0|packets_to_master_0|p2f|Add0~19 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~19 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~20_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~21 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~20 .lut_mask = 16'hA50A;
defparam \u0|packets_to_master_0|p2f|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[10]~5 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[10]~5_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~20_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~28_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|Add0~20_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~28_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[10]~5 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|counter[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~20_combout  = (\u0|packets_to_master_0|p2f|counter [10] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~19 ))) # (!\u0|packets_to_master_0|p2f|counter [10] & (\u0|packets_to_master_0|p2f|Add5~19  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~21  = CARRY((\u0|packets_to_master_0|p2f|counter [10]) # (!\u0|packets_to_master_0|p2f|Add5~19 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~19 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~20_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~21 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~20 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~16_combout  = (\u0|packets_to_master_0|p2f|counter [10] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~15 ))) # (!\u0|packets_to_master_0|p2f|counter [10] & (\u0|packets_to_master_0|p2f|Add6~15  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~17  = CARRY((\u0|packets_to_master_0|p2f|counter [10]) # (!\u0|packets_to_master_0|p2f|Add6~15 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~15 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~16_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~17 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~16 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector27~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector27~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|current_byte [0])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// (\u0|packets_to_master_0|p2f|Add5~20_combout )) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Add6~16_combout )))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|Add5~20_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add6~16_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector27~0 .lut_mask = 16'hD9C8;
defparam \u0|packets_to_master_0|p2f|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~20_combout  = (\u0|packets_to_master_0|p2f|counter [10] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~19 ))) # (!\u0|packets_to_master_0|p2f|counter [10] & (\u0|packets_to_master_0|p2f|Add3~19  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~21  = CARRY((\u0|packets_to_master_0|p2f|counter [10]) # (!\u0|packets_to_master_0|p2f|Add3~19 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~19 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~20_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~21 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~20 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~18_combout  = (\u0|packets_to_master_0|p2f|counter [10] & (\u0|packets_to_master_0|p2f|Add4~17  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [10] & (!\u0|packets_to_master_0|p2f|Add4~17 ))
// \u0|packets_to_master_0|p2f|Add4~19  = CARRY((!\u0|packets_to_master_0|p2f|counter [10] & !\u0|packets_to_master_0|p2f|Add4~17 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~17 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~18_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~19 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~18 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector27~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector27~1_combout  = (\u0|packets_to_master_0|p2f|Selector27~0_combout  & (((\u0|packets_to_master_0|p2f|Add3~20_combout )) # (!\u0|packets_to_master_0|p2f|current_byte [1]))) # 
// (!\u0|packets_to_master_0|p2f|Selector27~0_combout  & (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Add4~18_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Selector27~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add3~20_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add4~18_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector27~1 .lut_mask = 16'hE6A2;
defparam \u0|packets_to_master_0|p2f|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \u0|packets_to_master_0|p2f|counter[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[10]~5_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector27~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~22_combout  = (\u0|packets_to_master_0|p2f|counter [11] & (!\u0|packets_to_master_0|p2f|Add0~21 )) # (!\u0|packets_to_master_0|p2f|counter [11] & ((\u0|packets_to_master_0|p2f|Add0~21 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~23  = CARRY((!\u0|packets_to_master_0|p2f|Add0~21 ) # (!\u0|packets_to_master_0|p2f|counter [11]))

	.dataa(\u0|packets_to_master_0|p2f|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~21 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~22_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~23 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|packets_to_master_0|p2f|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[11]~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[11]~4_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~22_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~27_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Add0~22_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~27_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11]~4 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|p2f|counter[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~22_combout  = (\u0|packets_to_master_0|p2f|counter [11] & (\u0|packets_to_master_0|p2f|Add5~21  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [11] & (!\u0|packets_to_master_0|p2f|Add5~21 ))
// \u0|packets_to_master_0|p2f|Add5~23  = CARRY((!\u0|packets_to_master_0|p2f|counter [11] & !\u0|packets_to_master_0|p2f|Add5~21 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~21 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~22_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~23 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~22 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~18 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~18_combout  = (\u0|packets_to_master_0|p2f|counter [11] & (\u0|packets_to_master_0|p2f|Add6~17  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [11] & (!\u0|packets_to_master_0|p2f|Add6~17 ))
// \u0|packets_to_master_0|p2f|Add6~19  = CARRY((!\u0|packets_to_master_0|p2f|counter [11] & !\u0|packets_to_master_0|p2f|Add6~17 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~17 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~18_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~19 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~18 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~20_combout  = (\u0|packets_to_master_0|p2f|counter [11] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~19 ))) # (!\u0|packets_to_master_0|p2f|counter [11] & (\u0|packets_to_master_0|p2f|Add4~19  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~21  = CARRY((\u0|packets_to_master_0|p2f|counter [11]) # (!\u0|packets_to_master_0|p2f|Add4~19 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~19 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~20_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~21 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~20 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector26~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector26~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|current_byte [1])))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|Add4~20_combout ))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|Add6~18_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add6~18_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Add4~20_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector26~0 .lut_mask = 16'hF2C2;
defparam \u0|packets_to_master_0|p2f|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~22_combout  = (\u0|packets_to_master_0|p2f|counter [11] & (\u0|packets_to_master_0|p2f|Add3~21  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [11] & (!\u0|packets_to_master_0|p2f|Add3~21 ))
// \u0|packets_to_master_0|p2f|Add3~23  = CARRY((!\u0|packets_to_master_0|p2f|counter [11] & !\u0|packets_to_master_0|p2f|Add3~21 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~21 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~22_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~23 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~22 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector26~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector26~1_combout  = (\u0|packets_to_master_0|p2f|Selector26~0_combout  & (((\u0|packets_to_master_0|p2f|Add3~22_combout ) # (!\u0|packets_to_master_0|p2f|current_byte [0])))) # 
// (!\u0|packets_to_master_0|p2f|Selector26~0_combout  & (\u0|packets_to_master_0|p2f|Add5~22_combout  & (\u0|packets_to_master_0|p2f|current_byte [0])))

	.dataa(\u0|packets_to_master_0|p2f|Add5~22_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector26~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Add3~22_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector26~1 .lut_mask = 16'hEC2C;
defparam \u0|packets_to_master_0|p2f|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \u0|packets_to_master_0|p2f|counter[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[11]~4_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector26~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal0~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal0~1_combout  = (!\u0|packets_to_master_0|p2f|counter [9] & (!\u0|packets_to_master_0|p2f|counter [11] & (!\u0|packets_to_master_0|p2f|counter [8] & !\u0|packets_to_master_0|p2f|counter [10])))

	.dataa(\u0|packets_to_master_0|p2f|counter [9]),
	.datab(\u0|packets_to_master_0|p2f|counter [11]),
	.datac(\u0|packets_to_master_0|p2f|counter [8]),
	.datad(\u0|packets_to_master_0|p2f|counter [10]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~24_combout  = (\u0|packets_to_master_0|p2f|counter [12] & (\u0|packets_to_master_0|p2f|Add0~23  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [12] & (!\u0|packets_to_master_0|p2f|Add0~23  & VCC))
// \u0|packets_to_master_0|p2f|Add0~25  = CARRY((\u0|packets_to_master_0|p2f|counter [12] & !\u0|packets_to_master_0|p2f|Add0~23 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~23 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~24_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~25 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~24 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[12]~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[12]~3_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~24_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~26_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|counter~26_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~24_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[12]~3 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|p2f|counter[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~22_combout  = (\u0|packets_to_master_0|p2f|counter [12] & (\u0|packets_to_master_0|p2f|Add4~21  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [12] & (!\u0|packets_to_master_0|p2f|Add4~21 ))
// \u0|packets_to_master_0|p2f|Add4~23  = CARRY((!\u0|packets_to_master_0|p2f|counter [12] & !\u0|packets_to_master_0|p2f|Add4~21 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~21 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~22_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~23 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~22 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~24_combout  = (\u0|packets_to_master_0|p2f|counter [12] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~23 ))) # (!\u0|packets_to_master_0|p2f|counter [12] & (\u0|packets_to_master_0|p2f|Add5~23  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~25  = CARRY((\u0|packets_to_master_0|p2f|counter [12]) # (!\u0|packets_to_master_0|p2f|Add5~23 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~23 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~24_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~25 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~24 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~20 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~20_combout  = (\u0|packets_to_master_0|p2f|counter [12] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~19 ))) # (!\u0|packets_to_master_0|p2f|counter [12] & (\u0|packets_to_master_0|p2f|Add6~19  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~21  = CARRY((\u0|packets_to_master_0|p2f|counter [12]) # (!\u0|packets_to_master_0|p2f|Add6~19 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~19 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~20_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~21 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~20 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector25~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector25~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// (\u0|packets_to_master_0|p2f|Add5~24_combout )) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Add6~20_combout )))))

	.dataa(\u0|packets_to_master_0|p2f|Add5~24_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add6~20_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector25~0 .lut_mask = 16'hEE30;
defparam \u0|packets_to_master_0|p2f|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~24_combout  = (\u0|packets_to_master_0|p2f|counter [12] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~23 ))) # (!\u0|packets_to_master_0|p2f|counter [12] & (\u0|packets_to_master_0|p2f|Add3~23  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~25  = CARRY((\u0|packets_to_master_0|p2f|counter [12]) # (!\u0|packets_to_master_0|p2f|Add3~23 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~23 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~24_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~25 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~24 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector25~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector25~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Selector25~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~24_combout ))) # 
// (!\u0|packets_to_master_0|p2f|Selector25~0_combout  & (\u0|packets_to_master_0|p2f|Add4~22_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|Selector25~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add4~22_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Selector25~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add3~24_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector25~1 .lut_mask = 16'hF838;
defparam \u0|packets_to_master_0|p2f|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N15
dffeas \u0|packets_to_master_0|p2f|counter[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[12]~3_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector25~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~26_combout  = (\u0|packets_to_master_0|p2f|counter [13] & (!\u0|packets_to_master_0|p2f|Add0~25 )) # (!\u0|packets_to_master_0|p2f|counter [13] & ((\u0|packets_to_master_0|p2f|Add0~25 ) # (GND)))
// \u0|packets_to_master_0|p2f|Add0~27  = CARRY((!\u0|packets_to_master_0|p2f|Add0~25 ) # (!\u0|packets_to_master_0|p2f|counter [13]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~25 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~26_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~27 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~26 .lut_mask = 16'h3C3F;
defparam \u0|packets_to_master_0|p2f|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[13]~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[13]~2_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~26_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~25_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Add0~26_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~25_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[13]~2 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|p2f|counter[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~22 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~22_combout  = (\u0|packets_to_master_0|p2f|counter [13] & (\u0|packets_to_master_0|p2f|Add6~21  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [13] & (!\u0|packets_to_master_0|p2f|Add6~21 ))
// \u0|packets_to_master_0|p2f|Add6~23  = CARRY((!\u0|packets_to_master_0|p2f|counter [13] & !\u0|packets_to_master_0|p2f|Add6~21 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~21 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~22_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~23 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~22 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~24_combout  = (\u0|packets_to_master_0|p2f|counter [13] & ((GND) # (!\u0|packets_to_master_0|p2f|Add4~23 ))) # (!\u0|packets_to_master_0|p2f|counter [13] & (\u0|packets_to_master_0|p2f|Add4~23  $ (GND)))
// \u0|packets_to_master_0|p2f|Add4~25  = CARRY((\u0|packets_to_master_0|p2f|counter [13]) # (!\u0|packets_to_master_0|p2f|Add4~23 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~23 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~24_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~25 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~24 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector24~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector24~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|Add4~24_combout ) # (\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (\u0|packets_to_master_0|p2f|Add6~22_combout  & ((!\u0|packets_to_master_0|p2f|current_byte [0]))))

	.dataa(\u0|packets_to_master_0|p2f|Add6~22_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add4~24_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector24~0 .lut_mask = 16'hCCE2;
defparam \u0|packets_to_master_0|p2f|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~26_combout  = (\u0|packets_to_master_0|p2f|counter [13] & (\u0|packets_to_master_0|p2f|Add3~25  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [13] & (!\u0|packets_to_master_0|p2f|Add3~25 ))
// \u0|packets_to_master_0|p2f|Add3~27  = CARRY((!\u0|packets_to_master_0|p2f|counter [13] & !\u0|packets_to_master_0|p2f|Add3~25 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~25 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~26_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~27 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~26 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~26_combout  = (\u0|packets_to_master_0|p2f|counter [13] & (\u0|packets_to_master_0|p2f|Add5~25  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [13] & (!\u0|packets_to_master_0|p2f|Add5~25 ))
// \u0|packets_to_master_0|p2f|Add5~27  = CARRY((!\u0|packets_to_master_0|p2f|counter [13] & !\u0|packets_to_master_0|p2f|Add5~25 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~25 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~26_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~27 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~26 .lut_mask = 16'hA505;
defparam \u0|packets_to_master_0|p2f|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector24~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector24~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector24~0_combout  & (\u0|packets_to_master_0|p2f|Add3~26_combout )) # (!\u0|packets_to_master_0|p2f|Selector24~0_combout  
// & ((\u0|packets_to_master_0|p2f|Add5~26_combout ))))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|Selector24~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Selector24~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add3~26_combout ),
	.datad(\u0|packets_to_master_0|p2f|Add5~26_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector24~1 .lut_mask = 16'hE6C4;
defparam \u0|packets_to_master_0|p2f|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \u0|packets_to_master_0|p2f|counter[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[13]~2_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector24~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~28 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~28_combout  = (\u0|packets_to_master_0|p2f|counter [14] & (\u0|packets_to_master_0|p2f|Add0~27  $ (GND))) # (!\u0|packets_to_master_0|p2f|counter [14] & (!\u0|packets_to_master_0|p2f|Add0~27  & VCC))
// \u0|packets_to_master_0|p2f|Add0~29  = CARRY((\u0|packets_to_master_0|p2f|counter [14] & !\u0|packets_to_master_0|p2f|Add0~27 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add0~27 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~28_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add0~29 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~28 .lut_mask = 16'hC30C;
defparam \u0|packets_to_master_0|p2f|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[14]~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[14]~1_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((\u0|packets_to_master_0|p2f|Add0~28_combout ))) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// (\u0|packets_to_master_0|p2f|counter~24_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|counter~24_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|Add0~28_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[14]~1 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|p2f|counter[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~28 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~28_combout  = (\u0|packets_to_master_0|p2f|counter [14] & ((GND) # (!\u0|packets_to_master_0|p2f|Add3~27 ))) # (!\u0|packets_to_master_0|p2f|counter [14] & (\u0|packets_to_master_0|p2f|Add3~27  $ (GND)))
// \u0|packets_to_master_0|p2f|Add3~29  = CARRY((\u0|packets_to_master_0|p2f|counter [14]) # (!\u0|packets_to_master_0|p2f|Add3~27 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add3~27 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~28_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add3~29 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~28 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~26_combout  = (\u0|packets_to_master_0|p2f|counter [14] & (\u0|packets_to_master_0|p2f|Add4~25  & VCC)) # (!\u0|packets_to_master_0|p2f|counter [14] & (!\u0|packets_to_master_0|p2f|Add4~25 ))
// \u0|packets_to_master_0|p2f|Add4~27  = CARRY((!\u0|packets_to_master_0|p2f|counter [14] & !\u0|packets_to_master_0|p2f|Add4~25 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add4~25 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~26_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add4~27 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~26 .lut_mask = 16'hC303;
defparam \u0|packets_to_master_0|p2f|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~24 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~24_combout  = (\u0|packets_to_master_0|p2f|counter [14] & ((GND) # (!\u0|packets_to_master_0|p2f|Add6~23 ))) # (!\u0|packets_to_master_0|p2f|counter [14] & (\u0|packets_to_master_0|p2f|Add6~23  $ (GND)))
// \u0|packets_to_master_0|p2f|Add6~25  = CARRY((\u0|packets_to_master_0|p2f|counter [14]) # (!\u0|packets_to_master_0|p2f|Add6~23 ))

	.dataa(\u0|packets_to_master_0|p2f|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add6~23 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~24_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add6~25 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~24 .lut_mask = 16'h5AAF;
defparam \u0|packets_to_master_0|p2f|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector23~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector23~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Add4~26_combout ) # ((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (((\u0|packets_to_master_0|p2f|Add6~24_combout  & !\u0|packets_to_master_0|p2f|current_byte [0]))))

	.dataa(\u0|packets_to_master_0|p2f|Add4~26_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add6~24_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector23~0 .lut_mask = 16'hCCB8;
defparam \u0|packets_to_master_0|p2f|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~28 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~28_combout  = (\u0|packets_to_master_0|p2f|counter [14] & ((GND) # (!\u0|packets_to_master_0|p2f|Add5~27 ))) # (!\u0|packets_to_master_0|p2f|counter [14] & (\u0|packets_to_master_0|p2f|Add5~27  $ (GND)))
// \u0|packets_to_master_0|p2f|Add5~29  = CARRY((\u0|packets_to_master_0|p2f|counter [14]) # (!\u0|packets_to_master_0|p2f|Add5~27 ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|packets_to_master_0|p2f|Add5~27 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~28_combout ),
	.cout(\u0|packets_to_master_0|p2f|Add5~29 ));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~28 .lut_mask = 16'h3CCF;
defparam \u0|packets_to_master_0|p2f|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector23~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector23~1_combout  = (\u0|packets_to_master_0|p2f|Selector23~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~28_combout ) # ((!\u0|packets_to_master_0|p2f|current_byte [0])))) # 
// (!\u0|packets_to_master_0|p2f|Selector23~0_combout  & (((\u0|packets_to_master_0|p2f|Add5~28_combout  & \u0|packets_to_master_0|p2f|current_byte [0]))))

	.dataa(\u0|packets_to_master_0|p2f|Add3~28_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector23~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|Add5~28_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector23~1 .lut_mask = 16'hB8CC;
defparam \u0|packets_to_master_0|p2f|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N19
dffeas \u0|packets_to_master_0|p2f|counter[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[14]~1_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector23~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add0~30 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add0~30_combout  = \u0|packets_to_master_0|p2f|Add0~29  $ (\u0|packets_to_master_0|p2f|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter [15]),
	.cin(\u0|packets_to_master_0|p2f|Add0~29 ),
	.combout(\u0|packets_to_master_0|p2f|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|packets_to_master_0|p2f|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter[15]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter[15]~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|Add0~30_combout )) # (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// ((\u0|packets_to_master_0|p2f|counter~18_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|Add0~30_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter~18_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[15]~0 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|counter[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add5~30 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add5~30_combout  = \u0|packets_to_master_0|p2f|counter [15] $ (!\u0|packets_to_master_0|p2f|Add5~29 )

	.dataa(\u0|packets_to_master_0|p2f|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|packets_to_master_0|p2f|Add5~29 ),
	.combout(\u0|packets_to_master_0|p2f|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add5~30 .lut_mask = 16'hA5A5;
defparam \u0|packets_to_master_0|p2f|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add3~30 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add3~30_combout  = \u0|packets_to_master_0|p2f|Add3~29  $ (!\u0|packets_to_master_0|p2f|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter [15]),
	.cin(\u0|packets_to_master_0|p2f|Add3~29 ),
	.combout(\u0|packets_to_master_0|p2f|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add3~30 .lut_mask = 16'hF00F;
defparam \u0|packets_to_master_0|p2f|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add6~26 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add6~26_combout  = \u0|packets_to_master_0|p2f|counter [15] $ (!\u0|packets_to_master_0|p2f|Add6~25 )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|packets_to_master_0|p2f|Add6~25 ),
	.combout(\u0|packets_to_master_0|p2f|Add6~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add6~26 .lut_mask = 16'hC3C3;
defparam \u0|packets_to_master_0|p2f|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Add4~28 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Add4~28_combout  = \u0|packets_to_master_0|p2f|Add4~27  $ (\u0|packets_to_master_0|p2f|counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter [15]),
	.cin(\u0|packets_to_master_0|p2f|Add4~27 ),
	.combout(\u0|packets_to_master_0|p2f|Add4~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Add4~28 .lut_mask = 16'h0FF0;
defparam \u0|packets_to_master_0|p2f|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector22~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector22~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|Add4~28_combout ) # (\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (\u0|packets_to_master_0|p2f|Add6~26_combout  & ((!\u0|packets_to_master_0|p2f|current_byte [0]))))

	.dataa(\u0|packets_to_master_0|p2f|Add6~26_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add4~28_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector22~0 .lut_mask = 16'hCCE2;
defparam \u0|packets_to_master_0|p2f|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector22~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector22~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Selector22~0_combout  & ((\u0|packets_to_master_0|p2f|Add3~30_combout ))) # 
// (!\u0|packets_to_master_0|p2f|Selector22~0_combout  & (\u0|packets_to_master_0|p2f|Add5~30_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|Selector22~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Add5~30_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|Add3~30_combout ),
	.datad(\u0|packets_to_master_0|p2f|Selector22~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector22~1 .lut_mask = 16'hF388;
defparam \u0|packets_to_master_0|p2f|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \u0|packets_to_master_0|p2f|counter[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|counter[15]~0_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Selector22~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|counter[11]~19_combout ),
	.sload(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.ena(\u0|packets_to_master_0|p2f|counter[11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal0~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal0~0_combout  = (!\u0|packets_to_master_0|p2f|counter [13] & (!\u0|packets_to_master_0|p2f|counter [14] & (!\u0|packets_to_master_0|p2f|counter [12] & !\u0|packets_to_master_0|p2f|counter [15])))

	.dataa(\u0|packets_to_master_0|p2f|counter [13]),
	.datab(\u0|packets_to_master_0|p2f|counter [14]),
	.datac(\u0|packets_to_master_0|p2f|counter [12]),
	.datad(\u0|packets_to_master_0|p2f|counter [15]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal0~0 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal0~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal0~2_combout  = (!\u0|packets_to_master_0|p2f|counter [4] & (!\u0|packets_to_master_0|p2f|counter [6] & (!\u0|packets_to_master_0|p2f|counter [7] & !\u0|packets_to_master_0|p2f|counter [5])))

	.dataa(\u0|packets_to_master_0|p2f|counter [4]),
	.datab(\u0|packets_to_master_0|p2f|counter [6]),
	.datac(\u0|packets_to_master_0|p2f|counter [7]),
	.datad(\u0|packets_to_master_0|p2f|counter [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal0~2 .lut_mask = 16'h0001;
defparam \u0|packets_to_master_0|p2f|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal0~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal0~4_combout  = (((!\u0|packets_to_master_0|p2f|Equal0~2_combout ) # (!\u0|packets_to_master_0|p2f|Equal0~0_combout )) # (!\u0|packets_to_master_0|p2f|Equal0~1_combout )) # (!\u0|packets_to_master_0|p2f|Equal0~3_combout )

	.dataa(\u0|packets_to_master_0|p2f|Equal0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|Equal0~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|Equal0~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal0~4 .lut_mask = 16'h7FFF;
defparam \u0|packets_to_master_0|p2f|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~34 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~34_combout  = (\u0|packets_to_master_0|p2f|Add5~2_combout  & ((\u0|packets_to_master_0|p2f|Equal0~4_combout ) # ((\u0|packets_to_master_0|p2f|counter [0] & \u0|packets_to_master_0|p2f|counter [1]))))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(\u0|packets_to_master_0|p2f|Add5~2_combout ),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~34 .lut_mask = 16'hCC80;
defparam \u0|packets_to_master_0|p2f|counter~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux38~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux38~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|counter [0] & (!\u0|packets_to_master_0|p2f|counter [1] & !\u0|packets_to_master_0|p2f|Equal0~4_combout ))) # 
// (!\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|counter [1] & \u0|packets_to_master_0|p2f|Equal0~4_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux38~0 .lut_mask = 16'h3008;
defparam \u0|packets_to_master_0|p2f|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux38~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux38~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|current_byte [1])))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Mux38~0_combout  & 
// (!\u0|packets_to_master_0|p2f|current_byte [1])) # (!\u0|packets_to_master_0|p2f|Mux38~0_combout  & (\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|Add4~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Mux38~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Add4~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux38~1 .lut_mask = 16'hB4A4;
defparam \u0|packets_to_master_0|p2f|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux38~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux38~2_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Mux38~1_combout  & (\u0|packets_to_master_0|p2f|Add3~2_combout )) # (!\u0|packets_to_master_0|p2f|Mux38~1_combout  & 
// ((\u0|packets_to_master_0|p2f|counter~34_combout ))))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|Mux38~1_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|Add3~2_combout ),
	.datac(\u0|packets_to_master_0|p2f|counter~34_combout ),
	.datad(\u0|packets_to_master_0|p2f|Mux38~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux38~2 .lut_mask = 16'hDDA0;
defparam \u0|packets_to_master_0|p2f|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector36~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector36~1_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & ((\u0|packets_to_master_0|p2f|Mux38~2_combout ) # ((\u0|packets_to_master_0|p2f|counter~29_combout  & \u0|packets_to_master_0|p2f|state.GET_SIZE2~q )))) 
// # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (\u0|packets_to_master_0|p2f|counter~29_combout  & ((\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datab(\u0|packets_to_master_0|p2f|counter~29_combout ),
	.datac(\u0|packets_to_master_0|p2f|Mux38~2_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector36~1 .lut_mask = 16'hECA0;
defparam \u0|packets_to_master_0|p2f|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector36~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector36~2_combout  = (\u0|packets_to_master_0|p2f|Selector36~0_combout ) # ((\u0|packets_to_master_0|p2f|Selector36~1_combout ) # ((!\u0|packets_to_master_0|p2f|counter[2]~32_combout  & \u0|packets_to_master_0|p2f|counter 
// [1])))

	.dataa(\u0|packets_to_master_0|p2f|Selector36~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Selector36~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector36~2 .lut_mask = 16'hFFBA;
defparam \u0|packets_to_master_0|p2f|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N19
dffeas \u0|packets_to_master_0|p2f|counter[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|address[3]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|address[3]~0_combout  = (!\u0|packets_to_master_0|p2f|counter [0] & (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (!\u0|packets_to_master_0|p2f|counter [1] & !\u0|packets_to_master_0|p2f|Equal0~4_combout )))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|address[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|address[3]~0 .lut_mask = 16'h0004;
defparam \u0|packets_to_master_0|p2f|address[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector1~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector1~0_combout  = (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & !\u0|packets_to_master_0|p2f|state.READ_ASSERT~q )

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector1~0 .lut_mask = 16'h0055;
defparam \u0|packets_to_master_0|p2f|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~66 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~66_combout  = (!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((!\u0|st_bytes_to_packets_0|out_startofpacket~q ) # (!\u0|packets_to_master_0|p2f|enable~combout )))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~66 .lut_mask = 16'h1133;
defparam \u0|packets_to_master_0|p2f|state~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~67 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~67_combout  = (\u0|packets_to_master_0|p2f|state~66_combout  & ((\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ) # ((\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q  & 
// !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ))))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.datac(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|state~66_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~67 .lut_mask = 16'hF200;
defparam \u0|packets_to_master_0|p2f|state~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \u0|packets_to_master_0|p2f|state.READ_DATA_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~67_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.READ_DATA_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.READ_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~44 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~44_combout  = (!\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q  & (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & \u0|packets_to_master_0|p2f|state.0000~q ))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|state.0000~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~44 .lut_mask = 16'h0500;
defparam \u0|packets_to_master_0|p2f|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~46 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~46_combout  = (!\u0|packets_to_master_0|p2f|address[3]~0_combout  & (\u0|packets_to_master_0|p2f|Selector1~0_combout  & ((!\u0|packets_to_master_0|p2f|state~44_combout ) # (!\u0|packets_to_master_0|p2f|state~45_combout 
// ))))

	.dataa(\u0|packets_to_master_0|p2f|state~45_combout ),
	.datab(\u0|packets_to_master_0|p2f|address[3]~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|Selector1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~44_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~46 .lut_mask = 16'h1030;
defparam \u0|packets_to_master_0|p2f|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~55 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~55_combout  = (\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q  & (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & \u0|packets_to_master_0|p2f|state.0000~q ))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|state.0000~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~55 .lut_mask = 16'h0A00;
defparam \u0|packets_to_master_0|p2f|state~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~56 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~56_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\u0|packets_to_master_0|p2f|state~55_combout ) # ((!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q 
// ))))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|state~55_combout ),
	.datad(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~56 .lut_mask = 16'hA2A0;
defparam \u0|packets_to_master_0|p2f|state~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~57 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~57_combout  = ((\u0|packets_to_master_0|p2f|state~56_combout ) # ((\u0|st_bytes_to_packets_0|out_startofpacket~q  & \u0|packets_to_master_0|p2f|enable~combout ))) # (!\u0|packets_to_master_0|p2f|state~46_combout )

	.dataa(\u0|packets_to_master_0|p2f|state~46_combout ),
	.datab(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.datac(\u0|packets_to_master_0|p2f|state~56_combout ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~57 .lut_mask = 16'hFDF5;
defparam \u0|packets_to_master_0|p2f|state~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~58 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~58_combout  = (\u0|packets_to_master_0|p2f|state~42_combout ) # ((!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout  & (!\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & 
// \u0|packets_to_master_0|p2f|state~52_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state~42_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|state~52_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~58 .lut_mask = 16'hABAA;
defparam \u0|packets_to_master_0|p2f|state~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~59 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~59_combout  = (\u0|packets_to_master_0|p2f|state~57_combout ) # ((\u0|packets_to_master_0|p2f|state.0000~q  & ((\u0|packets_to_master_0|p2f|state~50_combout ) # (\u0|packets_to_master_0|p2f|state~58_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|state~50_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.0000~q ),
	.datac(\u0|packets_to_master_0|p2f|state~57_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~58_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~59 .lut_mask = 16'hFCF8;
defparam \u0|packets_to_master_0|p2f|state~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~60 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~60_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & !\u0|packets_to_master_0|p2f|state~59_combout )) # (!\u0|packets_to_master_0|p2f|always1~0_combout 
// ))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & !\u0|packets_to_master_0|p2f|state~59_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datab(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|state~59_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~60 .lut_mask = 16'h22F2;
defparam \u0|packets_to_master_0|p2f|state~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N1
dffeas \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~60_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector73~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector73~0_combout  = ((!\u0|packets_to_master_0|p2f|counter [0] & (!\u0|packets_to_master_0|p2f|Equal0~4_combout  & !\u0|packets_to_master_0|p2f|counter [1]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|p2f|counter [0]),
	.datac(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.datad(\u0|packets_to_master_0|p2f|counter [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector73~0 .lut_mask = 16'h5557;
defparam \u0|packets_to_master_0|p2f|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_writedata[11]~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_writedata[11]~3_combout  = (\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & (((!\u0|packets_to_master_0|p2f|last_trans~q )))) # (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & 
// (!\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|last_trans~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_writedata[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11]~3 .lut_mask = 16'h01AB;
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_writedata[11]~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout  = (!\u0|packets_to_master_0|p2f|fifo_writedata[11]~3_combout  & (!\u0|packets_to_master_0|p2f|counter[11]~20_combout  & 
// ((!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ) # (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ))))

	.dataa(\u0|packets_to_master_0|p2f|fifo_writedata[11]~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter[11]~20_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11]~2 .lut_mask = 16'h0111;
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[34] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[34] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [34]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[34] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [34]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[34] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [34]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [34]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [34]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2 .lut_mask = 16'hE4E4;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout  = (\u0|packets_to_master_0|f2p|fifo_read~q  & 
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq .lut_mask = 16'hF000;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[34] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[34]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[34] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder_combout  = \u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder .lut_mask = 16'hFFFF;
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout  = (\u0|packets_to_master_0|p2f|counter [0]) # ((\u0|packets_to_master_0|p2f|counter [1]) # (\u0|packets_to_master_0|p2f|Equal0~4_combout ))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0 .lut_mask = 16'hFFFA;
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \u0|packets_to_master_0|p2f|unshifted_byteenable[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|unshifted_byteenable[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|unshifted_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector4~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector4~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ) # ((\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & \u0|packets_to_master_0|p2f|unshifted_byteenable [0]))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|unshifted_byteenable [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector4~0 .lut_mask = 16'hFAF0;
defparam \u0|packets_to_master_0|p2f|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|unshifted_byteenable~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|unshifted_byteenable~2_combout  = (\u0|packets_to_master_0|p2f|Equal0~4_combout ) # ((\u0|packets_to_master_0|p2f|counter [0] & \u0|packets_to_master_0|p2f|counter [1]))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|unshifted_byteenable~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable~2 .lut_mask = 16'hFFA0;
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \u0|packets_to_master_0|p2f|unshifted_byteenable[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|unshifted_byteenable~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|unshifted_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|unshifted_byteenable~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|unshifted_byteenable~1_combout  = (\u0|packets_to_master_0|p2f|counter [1]) # (\u0|packets_to_master_0|p2f|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|unshifted_byteenable~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable~1 .lut_mask = 16'hFFF0;
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \u0|packets_to_master_0|p2f|unshifted_byteenable[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|unshifted_byteenable~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|unshifted_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector3~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector3~1_combout  = (\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & ((\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|unshifted_byteenable [1]))) # (!\u0|packets_to_master_0|p2f|current_byte 
// [0] & (\u0|packets_to_master_0|p2f|unshifted_byteenable [2]))))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|unshifted_byteenable [2]),
	.datad(\u0|packets_to_master_0|p2f|unshifted_byteenable [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector3~1 .lut_mask = 16'hA820;
defparam \u0|packets_to_master_0|p2f|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector3~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector3~2_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|Selector4~0_combout  & ((!\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (((\u0|packets_to_master_0|p2f|Selector3~1_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Selector4~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Selector3~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector3~2 .lut_mask = 16'h30B8;
defparam \u0|packets_to_master_0|p2f|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector5~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector5~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ) # ((!\u0|packets_to_master_0|p2f|state.GET_EXTRA~q  & (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & 
// !\u0|packets_to_master_0|p2f|state.READ_ASSERT~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_EXTRA~q ),
	.datab(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datad(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector5~0 .lut_mask = 16'hF0F1;
defparam \u0|packets_to_master_0|p2f|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector3~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector3~0_combout  = (\u0|packets_to_master_0|p2f|Selector3~2_combout ) # ((\u0|packets_to_master_0|p2f|byteenable [2] & ((\u0|packets_to_master_0|p2f|Selector5~0_combout ) # (\u0|packets_to_master_0|p2f|address[3]~1_combout 
// ))))

	.dataa(\u0|packets_to_master_0|p2f|Selector3~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector5~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|byteenable [2]),
	.datad(\u0|packets_to_master_0|p2f|address[3]~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector3~0 .lut_mask = 16'hFAEA;
defparam \u0|packets_to_master_0|p2f|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \u0|packets_to_master_0|p2f|byteenable[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector5~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector5~1_combout  = (\u0|packets_to_master_0|p2f|Selector5~0_combout ) # ((\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|Selector5~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector5~1 .lut_mask = 16'hFCCC;
defparam \u0|packets_to_master_0|p2f|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal8~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal8~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0]) # (\u0|packets_to_master_0|p2f|current_byte [1])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal8~0 .lut_mask = 16'hFCFC;
defparam \u0|packets_to_master_0|p2f|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector5~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector5~2_combout  = (\u0|packets_to_master_0|p2f|Selector5~1_combout  & ((\u0|packets_to_master_0|p2f|byteenable [0]) # ((\u0|packets_to_master_0|p2f|Selector4~0_combout  & !\u0|packets_to_master_0|p2f|Equal8~0_combout )))) 
// # (!\u0|packets_to_master_0|p2f|Selector5~1_combout  & (\u0|packets_to_master_0|p2f|Selector4~0_combout  & ((!\u0|packets_to_master_0|p2f|Equal8~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Selector5~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector4~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|byteenable [0]),
	.datad(\u0|packets_to_master_0|p2f|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector5~2 .lut_mask = 16'hA0EC;
defparam \u0|packets_to_master_0|p2f|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N1
dffeas \u0|packets_to_master_0|p2f|byteenable[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector4~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector4~1_combout  = (\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & (!\u0|packets_to_master_0|p2f|current_byte [0] & (!\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|unshifted_byteenable 
// [1])))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|unshifted_byteenable [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector4~1 .lut_mask = 16'h0200;
defparam \u0|packets_to_master_0|p2f|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector4~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector4~2_combout  = (\u0|packets_to_master_0|p2f|Selector4~1_combout ) # ((\u0|packets_to_master_0|p2f|current_byte [0] & (!\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|Selector4~0_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Selector4~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector4~2 .lut_mask = 16'hAEAA;
defparam \u0|packets_to_master_0|p2f|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector4~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector4~3_combout  = (\u0|packets_to_master_0|p2f|Selector4~2_combout ) # ((\u0|packets_to_master_0|p2f|byteenable [1] & ((\u0|packets_to_master_0|p2f|address[3]~1_combout ) # (\u0|packets_to_master_0|p2f|Selector5~0_combout 
// ))))

	.dataa(\u0|packets_to_master_0|p2f|address[3]~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|Selector4~2_combout ),
	.datac(\u0|packets_to_master_0|p2f|byteenable [1]),
	.datad(\u0|packets_to_master_0|p2f|Selector5~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector4~3 .lut_mask = 16'hFCEC;
defparam \u0|packets_to_master_0|p2f|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N9
dffeas \u0|packets_to_master_0|p2f|byteenable[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[31]~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[31]~1_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|current_byte [1]))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[31]~1 .lut_mask = 16'h8080;
defparam \u0|packets_to_master_0|p2f|writedata[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|byteenable~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|byteenable~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|unshifted_byteenable [1]) # ((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte 
// [1] & (((\u0|packets_to_master_0|p2f|byteenable [3] & !\u0|packets_to_master_0|p2f|current_byte [0]))))

	.dataa(\u0|packets_to_master_0|p2f|unshifted_byteenable [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|byteenable [3]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|byteenable~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable~0 .lut_mask = 16'hCCB8;
defparam \u0|packets_to_master_0|p2f|byteenable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|byteenable~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|byteenable~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|byteenable~0_combout  & ((\u0|packets_to_master_0|p2f|unshifted_byteenable [0]))) # 
// (!\u0|packets_to_master_0|p2f|byteenable~0_combout  & (\u0|packets_to_master_0|p2f|unshifted_byteenable [2])))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|byteenable~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|unshifted_byteenable [2]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|byteenable~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|unshifted_byteenable [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|byteenable~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable~1 .lut_mask = 16'hF838;
defparam \u0|packets_to_master_0|p2f|byteenable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \u0|packets_to_master_0|p2f|unshifted_byteenable[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|unshifted_byteenable[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|unshifted_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|unshifted_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector2~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector2~0_combout  = (\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & ((\u0|packets_to_master_0|p2f|Equal8~0_combout  & (\u0|packets_to_master_0|p2f|byteenable~1_combout )) # (!\u0|packets_to_master_0|p2f|Equal8~0_combout  
// & ((\u0|packets_to_master_0|p2f|unshifted_byteenable [3])))))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(\u0|packets_to_master_0|p2f|byteenable~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|unshifted_byteenable [3]),
	.datad(\u0|packets_to_master_0|p2f|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector2~0 .lut_mask = 16'h88A0;
defparam \u0|packets_to_master_0|p2f|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector2~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector2~1_combout  = (\u0|packets_to_master_0|p2f|writedata[31]~1_combout ) # ((\u0|packets_to_master_0|p2f|Selector2~0_combout ) # ((\u0|packets_to_master_0|p2f|Selector5~1_combout  & \u0|packets_to_master_0|p2f|byteenable 
// [3])))

	.dataa(\u0|packets_to_master_0|p2f|Selector5~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|byteenable [3]),
	.datad(\u0|packets_to_master_0|p2f|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector2~1 .lut_mask = 16'hFFEC;
defparam \u0|packets_to_master_0|p2f|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N27
dffeas \u0|packets_to_master_0|p2f|byteenable[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byteenable[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|WideOr1~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|WideOr1~0_combout  = (\u0|packets_to_master_0|p2f|byteenable [0] & ((\u0|packets_to_master_0|p2f|byteenable [3]) # (\u0|packets_to_master_0|p2f|byteenable [2] $ (\u0|packets_to_master_0|p2f|byteenable [1])))) # 
// (!\u0|packets_to_master_0|p2f|byteenable [0] & ((\u0|packets_to_master_0|p2f|byteenable [2] & (\u0|packets_to_master_0|p2f|byteenable [1] $ (\u0|packets_to_master_0|p2f|byteenable [3]))) # (!\u0|packets_to_master_0|p2f|byteenable [2] & 
// (\u0|packets_to_master_0|p2f|byteenable [1] & \u0|packets_to_master_0|p2f|byteenable [3]))))

	.dataa(\u0|packets_to_master_0|p2f|byteenable [2]),
	.datab(\u0|packets_to_master_0|p2f|byteenable [0]),
	.datac(\u0|packets_to_master_0|p2f|byteenable [1]),
	.datad(\u0|packets_to_master_0|p2f|byteenable [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|WideOr1~0 .lut_mask = 16'hDE68;
defparam \u0|packets_to_master_0|p2f|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N23
dffeas \u0|packets_to_master_0|p2f|byte_avail[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byte_avail [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byte_avail[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byte_avail[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector75~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector75~0_combout  = (\u0|packets_to_master_0|p2f|byte_avail [0]) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|byte_avail [0]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector75~0 .lut_mask = 16'hCFCF;
defparam \u0|packets_to_master_0|p2f|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N27
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[32] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[32] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[32] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [32]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[32] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[32] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [32]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[32] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [32])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [32])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [32]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [32]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[32] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[32]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[32] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|WideOr0~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|WideOr0~0_combout  = (\u0|packets_to_master_0|p2f|byteenable [0] & ((\u0|packets_to_master_0|p2f|byteenable [2]) # ((\u0|packets_to_master_0|p2f|byteenable [3])))) # (!\u0|packets_to_master_0|p2f|byteenable [0] & 
// (((\u0|packets_to_master_0|p2f|byteenable [1] & \u0|packets_to_master_0|p2f|byteenable [3]))))

	.dataa(\u0|packets_to_master_0|p2f|byteenable [2]),
	.datab(\u0|packets_to_master_0|p2f|byteenable [0]),
	.datac(\u0|packets_to_master_0|p2f|byteenable [1]),
	.datad(\u0|packets_to_master_0|p2f|byteenable [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|WideOr0~0 .lut_mask = 16'hFC88;
defparam \u0|packets_to_master_0|p2f|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \u0|packets_to_master_0|p2f|byte_avail[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|byte_avail [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|byte_avail[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|byte_avail[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector74~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector74~0_combout  = (\u0|packets_to_master_0|p2f|byte_avail [1]) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|byte_avail [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector74~0 .lut_mask = 16'hF3F3;
defparam \u0|packets_to_master_0|p2f|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N25
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[33] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[33] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [33]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[33] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [33]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[33] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [33]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [33]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [33]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3 .lut_mask = 16'hE2E2;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[33] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[33]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[33] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector1~2 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector1~2_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34] & (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32] & !\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34]),
	.datab(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector1~2 .lut_mask = 16'h0008;
defparam \u0|packets_to_master_0|f2p|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector38~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector38~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ) # ((!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & \u0|packets_to_master_0|p2f|first_trans~q ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datac(\u0|packets_to_master_0|p2f|first_trans~q ),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector38~0 .lut_mask = 16'hFF30;
defparam \u0|packets_to_master_0|p2f|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N19
dffeas \u0|packets_to_master_0|p2f|first_trans (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|first_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|first_trans .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|first_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_sop~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_sop~feeder_combout  = \u0|packets_to_master_0|p2f|first_trans~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|first_trans~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_sop~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_sop~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|fifo_sop~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \u0|packets_to_master_0|p2f|fifo_sop (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_sop~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_sop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_sop .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_sop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector72~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector72~0_combout  = (\u0|packets_to_master_0|p2f|fifo_sop~q ) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_sop~q ),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector72~0 .lut_mask = 16'hCFCF;
defparam \u0|packets_to_master_0|p2f|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[35] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[35] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[35] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [35]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[35] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[35] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [35]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[35] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [35])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [35])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [35]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [35]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1 .lut_mask = 16'hACAC;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[35] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[35]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[35] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector11~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector11~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]) # 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]) # ((!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35] & 
// !\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector11~0 .lut_mask = 16'hFFF1;
defparam \u0|packets_to_master_0|f2p|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector11~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector11~1_combout  = (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & ((\u0|packets_to_master_0|f2p|Selector11~0_combout ))) # (!\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & 
// (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector11~1 .lut_mask = 16'hFC0C;
defparam \u0|packets_to_master_0|f2p|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|out_data[0]~3 (
// Equation(s):
// \u0|packets_to_master_0|f2p|out_data[0]~3_combout  = (!\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q  & \u0|packets_to_master_0|f2p|state.00~q )

	.dataa(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|f2p|state.00~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|out_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0]~3 .lut_mask = 16'h5500;
defparam \u0|packets_to_master_0|f2p|out_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector21~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector21~0_combout  = (\u0|packets_to_master_0|f2p|current_byte [0] & (((!\u0|st_packets_to_bytes_0|in_ready~combout )) # (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ))) # (!\u0|packets_to_master_0|f2p|current_byte 
// [0] & (\u0|packets_to_master_0|f2p|out_data[0]~3_combout  & ((\u0|st_packets_to_bytes_0|in_ready~combout ) # (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ))))

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~3_combout ),
	.datac(\u0|packets_to_master_0|f2p|current_byte [0]),
	.datad(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector21~0 .lut_mask = 16'h5CF4;
defparam \u0|packets_to_master_0|f2p|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \u0|packets_to_master_0|f2p|current_byte[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|current_byte[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector20~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector20~0_combout  = (\u0|packets_to_master_0|f2p|current_byte [0] & \u0|st_packets_to_bytes_0|in_ready~combout )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|f2p|current_byte [0]),
	.datac(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector20~0 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|f2p|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector20~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector20~1_combout  = (\u0|packets_to_master_0|f2p|current_byte [1] & (((\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & !\u0|packets_to_master_0|f2p|Selector20~0_combout )) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~3_combout ))) # (!\u0|packets_to_master_0|f2p|current_byte [1] & (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((\u0|packets_to_master_0|f2p|Selector20~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~3_combout ),
	.datac(\u0|packets_to_master_0|f2p|current_byte [1]),
	.datad(\u0|packets_to_master_0|f2p|Selector20~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector20~1 .lut_mask = 16'h3AB0;
defparam \u0|packets_to_master_0|f2p|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \u0|packets_to_master_0|f2p|current_byte[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|current_byte[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector4~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector4~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33] & \u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector4~0 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|f2p|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|byte_end[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|byte_end[0]~0_combout  = (!\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q  & (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((\u0|st_packets_to_bytes_0|in_ready~combout ) # (\u0|packets_to_master_0|f2p|state.00~q 
// ))))

	.dataa(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datad(\u0|packets_to_master_0|f2p|state.00~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|byte_end[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|byte_end[0]~0 .lut_mask = 16'h1110;
defparam \u0|packets_to_master_0|f2p|byte_end[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \u0|packets_to_master_0|f2p|byte_end[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|byte_end[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|byte_end [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|byte_end[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|byte_end[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector5~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector5~0_combout  = (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector5~0 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|f2p|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \u0|packets_to_master_0|f2p|byte_end[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|byte_end[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|byte_end [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|byte_end[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|byte_end[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector1~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector1~0_combout  = (\u0|packets_to_master_0|f2p|current_byte [1] & (\u0|packets_to_master_0|f2p|byte_end [1] & (\u0|packets_to_master_0|f2p|current_byte [0] $ (!\u0|packets_to_master_0|f2p|byte_end [0])))) # 
// (!\u0|packets_to_master_0|f2p|current_byte [1] & (!\u0|packets_to_master_0|f2p|byte_end [1] & (\u0|packets_to_master_0|f2p|current_byte [0] $ (!\u0|packets_to_master_0|f2p|byte_end [0]))))

	.dataa(\u0|packets_to_master_0|f2p|current_byte [1]),
	.datab(\u0|packets_to_master_0|f2p|byte_end [1]),
	.datac(\u0|packets_to_master_0|f2p|current_byte [0]),
	.datad(\u0|packets_to_master_0|f2p|byte_end [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector1~0 .lut_mask = 16'h9009;
defparam \u0|packets_to_master_0|f2p|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector11~2 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector11~2_combout  = (\u0|st_packets_to_bytes_0|in_ready~combout  & ((\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((!\u0|packets_to_master_0|f2p|Selector1~0_combout ))) # 
// (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & (\u0|packets_to_master_0|f2p|Selector11~1_combout )))) # (!\u0|st_packets_to_bytes_0|in_ready~combout  & (\u0|packets_to_master_0|f2p|Selector11~1_combout ))

	.dataa(\u0|packets_to_master_0|f2p|Selector11~1_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datac(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector11~2 .lut_mask = 16'h2AEA;
defparam \u0|packets_to_master_0|f2p|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector3~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector3~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34] & (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]) # (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [34]),
	.datab(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [32]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [33]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector3~0 .lut_mask = 16'h8880;
defparam \u0|packets_to_master_0|f2p|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector3~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector3~1_combout  = (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & (((\u0|st_packets_to_bytes_0|in_ready~combout  & \u0|packets_to_master_0|f2p|Selector1~0_combout )))) # 
// (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((\u0|packets_to_master_0|f2p|state.00~q ) # ((\u0|st_packets_to_bytes_0|in_ready~combout ))))

	.dataa(\u0|packets_to_master_0|f2p|state.00~q ),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datad(\u0|packets_to_master_0|f2p|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector3~1 .lut_mask = 16'hF232;
defparam \u0|packets_to_master_0|f2p|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector3~2 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector3~2_combout  = (\u0|packets_to_master_0|f2p|Selector3~0_combout ) # ((\u0|packets_to_master_0|f2p|last_trans~q  & ((\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ) # (!\u0|packets_to_master_0|f2p|Selector3~1_combout 
// ))))

	.dataa(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|f2p|Selector3~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|last_trans~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector3~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector3~2 .lut_mask = 16'hECFC;
defparam \u0|packets_to_master_0|f2p|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \u0|packets_to_master_0|f2p|last_trans (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|last_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|last_trans .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|last_trans .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector1~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector1~1_combout  = (\u0|st_packets_to_bytes_0|in_ready~combout  & (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & (\u0|packets_to_master_0|f2p|last_trans~q  & \u0|packets_to_master_0|f2p|Selector1~0_combout )))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|packets_to_master_0|f2p|last_trans~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector1~1 .lut_mask = 16'h8000;
defparam \u0|packets_to_master_0|f2p|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector1~3 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector1~3_combout  = (\u0|packets_to_master_0|f2p|out_endofpacket~q  & ((\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ) # ((\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~3_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|f2p|out_data[0]~3_combout ),
	.datad(\u0|packets_to_master_0|f2p|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector1~3 .lut_mask = 16'hEF00;
defparam \u0|packets_to_master_0|f2p|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector1~4 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector1~4_combout  = (\u0|packets_to_master_0|f2p|Selector1~2_combout ) # ((\u0|packets_to_master_0|f2p|Selector1~1_combout ) # ((!\u0|st_packets_to_bytes_0|in_ready~combout  & \u0|packets_to_master_0|f2p|Selector1~3_combout 
// )))

	.dataa(\u0|packets_to_master_0|f2p|Selector1~2_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datac(\u0|packets_to_master_0|f2p|Selector1~1_combout ),
	.datad(\u0|packets_to_master_0|f2p|Selector1~3_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector1~4 .lut_mask = 16'hFBFA;
defparam \u0|packets_to_master_0|f2p|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \u0|packets_to_master_0|f2p|out_endofpacket (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_endofpacket .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector0~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector0~0_combout  = (\u0|st_packets_to_bytes_0|in_ready~combout  & (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35])))) # (!\u0|st_packets_to_bytes_0|in_ready~combout  & ((\u0|packets_to_master_0|f2p|out_startofpacket~q ) # 
// ((\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35]))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datab(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [35]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector0~0 .lut_mask = 16'hDC50;
defparam \u0|packets_to_master_0|f2p|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \u0|packets_to_master_0|f2p|out_startofpacket (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_startofpacket .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0] & ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hAAA8;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~71 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~71_combout  = (\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ) # (\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~71 .lut_mask = 16'hFCFC;
defparam \u0|packets_to_master_0|p2f|state~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer~16 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer~16_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|read_data_buffer [28]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~16 .lut_mask = 16'h1010;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector79~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector79~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [28])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [4])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [28]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|counter [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector79~0 .lut_mask = 16'hB8B8;
defparam \u0|packets_to_master_0|p2f|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N1
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [28]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [28]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [28])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [28])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [28]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [28]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[28]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [28]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|out_data[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|out_data[0]~0_combout  = (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((\u0|packets_to_master_0|f2p|current_byte [0]) # (!\u0|packets_to_master_0|f2p|current_byte [1])))

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|current_byte [0]),
	.datad(\u0|packets_to_master_0|f2p|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0]~0 .lut_mask = 16'hA0AA;
defparam \u0|packets_to_master_0|f2p|out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cyclone10lp_io_ibuf \D10~input (
	.i(D10),
	.ibar(gnd),
	.o(\D10~input_o ));
// synopsys translate_off
defparam \D10~input .bus_hold = "false";
defparam \D10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~0 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~0_combout  = \u0|pwm_decoder_0|divider_clk [0] $ (VCC)
// \u0|pwm_decoder_0|Add12~1  = CARRY(\u0|pwm_decoder_0|divider_clk [0])

	.dataa(\u0|pwm_decoder_0|divider_clk [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Add12~0_combout ),
	.cout(\u0|pwm_decoder_0|Add12~1 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~0 .lut_mask = 16'h55AA;
defparam \u0|pwm_decoder_0|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|divider_clk~3 (
// Equation(s):
// \u0|pwm_decoder_0|divider_clk~3_combout  = (\u0|pwm_decoder_0|Add12~0_combout  & !\u0|pwm_decoder_0|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|Add12~0_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|divider_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk~3 .lut_mask = 16'h00F0;
defparam \u0|pwm_decoder_0|divider_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \u0|pwm_decoder_0|divider_clk[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|divider_clk~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~2 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~2_combout  = (\u0|pwm_decoder_0|divider_clk [1] & (!\u0|pwm_decoder_0|Add12~1 )) # (!\u0|pwm_decoder_0|divider_clk [1] & ((\u0|pwm_decoder_0|Add12~1 ) # (GND)))
// \u0|pwm_decoder_0|Add12~3  = CARRY((!\u0|pwm_decoder_0|Add12~1 ) # (!\u0|pwm_decoder_0|divider_clk [1]))

	.dataa(\u0|pwm_decoder_0|divider_clk [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~1 ),
	.combout(\u0|pwm_decoder_0|Add12~2_combout ),
	.cout(\u0|pwm_decoder_0|Add12~3 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~2 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|divider_clk~2 (
// Equation(s):
// \u0|pwm_decoder_0|divider_clk~2_combout  = (!\u0|pwm_decoder_0|Equal0~4_combout  & \u0|pwm_decoder_0|Add12~2_combout )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|Add12~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|divider_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk~2 .lut_mask = 16'h3300;
defparam \u0|pwm_decoder_0|divider_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \u0|pwm_decoder_0|divider_clk[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|divider_clk~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~4 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~4_combout  = (\u0|pwm_decoder_0|divider_clk [2] & (\u0|pwm_decoder_0|Add12~3  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [2] & (!\u0|pwm_decoder_0|Add12~3  & VCC))
// \u0|pwm_decoder_0|Add12~5  = CARRY((\u0|pwm_decoder_0|divider_clk [2] & !\u0|pwm_decoder_0|Add12~3 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~3 ),
	.combout(\u0|pwm_decoder_0|Add12~4_combout ),
	.cout(\u0|pwm_decoder_0|Add12~5 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~4 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \u0|pwm_decoder_0|divider_clk[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~6 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~6_combout  = (\u0|pwm_decoder_0|divider_clk [3] & (!\u0|pwm_decoder_0|Add12~5 )) # (!\u0|pwm_decoder_0|divider_clk [3] & ((\u0|pwm_decoder_0|Add12~5 ) # (GND)))
// \u0|pwm_decoder_0|Add12~7  = CARRY((!\u0|pwm_decoder_0|Add12~5 ) # (!\u0|pwm_decoder_0|divider_clk [3]))

	.dataa(\u0|pwm_decoder_0|divider_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~5 ),
	.combout(\u0|pwm_decoder_0|Add12~6_combout ),
	.cout(\u0|pwm_decoder_0|Add12~7 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~6 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \u0|pwm_decoder_0|divider_clk[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~8 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~8_combout  = (\u0|pwm_decoder_0|divider_clk [4] & (\u0|pwm_decoder_0|Add12~7  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [4] & (!\u0|pwm_decoder_0|Add12~7  & VCC))
// \u0|pwm_decoder_0|Add12~9  = CARRY((\u0|pwm_decoder_0|divider_clk [4] & !\u0|pwm_decoder_0|Add12~7 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~7 ),
	.combout(\u0|pwm_decoder_0|Add12~8_combout ),
	.cout(\u0|pwm_decoder_0|Add12~9 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~8 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|divider_clk~1 (
// Equation(s):
// \u0|pwm_decoder_0|divider_clk~1_combout  = (\u0|pwm_decoder_0|Add12~8_combout  & !\u0|pwm_decoder_0|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|Add12~8_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|divider_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk~1 .lut_mask = 16'h00F0;
defparam \u0|pwm_decoder_0|divider_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \u0|pwm_decoder_0|divider_clk[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|divider_clk~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~10 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~10_combout  = (\u0|pwm_decoder_0|divider_clk [5] & (!\u0|pwm_decoder_0|Add12~9 )) # (!\u0|pwm_decoder_0|divider_clk [5] & ((\u0|pwm_decoder_0|Add12~9 ) # (GND)))
// \u0|pwm_decoder_0|Add12~11  = CARRY((!\u0|pwm_decoder_0|Add12~9 ) # (!\u0|pwm_decoder_0|divider_clk [5]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~9 ),
	.combout(\u0|pwm_decoder_0|Add12~10_combout ),
	.cout(\u0|pwm_decoder_0|Add12~11 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~10 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|divider_clk~0 (
// Equation(s):
// \u0|pwm_decoder_0|divider_clk~0_combout  = (\u0|pwm_decoder_0|Add12~10_combout  & !\u0|pwm_decoder_0|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|Add12~10_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|divider_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk~0 .lut_mask = 16'h00F0;
defparam \u0|pwm_decoder_0|divider_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \u0|pwm_decoder_0|divider_clk[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|divider_clk~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~12 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~12_combout  = (\u0|pwm_decoder_0|divider_clk [6] & (\u0|pwm_decoder_0|Add12~11  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [6] & (!\u0|pwm_decoder_0|Add12~11  & VCC))
// \u0|pwm_decoder_0|Add12~13  = CARRY((\u0|pwm_decoder_0|divider_clk [6] & !\u0|pwm_decoder_0|Add12~11 ))

	.dataa(\u0|pwm_decoder_0|divider_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~11 ),
	.combout(\u0|pwm_decoder_0|Add12~12_combout ),
	.cout(\u0|pwm_decoder_0|Add12~13 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~12 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \u0|pwm_decoder_0|divider_clk[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~14 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~14_combout  = (\u0|pwm_decoder_0|divider_clk [7] & (!\u0|pwm_decoder_0|Add12~13 )) # (!\u0|pwm_decoder_0|divider_clk [7] & ((\u0|pwm_decoder_0|Add12~13 ) # (GND)))
// \u0|pwm_decoder_0|Add12~15  = CARRY((!\u0|pwm_decoder_0|Add12~13 ) # (!\u0|pwm_decoder_0|divider_clk [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~13 ),
	.combout(\u0|pwm_decoder_0|Add12~14_combout ),
	.cout(\u0|pwm_decoder_0|Add12~15 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~14 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \u0|pwm_decoder_0|divider_clk[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~16 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~16_combout  = (\u0|pwm_decoder_0|divider_clk [8] & (\u0|pwm_decoder_0|Add12~15  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [8] & (!\u0|pwm_decoder_0|Add12~15  & VCC))
// \u0|pwm_decoder_0|Add12~17  = CARRY((\u0|pwm_decoder_0|divider_clk [8] & !\u0|pwm_decoder_0|Add12~15 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~15 ),
	.combout(\u0|pwm_decoder_0|Add12~16_combout ),
	.cout(\u0|pwm_decoder_0|Add12~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~16 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \u0|pwm_decoder_0|divider_clk[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~18 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~18_combout  = (\u0|pwm_decoder_0|divider_clk [9] & (!\u0|pwm_decoder_0|Add12~17 )) # (!\u0|pwm_decoder_0|divider_clk [9] & ((\u0|pwm_decoder_0|Add12~17 ) # (GND)))
// \u0|pwm_decoder_0|Add12~19  = CARRY((!\u0|pwm_decoder_0|Add12~17 ) # (!\u0|pwm_decoder_0|divider_clk [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~17 ),
	.combout(\u0|pwm_decoder_0|Add12~18_combout ),
	.cout(\u0|pwm_decoder_0|Add12~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \u0|pwm_decoder_0|divider_clk[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~20 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~20_combout  = (\u0|pwm_decoder_0|divider_clk [10] & (\u0|pwm_decoder_0|Add12~19  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [10] & (!\u0|pwm_decoder_0|Add12~19  & VCC))
// \u0|pwm_decoder_0|Add12~21  = CARRY((\u0|pwm_decoder_0|divider_clk [10] & !\u0|pwm_decoder_0|Add12~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~19 ),
	.combout(\u0|pwm_decoder_0|Add12~20_combout ),
	.cout(\u0|pwm_decoder_0|Add12~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \u0|pwm_decoder_0|divider_clk[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~22 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~22_combout  = (\u0|pwm_decoder_0|divider_clk [11] & (!\u0|pwm_decoder_0|Add12~21 )) # (!\u0|pwm_decoder_0|divider_clk [11] & ((\u0|pwm_decoder_0|Add12~21 ) # (GND)))
// \u0|pwm_decoder_0|Add12~23  = CARRY((!\u0|pwm_decoder_0|Add12~21 ) # (!\u0|pwm_decoder_0|divider_clk [11]))

	.dataa(\u0|pwm_decoder_0|divider_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~21 ),
	.combout(\u0|pwm_decoder_0|Add12~22_combout ),
	.cout(\u0|pwm_decoder_0|Add12~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \u0|pwm_decoder_0|divider_clk[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Equal0~1 (
// Equation(s):
// \u0|pwm_decoder_0|Equal0~1_combout  = (!\u0|pwm_decoder_0|divider_clk [8] & (!\u0|pwm_decoder_0|divider_clk [11] & (!\u0|pwm_decoder_0|divider_clk [10] & !\u0|pwm_decoder_0|divider_clk [9])))

	.dataa(\u0|pwm_decoder_0|divider_clk [8]),
	.datab(\u0|pwm_decoder_0|divider_clk [11]),
	.datac(\u0|pwm_decoder_0|divider_clk [10]),
	.datad(\u0|pwm_decoder_0|divider_clk [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Equal0~2 (
// Equation(s):
// \u0|pwm_decoder_0|Equal0~2_combout  = (\u0|pwm_decoder_0|divider_clk [4] & (!\u0|pwm_decoder_0|divider_clk [7] & (!\u0|pwm_decoder_0|divider_clk [6] & \u0|pwm_decoder_0|divider_clk [5])))

	.dataa(\u0|pwm_decoder_0|divider_clk [4]),
	.datab(\u0|pwm_decoder_0|divider_clk [7]),
	.datac(\u0|pwm_decoder_0|divider_clk [6]),
	.datad(\u0|pwm_decoder_0|divider_clk [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Equal0~2 .lut_mask = 16'h0200;
defparam \u0|pwm_decoder_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Equal0~3 (
// Equation(s):
// \u0|pwm_decoder_0|Equal0~3_combout  = (!\u0|pwm_decoder_0|divider_clk [0] & (\u0|pwm_decoder_0|divider_clk [1] & (!\u0|pwm_decoder_0|divider_clk [2] & !\u0|pwm_decoder_0|divider_clk [3])))

	.dataa(\u0|pwm_decoder_0|divider_clk [0]),
	.datab(\u0|pwm_decoder_0|divider_clk [1]),
	.datac(\u0|pwm_decoder_0|divider_clk [2]),
	.datad(\u0|pwm_decoder_0|divider_clk [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Equal0~3 .lut_mask = 16'h0004;
defparam \u0|pwm_decoder_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~24 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~24_combout  = (\u0|pwm_decoder_0|divider_clk [12] & (\u0|pwm_decoder_0|Add12~23  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [12] & (!\u0|pwm_decoder_0|Add12~23  & VCC))
// \u0|pwm_decoder_0|Add12~25  = CARRY((\u0|pwm_decoder_0|divider_clk [12] & !\u0|pwm_decoder_0|Add12~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~23 ),
	.combout(\u0|pwm_decoder_0|Add12~24_combout ),
	.cout(\u0|pwm_decoder_0|Add12~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \u0|pwm_decoder_0|divider_clk[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~26 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~26_combout  = (\u0|pwm_decoder_0|divider_clk [13] & (!\u0|pwm_decoder_0|Add12~25 )) # (!\u0|pwm_decoder_0|divider_clk [13] & ((\u0|pwm_decoder_0|Add12~25 ) # (GND)))
// \u0|pwm_decoder_0|Add12~27  = CARRY((!\u0|pwm_decoder_0|Add12~25 ) # (!\u0|pwm_decoder_0|divider_clk [13]))

	.dataa(\u0|pwm_decoder_0|divider_clk [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~25 ),
	.combout(\u0|pwm_decoder_0|Add12~26_combout ),
	.cout(\u0|pwm_decoder_0|Add12~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \u0|pwm_decoder_0|divider_clk[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~28 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~28_combout  = (\u0|pwm_decoder_0|divider_clk [14] & (\u0|pwm_decoder_0|Add12~27  $ (GND))) # (!\u0|pwm_decoder_0|divider_clk [14] & (!\u0|pwm_decoder_0|Add12~27  & VCC))
// \u0|pwm_decoder_0|Add12~29  = CARRY((\u0|pwm_decoder_0|divider_clk [14] & !\u0|pwm_decoder_0|Add12~27 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|divider_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|Add12~27 ),
	.combout(\u0|pwm_decoder_0|Add12~28_combout ),
	.cout(\u0|pwm_decoder_0|Add12~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~28 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \u0|pwm_decoder_0|divider_clk[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Add12~30 (
// Equation(s):
// \u0|pwm_decoder_0|Add12~30_combout  = \u0|pwm_decoder_0|divider_clk [15] $ (\u0|pwm_decoder_0|Add12~29 )

	.dataa(\u0|pwm_decoder_0|divider_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|Add12~29 ),
	.combout(\u0|pwm_decoder_0|Add12~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Add12~30 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \u0|pwm_decoder_0|divider_clk[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Add12~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|divider_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|divider_clk[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|divider_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Equal0~0 (
// Equation(s):
// \u0|pwm_decoder_0|Equal0~0_combout  = (!\u0|pwm_decoder_0|divider_clk [12] & (!\u0|pwm_decoder_0|divider_clk [13] & (!\u0|pwm_decoder_0|divider_clk [15] & !\u0|pwm_decoder_0|divider_clk [14])))

	.dataa(\u0|pwm_decoder_0|divider_clk [12]),
	.datab(\u0|pwm_decoder_0|divider_clk [13]),
	.datac(\u0|pwm_decoder_0|divider_clk [15]),
	.datad(\u0|pwm_decoder_0|divider_clk [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Equal0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Equal0~4 (
// Equation(s):
// \u0|pwm_decoder_0|Equal0~4_combout  = (\u0|pwm_decoder_0|Equal0~1_combout  & (\u0|pwm_decoder_0|Equal0~2_combout  & (\u0|pwm_decoder_0|Equal0~3_combout  & \u0|pwm_decoder_0|Equal0~0_combout )))

	.dataa(\u0|pwm_decoder_0|Equal0~1_combout ),
	.datab(\u0|pwm_decoder_0|Equal0~2_combout ),
	.datac(\u0|pwm_decoder_0|Equal0~3_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Equal0~4 .lut_mask = 16'h8000;
defparam \u0|pwm_decoder_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \u0|pwm_decoder_0|pwm_status_5 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D10~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_5 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_5 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_5[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_5 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_5[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[8]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout  = (!\D10~input_o ) # (!\u0|pwm_decoder_0|pwm_status_5~q )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\D10~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[8]~18 .lut_mask = 16'h3F3F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [12] & (\u0|pwm_decoder_0|pwm_on_time_5[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [12] & (!\u0|pwm_decoder_0|pwm_on_time_5[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [12] & !\u0|pwm_decoder_0|pwm_on_time_5[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [13] & (!\u0|pwm_decoder_0|pwm_on_time_5[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [13] & ((\u0|pwm_decoder_0|pwm_on_time_5[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_5[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [14] & (\u0|pwm_decoder_0|pwm_on_time_5[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [14] & (!\u0|pwm_decoder_0|pwm_on_time_5[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [14] & !\u0|pwm_decoder_0|pwm_on_time_5[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_5[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_5 [15] $ (\u0|pwm_decoder_0|pwm_on_time_5[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_5[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_5[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan16~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan16~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_5 [13] & (!\u0|pwm_decoder_0|pwm_on_time_5 [12] & (!\u0|pwm_decoder_0|pwm_on_time_5 [15] & !\u0|pwm_decoder_0|pwm_on_time_5 [14])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [13]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [12]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [15]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan16~3 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan16~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan16~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_5 [5] & (!\u0|pwm_decoder_0|pwm_on_time_5 [2] & (!\u0|pwm_decoder_0|pwm_on_time_5 [3] & !\u0|pwm_decoder_0|pwm_on_time_5 [4])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [5]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [2]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [3]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan16~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan16~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan16~1_combout  = ((\u0|pwm_decoder_0|LessThan16~0_combout ) # ((!\u0|pwm_decoder_0|pwm_on_time_5 [7]) # (!\u0|pwm_decoder_0|pwm_on_time_5 [8]))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [6])

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [6]),
	.datab(\u0|pwm_decoder_0|LessThan16~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [8]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [7]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan16~1 .lut_mask = 16'hDFFF;
defparam \u0|pwm_decoder_0|LessThan16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan16~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan16~2_combout  = ((\u0|pwm_decoder_0|LessThan16~1_combout  & (!\u0|pwm_decoder_0|pwm_on_time_5 [10] & !\u0|pwm_decoder_0|pwm_on_time_5 [9]))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [11])

	.dataa(\u0|pwm_decoder_0|LessThan16~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [11]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [10]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan16~2 .lut_mask = 16'h333B;
defparam \u0|pwm_decoder_0|LessThan16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~21_combout  = ((\u0|pwm_decoder_0|LessThan16~3_combout  & \u0|pwm_decoder_0|LessThan16~2_combout )) # (!\u0|pwm_decoder_0|pwm_status_5~q )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|LessThan16~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datad(\u0|pwm_decoder_0|LessThan16~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~21 .lut_mask = 16'hCF0F;
defparam \u0|pwm_decoder_0|pwm_count_5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D10~input_o  & (\u0|pwm_decoder_0|pwm_count_5~21_combout )) # (!\D10~input_o  & ((!\u0|pwm_decoder_0|pwm_status_5~q )))))

	.dataa(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5~21_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datad(\D10~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[7]~19 .lut_mask = 16'h880A;
defparam \u0|pwm_decoder_0|pwm_on_time_5[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_5[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[0]~16_combout ),
	.asdata(\D10~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [1] & (!\u0|pwm_decoder_0|pwm_on_time_5[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [1] & ((\u0|pwm_decoder_0|pwm_on_time_5[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_5[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [2] & (\u0|pwm_decoder_0|pwm_on_time_5[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [2] & (!\u0|pwm_decoder_0|pwm_on_time_5[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [2] & !\u0|pwm_decoder_0|pwm_on_time_5[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_5[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [3] & (!\u0|pwm_decoder_0|pwm_on_time_5[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [3] & ((\u0|pwm_decoder_0|pwm_on_time_5[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_5[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [4] & (\u0|pwm_decoder_0|pwm_on_time_5[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [4] & (!\u0|pwm_decoder_0|pwm_on_time_5[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [4] & !\u0|pwm_decoder_0|pwm_on_time_5[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_5[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [5] & (!\u0|pwm_decoder_0|pwm_on_time_5[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [5] & ((\u0|pwm_decoder_0|pwm_on_time_5[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_5[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [6] & (\u0|pwm_decoder_0|pwm_on_time_5[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [6] & (!\u0|pwm_decoder_0|pwm_on_time_5[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [6] & !\u0|pwm_decoder_0|pwm_on_time_5[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_5[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_5[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [7] & (!\u0|pwm_decoder_0|pwm_on_time_5[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [7] & ((\u0|pwm_decoder_0|pwm_on_time_5[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_5[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [8] & (\u0|pwm_decoder_0|pwm_on_time_5[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [8] & (!\u0|pwm_decoder_0|pwm_on_time_5[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [8] & !\u0|pwm_decoder_0|pwm_on_time_5[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_5[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [9] & (!\u0|pwm_decoder_0|pwm_on_time_5[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [9] & ((\u0|pwm_decoder_0|pwm_on_time_5[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_5[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [10] & (\u0|pwm_decoder_0|pwm_on_time_5[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_5 [10] & (!\u0|pwm_decoder_0|pwm_on_time_5[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_5[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_5 [10] & !\u0|pwm_decoder_0|pwm_on_time_5[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_5 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_5[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_5[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_5[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_5[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [11] & (!\u0|pwm_decoder_0|pwm_on_time_5[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_5 [11] & ((\u0|pwm_decoder_0|pwm_on_time_5[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_5[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_5[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_5 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_5[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_5[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_5[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_5[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_5[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_5[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_5[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_5[8]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_5[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_5[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~18_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [12]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~18 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_5 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_5[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_5 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_5[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cyclone10lp_lcell_comb \D10~_wirecell (
// Equation(s):
// \D10~_wirecell_combout  = !\D10~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D10~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D10~_wirecell .lut_mask = 16'h0F0F;
defparam \D10~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~4_combout  = (\D10~input_o ) # (\u0|pwm_decoder_0|pwm_status_5~q )

	.dataa(\D10~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~4 .lut_mask = 16'hFAFA;
defparam \u0|pwm_decoder_0|pwm_count_5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_count_5[14]~2_combout ) # (\u0|pwm_decoder_0|pwm_status_5~q )))

	.dataa(\u0|pwm_decoder_0|pwm_count_5[14]~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[15]~28 .lut_mask = 16'hEE00;
defparam \u0|pwm_decoder_0|pwm_off_time_5[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_5[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[0]~16_combout ),
	.asdata(\D10~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [1] & (!\u0|pwm_decoder_0|pwm_off_time_5[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [1] & ((\u0|pwm_decoder_0|pwm_off_time_5[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_5[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [2] & (\u0|pwm_decoder_0|pwm_off_time_5[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [2] & (!\u0|pwm_decoder_0|pwm_off_time_5[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [2] & !\u0|pwm_decoder_0|pwm_off_time_5[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_5[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [3] & (!\u0|pwm_decoder_0|pwm_off_time_5[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [3] & ((\u0|pwm_decoder_0|pwm_off_time_5[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_5[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [4] & (\u0|pwm_decoder_0|pwm_off_time_5[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [4] & (!\u0|pwm_decoder_0|pwm_off_time_5[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [4] & !\u0|pwm_decoder_0|pwm_off_time_5[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_5[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [5] & (!\u0|pwm_decoder_0|pwm_off_time_5[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [5] & ((\u0|pwm_decoder_0|pwm_off_time_5[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_5[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [6] & (\u0|pwm_decoder_0|pwm_off_time_5[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [6] & (!\u0|pwm_decoder_0|pwm_off_time_5[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [6] & !\u0|pwm_decoder_0|pwm_off_time_5[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_5[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_5[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [7] & (!\u0|pwm_decoder_0|pwm_off_time_5[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [7] & ((\u0|pwm_decoder_0|pwm_off_time_5[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_5[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [8] & (\u0|pwm_decoder_0|pwm_off_time_5[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [8] & (!\u0|pwm_decoder_0|pwm_off_time_5[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [8] & !\u0|pwm_decoder_0|pwm_off_time_5[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_5[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [9] & (!\u0|pwm_decoder_0|pwm_off_time_5[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [9] & ((\u0|pwm_decoder_0|pwm_off_time_5[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_5[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [10] & (\u0|pwm_decoder_0|pwm_off_time_5[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [10] & (!\u0|pwm_decoder_0|pwm_off_time_5[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [10] & !\u0|pwm_decoder_0|pwm_off_time_5[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_5[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [11] & (!\u0|pwm_decoder_0|pwm_off_time_5[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [11] & ((\u0|pwm_decoder_0|pwm_off_time_5[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_5[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [12] & (\u0|pwm_decoder_0|pwm_off_time_5[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [12] & (!\u0|pwm_decoder_0|pwm_off_time_5[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [12] & !\u0|pwm_decoder_0|pwm_off_time_5[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_5[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [13] & (!\u0|pwm_decoder_0|pwm_off_time_5[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_5 [13] & ((\u0|pwm_decoder_0|pwm_off_time_5[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_5[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_5[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_5[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_5[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_5 [14] & (\u0|pwm_decoder_0|pwm_off_time_5[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [14] & (!\u0|pwm_decoder_0|pwm_off_time_5[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_5[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_5 [14] & !\u0|pwm_decoder_0|pwm_off_time_5[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_5[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_5[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_5[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_5[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_5[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_5 [15] $ (\u0|pwm_decoder_0|pwm_off_time_5[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_5[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_5[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_5[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_5[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_5[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_5[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_5[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan18~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan18~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_5 [6] & (!\u0|pwm_decoder_0|pwm_off_time_5 [7] & (!\u0|pwm_decoder_0|pwm_off_time_5 [8] & !\u0|pwm_decoder_0|pwm_off_time_5 [5])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [6]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [7]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_5 [8]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_5 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan18~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan18~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan18~1_combout  = (((\u0|pwm_decoder_0|LessThan18~0_combout ) # (!\u0|pwm_decoder_0|pwm_off_time_5 [9])) # (!\u0|pwm_decoder_0|pwm_off_time_5 [10])) # (!\u0|pwm_decoder_0|pwm_off_time_5 [11])

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [11]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [10]),
	.datac(\u0|pwm_decoder_0|LessThan18~0_combout ),
	.datad(\u0|pwm_decoder_0|pwm_off_time_5 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan18~1 .lut_mask = 16'hF7FF;
defparam \u0|pwm_decoder_0|LessThan18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan18~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan18~2_combout  = ((!\u0|pwm_decoder_0|pwm_off_time_5 [12] & (!\u0|pwm_decoder_0|pwm_off_time_5 [13] & \u0|pwm_decoder_0|LessThan18~1_combout ))) # (!\u0|pwm_decoder_0|pwm_off_time_5 [14])

	.dataa(\u0|pwm_decoder_0|pwm_off_time_5 [14]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [12]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_5 [13]),
	.datad(\u0|pwm_decoder_0|LessThan18~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan18~2 .lut_mask = 16'h5755;
defparam \u0|pwm_decoder_0|LessThan18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5[14]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5[14]~2_combout  = (!\u0|pwm_decoder_0|pwm_off_time_5 [15] & (!\D10~input_o  & \u0|pwm_decoder_0|LessThan18~2_combout ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_5 [15]),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|LessThan18~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[14]~2 .lut_mask = 16'h0300;
defparam \u0|pwm_decoder_0|pwm_count_5[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5[7]~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5[7]~1_combout  = ((\u0|pwm_decoder_0|pwm_status_5~q  & ((!\u0|pwm_decoder_0|LessThan16~2_combout ) # (!\u0|pwm_decoder_0|LessThan16~3_combout )))) # (!\D10~input_o )

	.dataa(\D10~input_o ),
	.datab(\u0|pwm_decoder_0|LessThan16~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datad(\u0|pwm_decoder_0|LessThan16~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[7]~1 .lut_mask = 16'h75F5;
defparam \u0|pwm_decoder_0|pwm_count_5[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5[7]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5[7]~3_combout  = (\u0|pwm_decoder_0|pwm_count_5[7]~1_combout  & (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_5~q ) # (!\u0|pwm_decoder_0|pwm_count_5[14]~2_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5[14]~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5[7]~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[7]~3 .lut_mask = 16'hC400;
defparam \u0|pwm_decoder_0|pwm_count_5[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \u0|pwm_decoder_0|pwm_count_5[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|Decoder0~3 (
// Equation(s):
// \u0|pwm_dshot_0|Decoder0~3_combout  = (\u0|packets_to_master_0|p2f|address [4] & !\u0|packets_to_master_0|p2f|address [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [4]),
	.datad(\u0|packets_to_master_0|p2f|address [3]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|Decoder0~3 .lut_mask = 16'h00F0;
defparam \u0|pwm_dshot_0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_6 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_6[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_6 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_6[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cyclone10lp_io_ibuf \D11~input (
	.i(D11),
	.ibar(gnd),
	.o(\D11~input_o ));
// synopsys translate_off
defparam \D11~input .bus_hold = "false";
defparam \D11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \u0|pwm_decoder_0|pwm_status_6 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D11~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_6 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[5]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout  = (!\D11~input_o ) # (!\u0|pwm_decoder_0|pwm_status_6~q )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[5]~18 .lut_mask = 16'h3F3F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [12] & (\u0|pwm_decoder_0|pwm_on_time_6[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [12] & (!\u0|pwm_decoder_0|pwm_on_time_6[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [12] & !\u0|pwm_decoder_0|pwm_on_time_6[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [13] & (!\u0|pwm_decoder_0|pwm_on_time_6[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [13] & ((\u0|pwm_decoder_0|pwm_on_time_6[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_6[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [14] & (\u0|pwm_decoder_0|pwm_on_time_6[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [14] & (!\u0|pwm_decoder_0|pwm_on_time_6[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [14] & !\u0|pwm_decoder_0|pwm_on_time_6[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_6[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_6 [15] $ (\u0|pwm_decoder_0|pwm_on_time_6[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_6[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_6[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan20~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan20~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_6 [13] & (!\u0|pwm_decoder_0|pwm_on_time_6 [15] & (!\u0|pwm_decoder_0|pwm_on_time_6 [12] & !\u0|pwm_decoder_0|pwm_on_time_6 [14])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [13]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [15]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [12]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_6 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan20~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan20~3 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan20~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan20~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_6 [5] & (!\u0|pwm_decoder_0|pwm_on_time_6 [2] & (!\u0|pwm_decoder_0|pwm_on_time_6 [3] & !\u0|pwm_decoder_0|pwm_on_time_6 [4])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [5]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [2]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [3]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_6 [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan20~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan20~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan20~1_combout  = (((\u0|pwm_decoder_0|LessThan20~0_combout ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [8])) # (!\u0|pwm_decoder_0|pwm_on_time_6 [6])) # (!\u0|pwm_decoder_0|pwm_on_time_6 [7])

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [7]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [6]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [8]),
	.datad(\u0|pwm_decoder_0|LessThan20~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan20~1 .lut_mask = 16'hFF7F;
defparam \u0|pwm_decoder_0|LessThan20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan20~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan20~2_combout  = ((!\u0|pwm_decoder_0|pwm_on_time_6 [10] & (!\u0|pwm_decoder_0|pwm_on_time_6 [9] & \u0|pwm_decoder_0|LessThan20~1_combout ))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [11])

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [10]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [9]),
	.datac(\u0|pwm_decoder_0|LessThan20~1_combout ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_6 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan20~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan20~2 .lut_mask = 16'h10FF;
defparam \u0|pwm_decoder_0|LessThan20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~21_combout  = ((\u0|pwm_decoder_0|LessThan20~3_combout  & \u0|pwm_decoder_0|LessThan20~2_combout )) # (!\u0|pwm_decoder_0|pwm_status_6~q )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|LessThan20~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datad(\u0|pwm_decoder_0|LessThan20~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~21 .lut_mask = 16'hCF0F;
defparam \u0|pwm_decoder_0|pwm_count_6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D11~input_o  & (\u0|pwm_decoder_0|pwm_count_6~21_combout )) # (!\D11~input_o  & ((!\u0|pwm_decoder_0|pwm_status_6~q )))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6~21_combout ),
	.datab(\D11~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[7]~19 .lut_mask = 16'h8B00;
defparam \u0|pwm_decoder_0|pwm_on_time_6[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_6[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[0]~16_combout ),
	.asdata(\D11~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [1] & (!\u0|pwm_decoder_0|pwm_on_time_6[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [1] & ((\u0|pwm_decoder_0|pwm_on_time_6[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_6[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [2] & (\u0|pwm_decoder_0|pwm_on_time_6[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [2] & (!\u0|pwm_decoder_0|pwm_on_time_6[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [2] & !\u0|pwm_decoder_0|pwm_on_time_6[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_6[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [3] & (!\u0|pwm_decoder_0|pwm_on_time_6[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [3] & ((\u0|pwm_decoder_0|pwm_on_time_6[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_6[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [4] & (\u0|pwm_decoder_0|pwm_on_time_6[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [4] & (!\u0|pwm_decoder_0|pwm_on_time_6[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [4] & !\u0|pwm_decoder_0|pwm_on_time_6[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_6[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [5] & (!\u0|pwm_decoder_0|pwm_on_time_6[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [5] & ((\u0|pwm_decoder_0|pwm_on_time_6[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_6[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [6] & (\u0|pwm_decoder_0|pwm_on_time_6[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [6] & (!\u0|pwm_decoder_0|pwm_on_time_6[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [6] & !\u0|pwm_decoder_0|pwm_on_time_6[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_6[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_6[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [7] & (!\u0|pwm_decoder_0|pwm_on_time_6[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [7] & ((\u0|pwm_decoder_0|pwm_on_time_6[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_6[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [8] & (\u0|pwm_decoder_0|pwm_on_time_6[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [8] & (!\u0|pwm_decoder_0|pwm_on_time_6[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [8] & !\u0|pwm_decoder_0|pwm_on_time_6[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_6[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [9] & (!\u0|pwm_decoder_0|pwm_on_time_6[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [9] & ((\u0|pwm_decoder_0|pwm_on_time_6[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_6[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [10] & (\u0|pwm_decoder_0|pwm_on_time_6[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_6 [10] & (!\u0|pwm_decoder_0|pwm_on_time_6[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_6[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_6 [10] & !\u0|pwm_decoder_0|pwm_on_time_6[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_6[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_6[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_6[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_6[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [11] & (!\u0|pwm_decoder_0|pwm_on_time_6[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_6 [11] & ((\u0|pwm_decoder_0|pwm_on_time_6[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_6[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_6[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_6 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_6[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_6[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_6[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_6[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_6[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_6[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_6[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_6[5]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_6[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_6[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~18_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [12] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [12]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(gnd),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~18 .lut_mask = 16'h0088;
defparam \u0|pwm_decoder_0|pwm_count_6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6[7]~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6[7]~1_combout  = ((\u0|pwm_decoder_0|pwm_status_6~q  & ((!\u0|pwm_decoder_0|LessThan20~2_combout ) # (!\u0|pwm_decoder_0|LessThan20~3_combout )))) # (!\D11~input_o )

	.dataa(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datab(\u0|pwm_decoder_0|LessThan20~3_combout ),
	.datac(\D11~input_o ),
	.datad(\u0|pwm_decoder_0|LessThan20~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[7]~1 .lut_mask = 16'h2FAF;
defparam \u0|pwm_decoder_0|pwm_count_6[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_6 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_6[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_6 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_6[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cyclone10lp_lcell_comb \D11~_wirecell (
// Equation(s):
// \D11~_wirecell_combout  = !\D11~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D11~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D11~_wirecell .lut_mask = 16'h0F0F;
defparam \D11~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~4_combout  = (\u0|pwm_decoder_0|pwm_status_6~q ) # (\D11~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~4 .lut_mask = 16'hFFF0;
defparam \u0|pwm_decoder_0|pwm_count_6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_6~q ) # (\u0|pwm_decoder_0|pwm_count_6[3]~2_combout )))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\u0|pwm_decoder_0|pwm_count_6[3]~2_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[15]~28 .lut_mask = 16'hFC00;
defparam \u0|pwm_decoder_0|pwm_off_time_6[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_6[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[0]~16_combout ),
	.asdata(\D11~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [1] & (!\u0|pwm_decoder_0|pwm_off_time_6[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [1] & ((\u0|pwm_decoder_0|pwm_off_time_6[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_6[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [2] & (\u0|pwm_decoder_0|pwm_off_time_6[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [2] & (!\u0|pwm_decoder_0|pwm_off_time_6[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [2] & !\u0|pwm_decoder_0|pwm_off_time_6[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_6[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [3] & (!\u0|pwm_decoder_0|pwm_off_time_6[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [3] & ((\u0|pwm_decoder_0|pwm_off_time_6[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_6[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [4] & (\u0|pwm_decoder_0|pwm_off_time_6[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [4] & (!\u0|pwm_decoder_0|pwm_off_time_6[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [4] & !\u0|pwm_decoder_0|pwm_off_time_6[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_6[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [5] & (!\u0|pwm_decoder_0|pwm_off_time_6[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [5] & ((\u0|pwm_decoder_0|pwm_off_time_6[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_6[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [6] & (\u0|pwm_decoder_0|pwm_off_time_6[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [6] & (!\u0|pwm_decoder_0|pwm_off_time_6[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [6] & !\u0|pwm_decoder_0|pwm_off_time_6[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_6[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_6[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [7] & (!\u0|pwm_decoder_0|pwm_off_time_6[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [7] & ((\u0|pwm_decoder_0|pwm_off_time_6[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_6[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [8] & (\u0|pwm_decoder_0|pwm_off_time_6[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [8] & (!\u0|pwm_decoder_0|pwm_off_time_6[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [8] & !\u0|pwm_decoder_0|pwm_off_time_6[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_6[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [9] & (!\u0|pwm_decoder_0|pwm_off_time_6[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [9] & ((\u0|pwm_decoder_0|pwm_off_time_6[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_6[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [10] & (\u0|pwm_decoder_0|pwm_off_time_6[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [10] & (!\u0|pwm_decoder_0|pwm_off_time_6[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [10] & !\u0|pwm_decoder_0|pwm_off_time_6[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_6[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [11] & (!\u0|pwm_decoder_0|pwm_off_time_6[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [11] & ((\u0|pwm_decoder_0|pwm_off_time_6[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_6[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [12] & (\u0|pwm_decoder_0|pwm_off_time_6[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [12] & (!\u0|pwm_decoder_0|pwm_off_time_6[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [12] & !\u0|pwm_decoder_0|pwm_off_time_6[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_6[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [13] & (!\u0|pwm_decoder_0|pwm_off_time_6[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_6 [13] & ((\u0|pwm_decoder_0|pwm_off_time_6[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_6[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_6[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_6 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_6[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_6[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_6 [14] & (\u0|pwm_decoder_0|pwm_off_time_6[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [14] & (!\u0|pwm_decoder_0|pwm_off_time_6[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_6[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_6 [14] & !\u0|pwm_decoder_0|pwm_off_time_6[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_6[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_6[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_6[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan22~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan22~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_6 [7] & (!\u0|pwm_decoder_0|pwm_off_time_6 [6] & (!\u0|pwm_decoder_0|pwm_off_time_6 [8] & !\u0|pwm_decoder_0|pwm_off_time_6 [5])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [7]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [6]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_6 [8]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_6 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan22~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan22~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan22~1_combout  = (\u0|pwm_decoder_0|LessThan22~0_combout ) # (((!\u0|pwm_decoder_0|pwm_off_time_6 [9]) # (!\u0|pwm_decoder_0|pwm_off_time_6 [10])) # (!\u0|pwm_decoder_0|pwm_off_time_6 [11]))

	.dataa(\u0|pwm_decoder_0|LessThan22~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [11]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_6 [10]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_6 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan22~1 .lut_mask = 16'hBFFF;
defparam \u0|pwm_decoder_0|LessThan22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan22~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan22~2_combout  = ((!\u0|pwm_decoder_0|pwm_off_time_6 [12] & (!\u0|pwm_decoder_0|pwm_off_time_6 [13] & \u0|pwm_decoder_0|LessThan22~1_combout ))) # (!\u0|pwm_decoder_0|pwm_off_time_6 [14])

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [14]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_6 [12]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_6 [13]),
	.datad(\u0|pwm_decoder_0|LessThan22~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan22~2 .lut_mask = 16'h5755;
defparam \u0|pwm_decoder_0|LessThan22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_6[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_6[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_6 [15] $ (\u0|pwm_decoder_0|pwm_off_time_6[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_6 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_6[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_6[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_6[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_6[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_6[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_6[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_6[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6[3]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6[3]~2_combout  = (\u0|pwm_decoder_0|LessThan22~2_combout  & (!\u0|pwm_decoder_0|pwm_off_time_6 [15] & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|LessThan22~2_combout ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_off_time_6 [15]),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[3]~2 .lut_mask = 16'h000A;
defparam \u0|pwm_decoder_0|pwm_count_6[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6[7]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6[7]~3_combout  = (\u0|pwm_decoder_0|pwm_count_6[7]~1_combout  & (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_6~q ) # (!\u0|pwm_decoder_0|pwm_count_6[3]~2_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6[7]~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_6[3]~2_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[7]~3 .lut_mask = 16'hA200;
defparam \u0|pwm_decoder_0|pwm_count_6[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \u0|pwm_decoder_0|pwm_count_6[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|avs_s0_readdata[4]~0 (
// Equation(s):
// \u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  = (\u0|packets_to_master_0|p2f|address [4] & ((\u0|packets_to_master_0|p2f|address [2]) # (\u0|packets_to_master_0|p2f|address [3])))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[4]~0 .lut_mask = 16'hFA00;
defparam \u0|pwm_decoder_0|avs_s0_readdata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux19~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux19~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_6 [12]))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_5 
// [12])))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [12]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [12]),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux19~2 .lut_mask = 16'hF388;
defparam \u0|pwm_decoder_0|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_1 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_1[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_1 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cyclone10lp_io_ibuf \D6~input (
	.i(D6),
	.ibar(gnd),
	.o(\D6~input_o ));
// synopsys translate_off
defparam \D6~input .bus_hold = "false";
defparam \D6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \u0|pwm_decoder_0|pwm_status_1 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D6~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_1 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[4]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout  = (!\u0|pwm_decoder_0|pwm_status_1~q ) # (!\D6~input_o )

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[4]~18 .lut_mask = 16'h33FF;
defparam \u0|pwm_decoder_0|pwm_on_time_1[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [12] & (\u0|pwm_decoder_0|pwm_on_time_1[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [12] & (!\u0|pwm_decoder_0|pwm_on_time_1[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [12] & !\u0|pwm_decoder_0|pwm_on_time_1[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [13] & (!\u0|pwm_decoder_0|pwm_on_time_1[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [13] & ((\u0|pwm_decoder_0|pwm_on_time_1[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_1[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [14] & (\u0|pwm_decoder_0|pwm_on_time_1[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [14] & (!\u0|pwm_decoder_0|pwm_on_time_1[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [14] & !\u0|pwm_decoder_0|pwm_on_time_1[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_1[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_1 [15] $ (\u0|pwm_decoder_0|pwm_on_time_1[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_1[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_1[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan0~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan0~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_1 [15] & (!\u0|pwm_decoder_0|pwm_on_time_1 [13] & (!\u0|pwm_decoder_0|pwm_on_time_1 [14] & !\u0|pwm_decoder_0|pwm_on_time_1 [12])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [15]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [13]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [14]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan0~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan0~2_combout  = ((!\u0|pwm_decoder_0|pwm_on_time_1 [8]) # (!\u0|pwm_decoder_0|pwm_on_time_1 [6])) # (!\u0|pwm_decoder_0|pwm_on_time_1 [7])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [7]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [6]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan0~2 .lut_mask = 16'h3FFF;
defparam \u0|pwm_decoder_0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan0~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan0~1_combout  = (!\u0|pwm_decoder_0|pwm_on_time_1 [2] & (!\u0|pwm_decoder_0|pwm_on_time_1 [4] & (!\u0|pwm_decoder_0|pwm_on_time_1 [5] & !\u0|pwm_decoder_0|pwm_on_time_1 [3])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [2]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [4]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [5]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan0~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan0~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_1 [10] & (!\u0|pwm_decoder_0|pwm_on_time_1 [9] & ((\u0|pwm_decoder_0|LessThan0~2_combout ) # (\u0|pwm_decoder_0|LessThan0~1_combout ))))

	.dataa(\u0|pwm_decoder_0|LessThan0~2_combout ),
	.datab(\u0|pwm_decoder_0|LessThan0~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [10]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan0~3 .lut_mask = 16'h000E;
defparam \u0|pwm_decoder_0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~1_combout  = ((\u0|pwm_decoder_0|LessThan0~0_combout  & ((\u0|pwm_decoder_0|LessThan0~3_combout ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [11])))) # (!\u0|pwm_decoder_0|pwm_status_1~q )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [11]),
	.datab(\u0|pwm_decoder_0|LessThan0~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datad(\u0|pwm_decoder_0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~1 .lut_mask = 16'hCF4F;
defparam \u0|pwm_decoder_0|pwm_count_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D6~input_o  & (\u0|pwm_decoder_0|pwm_count_1~1_combout )) # (!\D6~input_o  & ((!\u0|pwm_decoder_0|pwm_status_1~q )))))

	.dataa(\D6~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_count_1~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[7]~19 .lut_mask = 16'h8D00;
defparam \u0|pwm_decoder_0|pwm_on_time_1[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_1[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[0]~16_combout ),
	.asdata(\D6~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [1] & (!\u0|pwm_decoder_0|pwm_on_time_1[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [1] & ((\u0|pwm_decoder_0|pwm_on_time_1[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_1[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [2] & (\u0|pwm_decoder_0|pwm_on_time_1[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [2] & (!\u0|pwm_decoder_0|pwm_on_time_1[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [2] & !\u0|pwm_decoder_0|pwm_on_time_1[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_1[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [3] & (!\u0|pwm_decoder_0|pwm_on_time_1[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [3] & ((\u0|pwm_decoder_0|pwm_on_time_1[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_1[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [4] & (\u0|pwm_decoder_0|pwm_on_time_1[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [4] & (!\u0|pwm_decoder_0|pwm_on_time_1[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [4] & !\u0|pwm_decoder_0|pwm_on_time_1[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_1[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [5] & (!\u0|pwm_decoder_0|pwm_on_time_1[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [5] & ((\u0|pwm_decoder_0|pwm_on_time_1[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_1[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [6] & (\u0|pwm_decoder_0|pwm_on_time_1[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [6] & (!\u0|pwm_decoder_0|pwm_on_time_1[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [6] & !\u0|pwm_decoder_0|pwm_on_time_1[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_1[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_1[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [7] & (!\u0|pwm_decoder_0|pwm_on_time_1[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [7] & ((\u0|pwm_decoder_0|pwm_on_time_1[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_1[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [8] & (\u0|pwm_decoder_0|pwm_on_time_1[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [8] & (!\u0|pwm_decoder_0|pwm_on_time_1[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [8] & !\u0|pwm_decoder_0|pwm_on_time_1[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_1[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [9] & (!\u0|pwm_decoder_0|pwm_on_time_1[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [9] & ((\u0|pwm_decoder_0|pwm_on_time_1[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_1[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [10] & (\u0|pwm_decoder_0|pwm_on_time_1[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_1 [10] & (!\u0|pwm_decoder_0|pwm_on_time_1[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_1[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_1 [10] & !\u0|pwm_decoder_0|pwm_on_time_1[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_1[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_1[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_1[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_1[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [11] & (!\u0|pwm_decoder_0|pwm_on_time_1[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_1 [11] & ((\u0|pwm_decoder_0|pwm_on_time_1[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_1[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_1[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_1 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_1[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_1[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_1[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_1[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_1[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_1[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_1[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_1[4]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_1[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_1[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_1[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cyclone10lp_io_ibuf \D8~input (
	.i(D8),
	.ibar(gnd),
	.o(\D8~input_o ));
// synopsys translate_off
defparam \D8~input .bus_hold = "false";
defparam \D8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \u0|pwm_decoder_0|pwm_status_3 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D8~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_3 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_3 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_3[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_3 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_3[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[3]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout  = (!\D8~input_o ) # (!\u0|pwm_decoder_0|pwm_status_3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[3]~18 .lut_mask = 16'h0FFF;
defparam \u0|pwm_decoder_0|pwm_on_time_3[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan8~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan8~2_combout  = ((!\u0|pwm_decoder_0|pwm_on_time_3 [8]) # (!\u0|pwm_decoder_0|pwm_on_time_3 [6])) # (!\u0|pwm_decoder_0|pwm_on_time_3 [7])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [7]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [6]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan8~2 .lut_mask = 16'h3FFF;
defparam \u0|pwm_decoder_0|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan8~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan8~1_combout  = (!\u0|pwm_decoder_0|pwm_on_time_3 [3] & (!\u0|pwm_decoder_0|pwm_on_time_3 [5] & (!\u0|pwm_decoder_0|pwm_on_time_3 [4] & !\u0|pwm_decoder_0|pwm_on_time_3 [2])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [3]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [5]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [4]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan8~1 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan8~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan8~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_3 [10] & (!\u0|pwm_decoder_0|pwm_on_time_3 [9] & ((\u0|pwm_decoder_0|LessThan8~2_combout ) # (\u0|pwm_decoder_0|LessThan8~1_combout ))))

	.dataa(\u0|pwm_decoder_0|LessThan8~2_combout ),
	.datab(\u0|pwm_decoder_0|LessThan8~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [10]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan8~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan8~3 .lut_mask = 16'h000E;
defparam \u0|pwm_decoder_0|LessThan8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [12] & (\u0|pwm_decoder_0|pwm_on_time_3[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [12] & (!\u0|pwm_decoder_0|pwm_on_time_3[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [12] & !\u0|pwm_decoder_0|pwm_on_time_3[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [13] & (!\u0|pwm_decoder_0|pwm_on_time_3[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [13] & ((\u0|pwm_decoder_0|pwm_on_time_3[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_3[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [14] & (\u0|pwm_decoder_0|pwm_on_time_3[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [14] & (!\u0|pwm_decoder_0|pwm_on_time_3[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [14] & !\u0|pwm_decoder_0|pwm_on_time_3[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_3[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_3 [15] $ (\u0|pwm_decoder_0|pwm_on_time_3[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_3[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_3[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan8~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan8~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_3 [13] & (!\u0|pwm_decoder_0|pwm_on_time_3 [14] & (!\u0|pwm_decoder_0|pwm_on_time_3 [12] & !\u0|pwm_decoder_0|pwm_on_time_3 [15])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [13]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [14]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [12]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan8~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~1_combout  = ((\u0|pwm_decoder_0|LessThan8~0_combout  & ((\u0|pwm_decoder_0|LessThan8~3_combout ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [11])))) # (!\u0|pwm_decoder_0|pwm_status_3~q )

	.dataa(\u0|pwm_decoder_0|LessThan8~3_combout ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [11]),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~1 .lut_mask = 16'hBF0F;
defparam \u0|pwm_decoder_0|pwm_count_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D8~input_o  & ((\u0|pwm_decoder_0|pwm_count_3~1_combout ))) # (!\D8~input_o  & (!\u0|pwm_decoder_0|pwm_status_3~q ))))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(\u0|pwm_decoder_0|pwm_count_3~1_combout ),
	.datac(\D8~input_o ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[7]~19 .lut_mask = 16'hC500;
defparam \u0|pwm_decoder_0|pwm_on_time_3[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_3[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[0]~16_combout ),
	.asdata(\D8~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [1] & (!\u0|pwm_decoder_0|pwm_on_time_3[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [1] & ((\u0|pwm_decoder_0|pwm_on_time_3[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_3[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [2] & (\u0|pwm_decoder_0|pwm_on_time_3[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [2] & (!\u0|pwm_decoder_0|pwm_on_time_3[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [2] & !\u0|pwm_decoder_0|pwm_on_time_3[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_3[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [3] & (!\u0|pwm_decoder_0|pwm_on_time_3[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [3] & ((\u0|pwm_decoder_0|pwm_on_time_3[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_3[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [4] & (\u0|pwm_decoder_0|pwm_on_time_3[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [4] & (!\u0|pwm_decoder_0|pwm_on_time_3[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [4] & !\u0|pwm_decoder_0|pwm_on_time_3[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_3[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [5] & (!\u0|pwm_decoder_0|pwm_on_time_3[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [5] & ((\u0|pwm_decoder_0|pwm_on_time_3[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_3[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [6] & (\u0|pwm_decoder_0|pwm_on_time_3[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [6] & (!\u0|pwm_decoder_0|pwm_on_time_3[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [6] & !\u0|pwm_decoder_0|pwm_on_time_3[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_3[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_3[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [7] & (!\u0|pwm_decoder_0|pwm_on_time_3[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [7] & ((\u0|pwm_decoder_0|pwm_on_time_3[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_3[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [8] & (\u0|pwm_decoder_0|pwm_on_time_3[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [8] & (!\u0|pwm_decoder_0|pwm_on_time_3[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [8] & !\u0|pwm_decoder_0|pwm_on_time_3[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_3[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [9] & (!\u0|pwm_decoder_0|pwm_on_time_3[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [9] & ((\u0|pwm_decoder_0|pwm_on_time_3[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_3[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [10] & (\u0|pwm_decoder_0|pwm_on_time_3[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_3 [10] & (!\u0|pwm_decoder_0|pwm_on_time_3[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_3[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_3 [10] & !\u0|pwm_decoder_0|pwm_on_time_3[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_3[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_3[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_3[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_3[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_3 [11] & (!\u0|pwm_decoder_0|pwm_on_time_3[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_3 [11] & ((\u0|pwm_decoder_0|pwm_on_time_3[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_3[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_3[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_3 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_3 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_3[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_3[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_3[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_3[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_3[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_3[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_3[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_3[3]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_3[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_3[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~18_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (!\D8~input_o  & \u0|pwm_decoder_0|pwm_on_time_3 [12]))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~18 .lut_mask = 16'h2020;
defparam \u0|pwm_decoder_0|pwm_count_3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_3 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_3[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_3 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_3[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cyclone10lp_lcell_comb \D8~_wirecell (
// Equation(s):
// \D8~_wirecell_combout  = !\D8~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\D8~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D8~_wirecell .lut_mask = 16'h00FF;
defparam \D8~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~4_combout  = (\u0|pwm_decoder_0|pwm_status_3~q ) # (\D8~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~4 .lut_mask = 16'hFFF0;
defparam \u0|pwm_decoder_0|pwm_count_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [6] & (\u0|pwm_decoder_0|pwm_off_time_3[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [6] & (!\u0|pwm_decoder_0|pwm_off_time_3[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [6] & !\u0|pwm_decoder_0|pwm_off_time_3[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_3[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [7] & (!\u0|pwm_decoder_0|pwm_off_time_3[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [7] & ((\u0|pwm_decoder_0|pwm_off_time_3[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_3[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [8] & (\u0|pwm_decoder_0|pwm_off_time_3[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [8] & (!\u0|pwm_decoder_0|pwm_off_time_3[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [8] & !\u0|pwm_decoder_0|pwm_off_time_3[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_3[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [9] & (!\u0|pwm_decoder_0|pwm_off_time_3[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [9] & ((\u0|pwm_decoder_0|pwm_off_time_3[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_3[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [10] & (\u0|pwm_decoder_0|pwm_off_time_3[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [10] & (!\u0|pwm_decoder_0|pwm_off_time_3[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [10] & !\u0|pwm_decoder_0|pwm_off_time_3[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_3[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [11] & (!\u0|pwm_decoder_0|pwm_off_time_3[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [11] & ((\u0|pwm_decoder_0|pwm_off_time_3[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_3[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [12] & (\u0|pwm_decoder_0|pwm_off_time_3[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [12] & (!\u0|pwm_decoder_0|pwm_off_time_3[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [12] & !\u0|pwm_decoder_0|pwm_off_time_3[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_3[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [13] & (!\u0|pwm_decoder_0|pwm_off_time_3[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [13] & ((\u0|pwm_decoder_0|pwm_off_time_3[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_3[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [14] & (\u0|pwm_decoder_0|pwm_off_time_3[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [14] & (!\u0|pwm_decoder_0|pwm_off_time_3[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [14] & !\u0|pwm_decoder_0|pwm_off_time_3[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_3[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_3 [15] $ (\u0|pwm_decoder_0|pwm_off_time_3[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_3[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_3[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3[1]~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3[1]~21_combout  = (!\D8~input_o  & !\u0|pwm_decoder_0|pwm_off_time_3 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\D8~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_off_time_3 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[1]~21 .lut_mask = 16'h000F;
defparam \u0|pwm_decoder_0|pwm_count_3[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_3~q ) # ((\u0|pwm_decoder_0|LessThan10~2_combout  & \u0|pwm_decoder_0|pwm_count_3[1]~21_combout ))))

	.dataa(\u0|pwm_decoder_0|LessThan10~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_3[1]~21_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[15]~28 .lut_mask = 16'hF800;
defparam \u0|pwm_decoder_0|pwm_off_time_3[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_3[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[0]~16_combout ),
	.asdata(\D8~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [1] & (!\u0|pwm_decoder_0|pwm_off_time_3[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [1] & ((\u0|pwm_decoder_0|pwm_off_time_3[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_3[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [2] & (\u0|pwm_decoder_0|pwm_off_time_3[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [2] & (!\u0|pwm_decoder_0|pwm_off_time_3[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [2] & !\u0|pwm_decoder_0|pwm_off_time_3[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_3[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [3] & (!\u0|pwm_decoder_0|pwm_off_time_3[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [3] & ((\u0|pwm_decoder_0|pwm_off_time_3[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_3[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [4] & (\u0|pwm_decoder_0|pwm_off_time_3[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [4] & (!\u0|pwm_decoder_0|pwm_off_time_3[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_3[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_3 [4] & !\u0|pwm_decoder_0|pwm_off_time_3[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_3[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_3[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_3[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_3[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_3 [5] & (!\u0|pwm_decoder_0|pwm_off_time_3[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_3 [5] & ((\u0|pwm_decoder_0|pwm_off_time_3[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_3[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_3[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_3 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_3[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_3[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_3[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_3[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_3[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_3[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_3[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_3[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_3[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan10~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan10~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_3 [6] & (!\u0|pwm_decoder_0|pwm_off_time_3 [7] & (!\u0|pwm_decoder_0|pwm_off_time_3 [8] & !\u0|pwm_decoder_0|pwm_off_time_3 [5])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_3 [6]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [7]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_3 [8]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_3 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan10~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan10~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan10~1_combout  = (\u0|pwm_decoder_0|LessThan10~0_combout ) # (((!\u0|pwm_decoder_0|pwm_off_time_3 [9]) # (!\u0|pwm_decoder_0|pwm_off_time_3 [10])) # (!\u0|pwm_decoder_0|pwm_off_time_3 [11]))

	.dataa(\u0|pwm_decoder_0|LessThan10~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [11]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_3 [10]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_3 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan10~1 .lut_mask = 16'hBFFF;
defparam \u0|pwm_decoder_0|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan10~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan10~2_combout  = ((\u0|pwm_decoder_0|LessThan10~1_combout  & (!\u0|pwm_decoder_0|pwm_off_time_3 [12] & !\u0|pwm_decoder_0|pwm_off_time_3 [13]))) # (!\u0|pwm_decoder_0|pwm_off_time_3 [14])

	.dataa(\u0|pwm_decoder_0|LessThan10~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_3 [12]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_3 [13]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_3 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan10~2 .lut_mask = 16'h02FF;
defparam \u0|pwm_decoder_0|LessThan10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3[1]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3[1]~2_combout  = (\u0|pwm_decoder_0|LessThan10~2_combout  & (!\D8~input_o  & (!\u0|pwm_decoder_0|pwm_status_3~q  & !\u0|pwm_decoder_0|pwm_off_time_3 [15])))

	.dataa(\u0|pwm_decoder_0|LessThan10~2_combout ),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_off_time_3 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[1]~2 .lut_mask = 16'h0002;
defparam \u0|pwm_decoder_0|pwm_count_3[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3[7]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3[7]~3_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & (!\u0|pwm_decoder_0|pwm_count_3[1]~2_combout  & ((!\D8~input_o ) # (!\u0|pwm_decoder_0|pwm_count_3~1_combout ))))

	.dataa(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_3~1_combout ),
	.datac(\D8~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_count_3[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[7]~3 .lut_mask = 16'h002A;
defparam \u0|pwm_decoder_0|pwm_count_3[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \u0|pwm_decoder_0|pwm_count_3[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~19_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [12]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datac(\D6~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~19 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_1 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_1[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_1 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cyclone10lp_lcell_comb \D6~_wirecell (
// Equation(s):
// \D6~_wirecell_combout  = !\D6~input_o 

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\D6~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D6~_wirecell .lut_mask = 16'h3333;
defparam \D6~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~5_combout  = (\D6~input_o ) # (\u0|pwm_decoder_0|pwm_status_1~q )

	.dataa(\D6~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~5 .lut_mask = 16'hFAFA;
defparam \u0|pwm_decoder_0|pwm_count_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_count_1[6]~3_combout ) # (\u0|pwm_decoder_0|pwm_status_1~q )))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_count_1[6]~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[15]~28 .lut_mask = 16'hFC00;
defparam \u0|pwm_decoder_0|pwm_off_time_1[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_1[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[0]~16_combout ),
	.asdata(\D6~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [1] & (!\u0|pwm_decoder_0|pwm_off_time_1[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [1] & ((\u0|pwm_decoder_0|pwm_off_time_1[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_1[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [2] & (\u0|pwm_decoder_0|pwm_off_time_1[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [2] & (!\u0|pwm_decoder_0|pwm_off_time_1[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [2] & !\u0|pwm_decoder_0|pwm_off_time_1[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_1[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [3] & (!\u0|pwm_decoder_0|pwm_off_time_1[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [3] & ((\u0|pwm_decoder_0|pwm_off_time_1[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_1[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [4] & (\u0|pwm_decoder_0|pwm_off_time_1[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [4] & (!\u0|pwm_decoder_0|pwm_off_time_1[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [4] & !\u0|pwm_decoder_0|pwm_off_time_1[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_1[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [5] & (!\u0|pwm_decoder_0|pwm_off_time_1[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [5] & ((\u0|pwm_decoder_0|pwm_off_time_1[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_1[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [6] & (\u0|pwm_decoder_0|pwm_off_time_1[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [6] & (!\u0|pwm_decoder_0|pwm_off_time_1[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [6] & !\u0|pwm_decoder_0|pwm_off_time_1[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_1[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_1[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [7] & (!\u0|pwm_decoder_0|pwm_off_time_1[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [7] & ((\u0|pwm_decoder_0|pwm_off_time_1[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_1[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [8] & (\u0|pwm_decoder_0|pwm_off_time_1[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [8] & (!\u0|pwm_decoder_0|pwm_off_time_1[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [8] & !\u0|pwm_decoder_0|pwm_off_time_1[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_1[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [9] & (!\u0|pwm_decoder_0|pwm_off_time_1[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [9] & ((\u0|pwm_decoder_0|pwm_off_time_1[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_1[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [10] & (\u0|pwm_decoder_0|pwm_off_time_1[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [10] & (!\u0|pwm_decoder_0|pwm_off_time_1[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [10] & !\u0|pwm_decoder_0|pwm_off_time_1[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_1[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [11] & (!\u0|pwm_decoder_0|pwm_off_time_1[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [11] & ((\u0|pwm_decoder_0|pwm_off_time_1[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_1[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [12] & (\u0|pwm_decoder_0|pwm_off_time_1[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [12] & (!\u0|pwm_decoder_0|pwm_off_time_1[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [12] & !\u0|pwm_decoder_0|pwm_off_time_1[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_1[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [13] & (!\u0|pwm_decoder_0|pwm_off_time_1[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_1 [13] & ((\u0|pwm_decoder_0|pwm_off_time_1[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_1[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_1[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_1[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_1[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_1 [14] & (\u0|pwm_decoder_0|pwm_off_time_1[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [14] & (!\u0|pwm_decoder_0|pwm_off_time_1[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_1[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_1 [14] & !\u0|pwm_decoder_0|pwm_off_time_1[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_1[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_1[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_1[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_1[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_1[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_1 [15] $ (\u0|pwm_decoder_0|pwm_off_time_1[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_1[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_1[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_1[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y28_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_1[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_1[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_1[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_1[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan2~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan2~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_1 [7] & (!\u0|pwm_decoder_0|pwm_off_time_1 [6] & (!\u0|pwm_decoder_0|pwm_off_time_1 [8] & !\u0|pwm_decoder_0|pwm_off_time_1 [5])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [7]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [6]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_1 [8]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_1 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan2~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan2~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan2~1_combout  = (((\u0|pwm_decoder_0|LessThan2~0_combout ) # (!\u0|pwm_decoder_0|pwm_off_time_1 [11])) # (!\u0|pwm_decoder_0|pwm_off_time_1 [9])) # (!\u0|pwm_decoder_0|pwm_off_time_1 [10])

	.dataa(\u0|pwm_decoder_0|pwm_off_time_1 [10]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [9]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_1 [11]),
	.datad(\u0|pwm_decoder_0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan2~1 .lut_mask = 16'hFF7F;
defparam \u0|pwm_decoder_0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan2~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan2~2_combout  = ((\u0|pwm_decoder_0|LessThan2~1_combout  & (!\u0|pwm_decoder_0|pwm_off_time_1 [13] & !\u0|pwm_decoder_0|pwm_off_time_1 [12]))) # (!\u0|pwm_decoder_0|pwm_off_time_1 [14])

	.dataa(\u0|pwm_decoder_0|LessThan2~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_1 [13]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_1 [14]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_1 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan2~2 .lut_mask = 16'h0F2F;
defparam \u0|pwm_decoder_0|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1[6]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1[6]~3_combout  = (!\D6~input_o  & (!\u0|pwm_decoder_0|pwm_off_time_1 [15] & \u0|pwm_decoder_0|LessThan2~2_combout ))

	.dataa(\D6~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_off_time_1 [15]),
	.datad(\u0|pwm_decoder_0|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[6]~3 .lut_mask = 16'h0500;
defparam \u0|pwm_decoder_0|pwm_count_1[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1[7]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1[7]~2_combout  = (!\D6~input_o ) # (!\u0|pwm_decoder_0|pwm_count_1~1_combout )

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_count_1~1_combout ),
	.datac(\D6~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[7]~2 .lut_mask = 16'h3F3F;
defparam \u0|pwm_decoder_0|pwm_count_1[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1[7]~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1[7]~4_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & (\u0|pwm_decoder_0|pwm_count_1[7]~2_combout  & ((\u0|pwm_decoder_0|pwm_status_1~q ) # (!\u0|pwm_decoder_0|pwm_count_1[6]~3_combout ))))

	.dataa(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_1[6]~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_1[7]~2_combout ),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[7]~4 .lut_mask = 16'hA020;
defparam \u0|pwm_decoder_0|pwm_count_1[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \u0|pwm_decoder_0|pwm_count_1[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux19~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux19~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|packets_to_master_0|p2f|address [3])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_3 [12])) # 
// (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_1 [12])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_3 [12]),
	.datad(\u0|pwm_decoder_0|pwm_count_1 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux19~0 .lut_mask = 16'hD9C8;
defparam \u0|pwm_decoder_0|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_2 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_2[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_2 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cyclone10lp_io_ibuf \D7~input (
	.i(D7),
	.ibar(gnd),
	.o(\D7~input_o ));
// synopsys translate_off
defparam \D7~input .bus_hold = "false";
defparam \D7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \u0|pwm_decoder_0|pwm_status_2 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D7~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_2 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[2]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout  = (!\u0|pwm_decoder_0|pwm_status_2~q ) # (!\D7~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[2]~18 .lut_mask = 16'h0FFF;
defparam \u0|pwm_decoder_0|pwm_on_time_2[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan4~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan4~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_2 [3] & (!\u0|pwm_decoder_0|pwm_on_time_2 [2] & (!\u0|pwm_decoder_0|pwm_on_time_2 [4] & !\u0|pwm_decoder_0|pwm_on_time_2 [5])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [3]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [2]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [4]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_2 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan4~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan4~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan4~1_combout  = (((\u0|pwm_decoder_0|LessThan4~0_combout ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [7])) # (!\u0|pwm_decoder_0|pwm_on_time_2 [8])) # (!\u0|pwm_decoder_0|pwm_on_time_2 [6])

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [6]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [8]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [7]),
	.datad(\u0|pwm_decoder_0|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan4~1 .lut_mask = 16'hFF7F;
defparam \u0|pwm_decoder_0|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan4~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan4~2_combout  = ((\u0|pwm_decoder_0|LessThan4~1_combout  & (!\u0|pwm_decoder_0|pwm_on_time_2 [9] & !\u0|pwm_decoder_0|pwm_on_time_2 [10]))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [11])

	.dataa(\u0|pwm_decoder_0|LessThan4~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [9]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [10]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_2 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan4~2 .lut_mask = 16'h02FF;
defparam \u0|pwm_decoder_0|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [12] & (\u0|pwm_decoder_0|pwm_on_time_2[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [12] & (!\u0|pwm_decoder_0|pwm_on_time_2[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [12] & !\u0|pwm_decoder_0|pwm_on_time_2[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [13] & (!\u0|pwm_decoder_0|pwm_on_time_2[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [13] & ((\u0|pwm_decoder_0|pwm_on_time_2[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_2[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [14] & (\u0|pwm_decoder_0|pwm_on_time_2[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [14] & (!\u0|pwm_decoder_0|pwm_on_time_2[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [14] & !\u0|pwm_decoder_0|pwm_on_time_2[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_2[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_2 [15] $ (\u0|pwm_decoder_0|pwm_on_time_2[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_2[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_2[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan4~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan4~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_2 [12] & (!\u0|pwm_decoder_0|pwm_on_time_2 [15] & (!\u0|pwm_decoder_0|pwm_on_time_2 [13] & !\u0|pwm_decoder_0|pwm_on_time_2 [14])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [12]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [15]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [13]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_2 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan4~3 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~21_combout  = ((\u0|pwm_decoder_0|LessThan4~2_combout  & \u0|pwm_decoder_0|LessThan4~3_combout )) # (!\u0|pwm_decoder_0|pwm_status_2~q )

	.dataa(\u0|pwm_decoder_0|LessThan4~2_combout ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_2~q ),
	.datad(\u0|pwm_decoder_0|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~21 .lut_mask = 16'hAF0F;
defparam \u0|pwm_decoder_0|pwm_count_2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D7~input_o  & (\u0|pwm_decoder_0|pwm_count_2~21_combout )) # (!\D7~input_o  & ((!\u0|pwm_decoder_0|pwm_status_2~q )))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2~21_combout ),
	.datab(\D7~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_2~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[7]~19 .lut_mask = 16'h8B00;
defparam \u0|pwm_decoder_0|pwm_on_time_2[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_2[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[0]~16_combout ),
	.asdata(\D7~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [1] & (!\u0|pwm_decoder_0|pwm_on_time_2[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [1] & ((\u0|pwm_decoder_0|pwm_on_time_2[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_2[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [2] & (\u0|pwm_decoder_0|pwm_on_time_2[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [2] & (!\u0|pwm_decoder_0|pwm_on_time_2[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [2] & !\u0|pwm_decoder_0|pwm_on_time_2[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_2[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [3] & (!\u0|pwm_decoder_0|pwm_on_time_2[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [3] & ((\u0|pwm_decoder_0|pwm_on_time_2[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_2[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [4] & (\u0|pwm_decoder_0|pwm_on_time_2[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [4] & (!\u0|pwm_decoder_0|pwm_on_time_2[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [4] & !\u0|pwm_decoder_0|pwm_on_time_2[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_2[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [5] & (!\u0|pwm_decoder_0|pwm_on_time_2[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [5] & ((\u0|pwm_decoder_0|pwm_on_time_2[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_2[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [6] & (\u0|pwm_decoder_0|pwm_on_time_2[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [6] & (!\u0|pwm_decoder_0|pwm_on_time_2[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [6] & !\u0|pwm_decoder_0|pwm_on_time_2[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_2[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_2[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [7] & (!\u0|pwm_decoder_0|pwm_on_time_2[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [7] & ((\u0|pwm_decoder_0|pwm_on_time_2[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_2[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [8] & (\u0|pwm_decoder_0|pwm_on_time_2[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [8] & (!\u0|pwm_decoder_0|pwm_on_time_2[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [8] & !\u0|pwm_decoder_0|pwm_on_time_2[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_2[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [9] & (!\u0|pwm_decoder_0|pwm_on_time_2[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [9] & ((\u0|pwm_decoder_0|pwm_on_time_2[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_2[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [10] & (\u0|pwm_decoder_0|pwm_on_time_2[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_2 [10] & (!\u0|pwm_decoder_0|pwm_on_time_2[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_2[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_2 [10] & !\u0|pwm_decoder_0|pwm_on_time_2[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_2[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_2[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_2[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_2[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [11] & (!\u0|pwm_decoder_0|pwm_on_time_2[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_2 [11] & ((\u0|pwm_decoder_0|pwm_on_time_2[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_2[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_2[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_2 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_2[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_2[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_2[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_2[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_2[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_2[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_2[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_2[2]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_2[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_2[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~18_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [12] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [12]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~18 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_2 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_2[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_2 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cyclone10lp_lcell_comb \D7~_wirecell (
// Equation(s):
// \D7~_wirecell_combout  = !\D7~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D7~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D7~_wirecell .lut_mask = 16'h0F0F;
defparam \D7~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~4_combout  = (\D7~input_o ) # (\u0|pwm_decoder_0|pwm_status_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~4 .lut_mask = 16'hFFF0;
defparam \u0|pwm_decoder_0|pwm_count_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_2~q ) # (\u0|pwm_decoder_0|pwm_count_2[14]~2_combout )))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_2~q ),
	.datac(\u0|pwm_decoder_0|pwm_count_2[14]~2_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[15]~28 .lut_mask = 16'hFC00;
defparam \u0|pwm_decoder_0|pwm_off_time_2[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_2[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[0]~16_combout ),
	.asdata(\D7~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [1] & (!\u0|pwm_decoder_0|pwm_off_time_2[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [1] & ((\u0|pwm_decoder_0|pwm_off_time_2[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_2[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [2] & (\u0|pwm_decoder_0|pwm_off_time_2[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [2] & (!\u0|pwm_decoder_0|pwm_off_time_2[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [2] & !\u0|pwm_decoder_0|pwm_off_time_2[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_2[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [3] & (!\u0|pwm_decoder_0|pwm_off_time_2[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [3] & ((\u0|pwm_decoder_0|pwm_off_time_2[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_2[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [4] & (\u0|pwm_decoder_0|pwm_off_time_2[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [4] & (!\u0|pwm_decoder_0|pwm_off_time_2[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [4] & !\u0|pwm_decoder_0|pwm_off_time_2[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_2[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [5] & (!\u0|pwm_decoder_0|pwm_off_time_2[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [5] & ((\u0|pwm_decoder_0|pwm_off_time_2[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_2[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [6] & (\u0|pwm_decoder_0|pwm_off_time_2[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [6] & (!\u0|pwm_decoder_0|pwm_off_time_2[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [6] & !\u0|pwm_decoder_0|pwm_off_time_2[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_2[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_2[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [7] & (!\u0|pwm_decoder_0|pwm_off_time_2[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [7] & ((\u0|pwm_decoder_0|pwm_off_time_2[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_2[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [8] & (\u0|pwm_decoder_0|pwm_off_time_2[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [8] & (!\u0|pwm_decoder_0|pwm_off_time_2[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [8] & !\u0|pwm_decoder_0|pwm_off_time_2[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_2[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [9] & (!\u0|pwm_decoder_0|pwm_off_time_2[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [9] & ((\u0|pwm_decoder_0|pwm_off_time_2[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_2[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [10] & (\u0|pwm_decoder_0|pwm_off_time_2[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [10] & (!\u0|pwm_decoder_0|pwm_off_time_2[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [10] & !\u0|pwm_decoder_0|pwm_off_time_2[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_2[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [11] & (!\u0|pwm_decoder_0|pwm_off_time_2[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [11] & ((\u0|pwm_decoder_0|pwm_off_time_2[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_2[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [12] & (\u0|pwm_decoder_0|pwm_off_time_2[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [12] & (!\u0|pwm_decoder_0|pwm_off_time_2[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [12] & !\u0|pwm_decoder_0|pwm_off_time_2[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_2[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [13] & (!\u0|pwm_decoder_0|pwm_off_time_2[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_2 [13] & ((\u0|pwm_decoder_0|pwm_off_time_2[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_2[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_2[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_2 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_2[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_2[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_2 [14] & (\u0|pwm_decoder_0|pwm_off_time_2[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [14] & (!\u0|pwm_decoder_0|pwm_off_time_2[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_2[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_2 [14] & !\u0|pwm_decoder_0|pwm_off_time_2[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_2[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_2[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_2[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_2[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_2[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_2 [15] $ (\u0|pwm_decoder_0|pwm_off_time_2[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_2[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_2[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_2[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_2[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_2[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_2[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_2[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan6~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan6~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_2 [7] & (!\u0|pwm_decoder_0|pwm_off_time_2 [6] & (!\u0|pwm_decoder_0|pwm_off_time_2 [5] & !\u0|pwm_decoder_0|pwm_off_time_2 [8])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [7]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [6]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_2 [5]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_2 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan6~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan6~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan6~1_combout  = (\u0|pwm_decoder_0|LessThan6~0_combout ) # (((!\u0|pwm_decoder_0|pwm_off_time_2 [11]) # (!\u0|pwm_decoder_0|pwm_off_time_2 [10])) # (!\u0|pwm_decoder_0|pwm_off_time_2 [9]))

	.dataa(\u0|pwm_decoder_0|LessThan6~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [9]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_2 [10]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_2 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan6~1 .lut_mask = 16'hBFFF;
defparam \u0|pwm_decoder_0|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan6~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan6~2_combout  = ((!\u0|pwm_decoder_0|pwm_off_time_2 [13] & (\u0|pwm_decoder_0|LessThan6~1_combout  & !\u0|pwm_decoder_0|pwm_off_time_2 [12]))) # (!\u0|pwm_decoder_0|pwm_off_time_2 [14])

	.dataa(\u0|pwm_decoder_0|pwm_off_time_2 [13]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_2 [14]),
	.datac(\u0|pwm_decoder_0|LessThan6~1_combout ),
	.datad(\u0|pwm_decoder_0|pwm_off_time_2 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan6~2 .lut_mask = 16'h3373;
defparam \u0|pwm_decoder_0|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2[14]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2[14]~2_combout  = (!\D7~input_o  & (!\u0|pwm_decoder_0|pwm_off_time_2 [15] & \u0|pwm_decoder_0|LessThan6~2_combout ))

	.dataa(gnd),
	.datab(\D7~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_off_time_2 [15]),
	.datad(\u0|pwm_decoder_0|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[14]~2 .lut_mask = 16'h0300;
defparam \u0|pwm_decoder_0|pwm_count_2[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2[7]~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2[7]~1_combout  = ((\u0|pwm_decoder_0|pwm_status_2~q  & ((!\u0|pwm_decoder_0|LessThan4~3_combout ) # (!\u0|pwm_decoder_0|LessThan4~2_combout )))) # (!\D7~input_o )

	.dataa(\u0|pwm_decoder_0|LessThan4~2_combout ),
	.datab(\u0|pwm_decoder_0|LessThan4~3_combout ),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[7]~1 .lut_mask = 16'h7F0F;
defparam \u0|pwm_decoder_0|pwm_count_2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2[7]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2[7]~3_combout  = (\u0|pwm_decoder_0|pwm_count_2[7]~1_combout  & (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_2~q ) # (!\u0|pwm_decoder_0|pwm_count_2[14]~2_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2[14]~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_status_2~q ),
	.datac(\u0|pwm_decoder_0|pwm_count_2[7]~1_combout ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[7]~3 .lut_mask = 16'hD000;
defparam \u0|pwm_decoder_0|pwm_count_2[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \u0|pwm_decoder_0|pwm_count_2[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[0]~16_combout  = \u0|pwm_decoder_0|pwm_on_time_4 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_on_time_4[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_on_time_4 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_on_time_4[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cyclone10lp_io_ibuf \D9~input (
	.i(D9),
	.ibar(gnd),
	.o(\D9~input_o ));
// synopsys translate_off
defparam \D9~input .bus_hold = "false";
defparam \D9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \u0|pwm_decoder_0|pwm_status_4 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\D9~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_decoder_0|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_status_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_status_4 .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_status_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout  = (!\u0|pwm_decoder_0|pwm_status_4~q ) # (!\D9~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D9~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[1]~18 .lut_mask = 16'h0FFF;
defparam \u0|pwm_decoder_0|pwm_on_time_4[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan12~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan12~0_combout  = (!\u0|pwm_decoder_0|pwm_on_time_4 [3] & (!\u0|pwm_decoder_0|pwm_on_time_4 [5] & (!\u0|pwm_decoder_0|pwm_on_time_4 [4] & !\u0|pwm_decoder_0|pwm_on_time_4 [2])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [3]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [5]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [4]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan12~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan12~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan12~1_combout  = (((\u0|pwm_decoder_0|LessThan12~0_combout ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [6])) # (!\u0|pwm_decoder_0|pwm_on_time_4 [7])) # (!\u0|pwm_decoder_0|pwm_on_time_4 [8])

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [8]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [7]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [6]),
	.datad(\u0|pwm_decoder_0|LessThan12~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan12~1 .lut_mask = 16'hFF7F;
defparam \u0|pwm_decoder_0|LessThan12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan12~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan12~2_combout  = ((\u0|pwm_decoder_0|LessThan12~1_combout  & (!\u0|pwm_decoder_0|pwm_on_time_4 [10] & !\u0|pwm_decoder_0|pwm_on_time_4 [9]))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [11])

	.dataa(\u0|pwm_decoder_0|LessThan12~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [11]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [10]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan12~2 .lut_mask = 16'h333B;
defparam \u0|pwm_decoder_0|LessThan12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[12]~42 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[12]~42_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [12] & (\u0|pwm_decoder_0|pwm_on_time_4[11]~41  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [12] & (!\u0|pwm_decoder_0|pwm_on_time_4[11]~41  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[12]~43  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [12] & !\u0|pwm_decoder_0|pwm_on_time_4[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[11]~41 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[12]~42_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[13]~44 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[13]~44_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [13] & (!\u0|pwm_decoder_0|pwm_on_time_4[12]~43 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [13] & ((\u0|pwm_decoder_0|pwm_on_time_4[12]~43 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[13]~45  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[12]~43 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[12]~43 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[13]~44_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \u0|pwm_decoder_0|pwm_on_time_4[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[13]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[14]~46 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[14]~46_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [14] & (\u0|pwm_decoder_0|pwm_on_time_4[13]~45  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [14] & (!\u0|pwm_decoder_0|pwm_on_time_4[13]~45  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[14]~47  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [14] & !\u0|pwm_decoder_0|pwm_on_time_4[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[13]~45 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[14]~46_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \u0|pwm_decoder_0|pwm_on_time_4[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[14]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[15]~48 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[15]~48_combout  = \u0|pwm_decoder_0|pwm_on_time_4 [15] $ (\u0|pwm_decoder_0|pwm_on_time_4[14]~47 )

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[14]~47 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_on_time_4[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \u0|pwm_decoder_0|pwm_on_time_4[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[15]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan12~3 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan12~3_combout  = (!\u0|pwm_decoder_0|pwm_on_time_4 [15] & (!\u0|pwm_decoder_0|pwm_on_time_4 [14] & (!\u0|pwm_decoder_0|pwm_on_time_4 [13] & !\u0|pwm_decoder_0|pwm_on_time_4 [12])))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [15]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [14]),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [13]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan12~3 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~21_combout  = ((\u0|pwm_decoder_0|LessThan12~2_combout  & \u0|pwm_decoder_0|LessThan12~3_combout )) # (!\u0|pwm_decoder_0|pwm_status_4~q )

	.dataa(\u0|pwm_decoder_0|LessThan12~2_combout ),
	.datab(\u0|pwm_decoder_0|LessThan12~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~21 .lut_mask = 16'h8F8F;
defparam \u0|pwm_decoder_0|pwm_count_4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[7]~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\D9~input_o  & (\u0|pwm_decoder_0|pwm_count_4~21_combout )) # (!\D9~input_o  & ((!\u0|pwm_decoder_0|pwm_status_4~q )))))

	.dataa(\u0|pwm_decoder_0|pwm_count_4~21_combout ),
	.datab(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datac(\D9~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[7]~19 .lut_mask = 16'h808C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \u0|pwm_decoder_0|pwm_on_time_4[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[0]~16_combout ),
	.asdata(\D9~input_o ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[1]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[1]~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [1] & (!\u0|pwm_decoder_0|pwm_on_time_4[0]~17 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [1] & ((\u0|pwm_decoder_0|pwm_on_time_4[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[1]~21  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[0]~17 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[1]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \u0|pwm_decoder_0|pwm_on_time_4[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[1]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[2]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[2]~22_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [2] & (\u0|pwm_decoder_0|pwm_on_time_4[1]~21  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [2] & (!\u0|pwm_decoder_0|pwm_on_time_4[1]~21  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[2]~23  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [2] & !\u0|pwm_decoder_0|pwm_on_time_4[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[1]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[2]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \u0|pwm_decoder_0|pwm_on_time_4[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[2]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[3]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[3]~24_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [3] & (!\u0|pwm_decoder_0|pwm_on_time_4[2]~23 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [3] & ((\u0|pwm_decoder_0|pwm_on_time_4[2]~23 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[3]~25  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[2]~23 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[2]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[3]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \u0|pwm_decoder_0|pwm_on_time_4[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[3]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[4]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[4]~26_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [4] & (\u0|pwm_decoder_0|pwm_on_time_4[3]~25  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [4] & (!\u0|pwm_decoder_0|pwm_on_time_4[3]~25  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[4]~27  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [4] & !\u0|pwm_decoder_0|pwm_on_time_4[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[3]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[4]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \u0|pwm_decoder_0|pwm_on_time_4[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[4]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[5]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[5]~28_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [5] & (!\u0|pwm_decoder_0|pwm_on_time_4[4]~27 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [5] & ((\u0|pwm_decoder_0|pwm_on_time_4[4]~27 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[5]~29  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[4]~27 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[4]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[5]~28_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \u0|pwm_decoder_0|pwm_on_time_4[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[5]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[6]~30 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[6]~30_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [6] & (\u0|pwm_decoder_0|pwm_on_time_4[5]~29  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [6] & (!\u0|pwm_decoder_0|pwm_on_time_4[5]~29  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[6]~31  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [6] & !\u0|pwm_decoder_0|pwm_on_time_4[5]~29 ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[5]~29 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[6]~30_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_on_time_4[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \u0|pwm_decoder_0|pwm_on_time_4[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[6]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[7]~32 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[7]~32_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [7] & (!\u0|pwm_decoder_0|pwm_on_time_4[6]~31 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [7] & ((\u0|pwm_decoder_0|pwm_on_time_4[6]~31 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[7]~33  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[6]~31 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[6]~31 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[7]~32_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \u0|pwm_decoder_0|pwm_on_time_4[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[7]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[8]~34 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[8]~34_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [8] & (\u0|pwm_decoder_0|pwm_on_time_4[7]~33  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [8] & (!\u0|pwm_decoder_0|pwm_on_time_4[7]~33  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[8]~35  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [8] & !\u0|pwm_decoder_0|pwm_on_time_4[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[7]~33 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[8]~34_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \u0|pwm_decoder_0|pwm_on_time_4[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[8]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[9]~36 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[9]~36_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [9] & (!\u0|pwm_decoder_0|pwm_on_time_4[8]~35 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [9] & ((\u0|pwm_decoder_0|pwm_on_time_4[8]~35 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[9]~37  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[8]~35 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[8]~35 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[9]~36_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \u0|pwm_decoder_0|pwm_on_time_4[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[9]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[10]~38 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[10]~38_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [10] & (\u0|pwm_decoder_0|pwm_on_time_4[9]~37  $ (GND))) # (!\u0|pwm_decoder_0|pwm_on_time_4 [10] & (!\u0|pwm_decoder_0|pwm_on_time_4[9]~37  & VCC))
// \u0|pwm_decoder_0|pwm_on_time_4[10]~39  = CARRY((\u0|pwm_decoder_0|pwm_on_time_4 [10] & !\u0|pwm_decoder_0|pwm_on_time_4[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[9]~37 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[10]~38_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_on_time_4[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \u0|pwm_decoder_0|pwm_on_time_4[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[10]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_on_time_4[11]~40 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_on_time_4[11]~40_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [11] & (!\u0|pwm_decoder_0|pwm_on_time_4[10]~39 )) # (!\u0|pwm_decoder_0|pwm_on_time_4 [11] & ((\u0|pwm_decoder_0|pwm_on_time_4[10]~39 ) # (GND)))
// \u0|pwm_decoder_0|pwm_on_time_4[11]~41  = CARRY((!\u0|pwm_decoder_0|pwm_on_time_4[10]~39 ) # (!\u0|pwm_decoder_0|pwm_on_time_4 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_on_time_4[10]~39 ),
	.combout(\u0|pwm_decoder_0|pwm_on_time_4[11]~40_combout ),
	.cout(\u0|pwm_decoder_0|pwm_on_time_4[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_on_time_4[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \u0|pwm_decoder_0|pwm_on_time_4[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[11]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \u0|pwm_decoder_0|pwm_on_time_4[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_on_time_4[12]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_on_time_4[1]~18_combout ),
	.ena(\u0|pwm_decoder_0|pwm_on_time_4[7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_on_time_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_on_time_4[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_on_time_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~18_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [12] & (!\D9~input_o  & \u0|pwm_decoder_0|pwm_status_4~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [12]),
	.datac(\D9~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~18 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4[7]~1 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4[7]~1_combout  = ((\u0|pwm_decoder_0|pwm_status_4~q  & ((!\u0|pwm_decoder_0|LessThan12~3_combout ) # (!\u0|pwm_decoder_0|LessThan12~2_combout )))) # (!\D9~input_o )

	.dataa(\u0|pwm_decoder_0|LessThan12~2_combout ),
	.datab(\D9~input_o ),
	.datac(\u0|pwm_decoder_0|LessThan12~3_combout ),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[7]~1 .lut_mask = 16'h7F33;
defparam \u0|pwm_decoder_0|pwm_count_4[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[0]~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[0]~16_combout  = \u0|pwm_decoder_0|pwm_off_time_4 [0] $ (VCC)
// \u0|pwm_decoder_0|pwm_off_time_4[0]~17  = CARRY(\u0|pwm_decoder_0|pwm_off_time_4 [0])

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[0]~16_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_decoder_0|pwm_off_time_4[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cyclone10lp_lcell_comb \D9~_wirecell (
// Equation(s):
// \D9~_wirecell_combout  = !\D9~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\D9~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \D9~_wirecell .lut_mask = 16'h00FF;
defparam \D9~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~4 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~4_combout  = (\D9~input_o ) # (\u0|pwm_decoder_0|pwm_status_4~q )

	.dataa(gnd),
	.datab(\D9~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~4 .lut_mask = 16'hFFCC;
defparam \u0|pwm_decoder_0|pwm_count_4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[15]~28 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|pwm_status_4~q ) # (\u0|pwm_decoder_0|pwm_count_4[13]~2_combout )))

	.dataa(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datab(\u0|pwm_decoder_0|pwm_count_4[13]~2_combout ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[15]~28 .lut_mask = 16'hEE00;
defparam \u0|pwm_decoder_0|pwm_off_time_4[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \u0|pwm_decoder_0|pwm_off_time_4[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[0]~16_combout ),
	.asdata(\D9~_wirecell_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[1]~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[1]~18_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [1] & (!\u0|pwm_decoder_0|pwm_off_time_4[0]~17 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [1] & ((\u0|pwm_decoder_0|pwm_off_time_4[0]~17 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[1]~19  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[0]~17 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[0]~17 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[1]~18_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \u0|pwm_decoder_0|pwm_off_time_4[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[2]~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[2]~20_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [2] & (\u0|pwm_decoder_0|pwm_off_time_4[1]~19  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [2] & (!\u0|pwm_decoder_0|pwm_off_time_4[1]~19  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[2]~21  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [2] & !\u0|pwm_decoder_0|pwm_off_time_4[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[1]~19 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[2]~20_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \u0|pwm_decoder_0|pwm_off_time_4[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[3]~22 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[3]~22_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [3] & (!\u0|pwm_decoder_0|pwm_off_time_4[2]~21 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [3] & ((\u0|pwm_decoder_0|pwm_off_time_4[2]~21 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[3]~23  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[2]~21 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[2]~21 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[3]~22_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \u0|pwm_decoder_0|pwm_off_time_4[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[4]~24 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[4]~24_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [4] & (\u0|pwm_decoder_0|pwm_off_time_4[3]~23  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [4] & (!\u0|pwm_decoder_0|pwm_off_time_4[3]~23  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[4]~25  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [4] & !\u0|pwm_decoder_0|pwm_off_time_4[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[3]~23 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[4]~24_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \u0|pwm_decoder_0|pwm_off_time_4[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[5]~26 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[5]~26_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [5] & (!\u0|pwm_decoder_0|pwm_off_time_4[4]~25 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [5] & ((\u0|pwm_decoder_0|pwm_off_time_4[4]~25 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[5]~27  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[4]~25 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[4]~25 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[5]~26_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \u0|pwm_decoder_0|pwm_off_time_4[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[6]~29 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[6]~29_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [6] & (\u0|pwm_decoder_0|pwm_off_time_4[5]~27  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [6] & (!\u0|pwm_decoder_0|pwm_off_time_4[5]~27  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[6]~30  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [6] & !\u0|pwm_decoder_0|pwm_off_time_4[5]~27 ))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[5]~27 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[6]~29_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[6]~30 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[6]~29 .lut_mask = 16'hA50A;
defparam \u0|pwm_decoder_0|pwm_off_time_4[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \u0|pwm_decoder_0|pwm_off_time_4[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[6]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[7]~31 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[7]~31_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [7] & (!\u0|pwm_decoder_0|pwm_off_time_4[6]~30 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [7] & ((\u0|pwm_decoder_0|pwm_off_time_4[6]~30 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[7]~32  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[6]~30 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [7]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[6]~30 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[7]~31_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[7]~32 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[7]~31 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \u0|pwm_decoder_0|pwm_off_time_4[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[8]~33 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[8]~33_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [8] & (\u0|pwm_decoder_0|pwm_off_time_4[7]~32  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [8] & (!\u0|pwm_decoder_0|pwm_off_time_4[7]~32  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[8]~34  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [8] & !\u0|pwm_decoder_0|pwm_off_time_4[7]~32 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[7]~32 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[8]~33_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[8]~34 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[8]~33 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \u0|pwm_decoder_0|pwm_off_time_4[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[8]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan14~0 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan14~0_combout  = (!\u0|pwm_decoder_0|pwm_off_time_4 [7] & (!\u0|pwm_decoder_0|pwm_off_time_4 [6] & (!\u0|pwm_decoder_0|pwm_off_time_4 [5] & !\u0|pwm_decoder_0|pwm_off_time_4 [8])))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [7]),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [6]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_4 [5]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_4 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan14~0 .lut_mask = 16'h0001;
defparam \u0|pwm_decoder_0|LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[9]~35 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[9]~35_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [9] & (!\u0|pwm_decoder_0|pwm_off_time_4[8]~34 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [9] & ((\u0|pwm_decoder_0|pwm_off_time_4[8]~34 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[9]~36  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[8]~34 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [9]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[8]~34 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[9]~35_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[9]~36 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[9]~35 .lut_mask = 16'h3C3F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \u0|pwm_decoder_0|pwm_off_time_4[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[10]~37 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[10]~37_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [10] & (\u0|pwm_decoder_0|pwm_off_time_4[9]~36  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [10] & (!\u0|pwm_decoder_0|pwm_off_time_4[9]~36  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[10]~38  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [10] & !\u0|pwm_decoder_0|pwm_off_time_4[9]~36 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[9]~36 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[10]~37_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[10]~38 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[10]~37 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \u0|pwm_decoder_0|pwm_off_time_4[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[11]~39 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[11]~39_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [11] & (!\u0|pwm_decoder_0|pwm_off_time_4[10]~38 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [11] & ((\u0|pwm_decoder_0|pwm_off_time_4[10]~38 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[11]~40  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[10]~38 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[10]~38 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[11]~39_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[11]~40 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[11]~39 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \u0|pwm_decoder_0|pwm_off_time_4[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan14~1 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan14~1_combout  = (\u0|pwm_decoder_0|LessThan14~0_combout ) # (((!\u0|pwm_decoder_0|pwm_off_time_4 [9]) # (!\u0|pwm_decoder_0|pwm_off_time_4 [10])) # (!\u0|pwm_decoder_0|pwm_off_time_4 [11]))

	.dataa(\u0|pwm_decoder_0|LessThan14~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [11]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_4 [10]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_4 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan14~1 .lut_mask = 16'hBFFF;
defparam \u0|pwm_decoder_0|LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[12]~41 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[12]~41_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [12] & (\u0|pwm_decoder_0|pwm_off_time_4[11]~40  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [12] & (!\u0|pwm_decoder_0|pwm_off_time_4[11]~40  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[12]~42  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [12] & !\u0|pwm_decoder_0|pwm_off_time_4[11]~40 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[11]~40 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[12]~41_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[12]~42 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[12]~41 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \u0|pwm_decoder_0|pwm_off_time_4[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[13]~43 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[13]~43_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [13] & (!\u0|pwm_decoder_0|pwm_off_time_4[12]~42 )) # (!\u0|pwm_decoder_0|pwm_off_time_4 [13] & ((\u0|pwm_decoder_0|pwm_off_time_4[12]~42 ) # (GND)))
// \u0|pwm_decoder_0|pwm_off_time_4[13]~44  = CARRY((!\u0|pwm_decoder_0|pwm_off_time_4[12]~42 ) # (!\u0|pwm_decoder_0|pwm_off_time_4 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[12]~42 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[13]~43_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[13]~44 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[13]~43 .lut_mask = 16'h5A5F;
defparam \u0|pwm_decoder_0|pwm_off_time_4[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \u0|pwm_decoder_0|pwm_off_time_4[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[14]~45 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[14]~45_combout  = (\u0|pwm_decoder_0|pwm_off_time_4 [14] & (\u0|pwm_decoder_0|pwm_off_time_4[13]~44  $ (GND))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [14] & (!\u0|pwm_decoder_0|pwm_off_time_4[13]~44  & VCC))
// \u0|pwm_decoder_0|pwm_off_time_4[14]~46  = CARRY((\u0|pwm_decoder_0|pwm_off_time_4 [14] & !\u0|pwm_decoder_0|pwm_off_time_4[13]~44 ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[13]~44 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[14]~45_combout ),
	.cout(\u0|pwm_decoder_0|pwm_off_time_4[14]~46 ));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[14]~45 .lut_mask = 16'hC30C;
defparam \u0|pwm_decoder_0|pwm_off_time_4[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \u0|pwm_decoder_0|pwm_off_time_4[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|LessThan14~2 (
// Equation(s):
// \u0|pwm_decoder_0|LessThan14~2_combout  = ((\u0|pwm_decoder_0|LessThan14~1_combout  & (!\u0|pwm_decoder_0|pwm_off_time_4 [13] & !\u0|pwm_decoder_0|pwm_off_time_4 [12]))) # (!\u0|pwm_decoder_0|pwm_off_time_4 [14])

	.dataa(\u0|pwm_decoder_0|LessThan14~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_off_time_4 [14]),
	.datac(\u0|pwm_decoder_0|pwm_off_time_4 [13]),
	.datad(\u0|pwm_decoder_0|pwm_off_time_4 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|LessThan14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|LessThan14~2 .lut_mask = 16'h333B;
defparam \u0|pwm_decoder_0|LessThan14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_off_time_4[15]~47 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_off_time_4[15]~47_combout  = \u0|pwm_decoder_0|pwm_off_time_4 [15] $ (\u0|pwm_decoder_0|pwm_off_time_4[14]~46 )

	.dataa(\u0|pwm_decoder_0|pwm_off_time_4 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_decoder_0|pwm_off_time_4[14]~46 ),
	.combout(\u0|pwm_decoder_0|pwm_off_time_4[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[15]~47 .lut_mask = 16'h5A5A;
defparam \u0|pwm_decoder_0|pwm_off_time_4[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \u0|pwm_decoder_0|pwm_off_time_4[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_off_time_4[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.ena(\u0|pwm_decoder_0|pwm_off_time_4[15]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_off_time_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_off_time_4[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_off_time_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4[13]~2 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4[13]~2_combout  = (\u0|pwm_decoder_0|LessThan14~2_combout  & (!\D9~input_o  & !\u0|pwm_decoder_0|pwm_off_time_4 [15]))

	.dataa(\u0|pwm_decoder_0|LessThan14~2_combout ),
	.datab(\D9~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_off_time_4 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[13]~2 .lut_mask = 16'h0202;
defparam \u0|pwm_decoder_0|pwm_count_4[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4[7]~3 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4[7]~3_combout  = (\u0|pwm_decoder_0|Equal0~4_combout  & (\u0|pwm_decoder_0|pwm_count_4[7]~1_combout  & ((\u0|pwm_decoder_0|pwm_status_4~q ) # (!\u0|pwm_decoder_0|pwm_count_4[13]~2_combout ))))

	.dataa(\u0|pwm_decoder_0|Equal0~4_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_4[7]~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\u0|pwm_decoder_0|pwm_count_4[13]~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[7]~3 .lut_mask = 16'h8088;
defparam \u0|pwm_decoder_0|pwm_count_4[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \u0|pwm_decoder_0|pwm_count_4[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux19~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux19~1_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|Mux19~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [12]))) # (!\u0|pwm_decoder_0|Mux19~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [12])))) # 
// (!\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|Mux19~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|Mux19~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_2 [12]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [12]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux19~1 .lut_mask = 16'hEC64;
defparam \u0|pwm_decoder_0|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux19~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux19~3_combout  = (\u0|pwm_decoder_0|Mux19~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [12]) # ((\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|Mux19~2_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout  & 
// \u0|pwm_decoder_0|Mux19~1_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux19~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [12]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|Mux19~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux19~3 .lut_mask = 16'hADA8;
defparam \u0|pwm_decoder_0|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|avs_s0_readdata[31]~1 (
// Equation(s):
// \u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout  = (\u0|pwm_decoder_0|avs_s0_waitrequest~q  & (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout  & (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// !\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|pwm_decoder_0|avs_s0_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent|local_read~0_combout ),
	.datac(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[31]~1 .lut_mask = 16'h0080;
defparam \u0|pwm_decoder_0|avs_s0_readdata[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \u0|pwm_decoder_0|avs_s0_readdata[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[12] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[8]~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[8]~3_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (!\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|current_byte [0]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[8]~3 .lut_mask = 16'h0C00;
defparam \u0|packets_to_master_0|p2f|writedata[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \u0|packets_to_master_0|p2f|writedata[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cyclone10lp_lcell_comb \u0|timer_0|period_l_wr_strobe~1 (
// Equation(s):
// \u0|timer_0|period_l_wr_strobe~1_combout  = (\u0|mm_interconnect_0|router|src_channel[5]~2_combout  & (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// \u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|mm_interconnect_0|router|src_channel[5]~2_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_wr_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_wr_strobe~1 .lut_mask = 16'h2000;
defparam \u0|timer_0|period_l_wr_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|Decoder0~2 (
// Equation(s):
// \u0|pwm_dshot_0|Decoder0~2_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & \u0|packets_to_master_0|p2f|address [2]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|Decoder0~2 .lut_mask = 16'h3000;
defparam \u0|pwm_dshot_0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cyclone10lp_lcell_comb \u0|timer_0|period_h_wr_strobe (
// Equation(s):
// \u0|timer_0|period_h_wr_strobe~combout  = (\u0|timer_0|period_l_wr_strobe~1_combout  & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_l_wr_strobe~1_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_wr_strobe .lut_mask = 16'h0200;
defparam \u0|timer_0|period_h_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \u0|timer_0|period_h_register[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[12] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|Decoder0~1 (
// Equation(s):
// \u0|pwm_dshot_0|Decoder0~1_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & !\u0|packets_to_master_0|p2f|address [2]))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|Decoder0~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cyclone10lp_lcell_comb \u0|timer_0|period_l_wr_strobe (
// Equation(s):
// \u0|timer_0|period_l_wr_strobe~combout  = (\u0|timer_0|period_l_wr_strobe~1_combout  & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \u0|pwm_dshot_0|Decoder0~1_combout )))

	.dataa(\u0|timer_0|period_l_wr_strobe~1_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|pwm_dshot_0|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_wr_strobe .lut_mask = 16'h0200;
defparam \u0|timer_0|period_l_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \u0|timer_0|period_l_register[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[12] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~39 (
// Equation(s):
// \u0|timer_0|read_mux_out~39_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [4] & (\u0|timer_0|period_l_register [12] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|timer_0|period_l_register [12]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~39 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[0]~32 (
// Equation(s):
// \u0|timer_0|internal_counter[0]~32_combout  = !\u0|timer_0|internal_counter [0]
// \u0|timer_0|internal_counter[0]~33  = CARRY(!\u0|timer_0|internal_counter [0])

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|internal_counter[0]~32_combout ),
	.cout(\u0|timer_0|internal_counter[0]~33 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[0]~32 .lut_mask = 16'h3333;
defparam \u0|timer_0|internal_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[0]~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (!\u0|packets_to_master_0|p2f|current_byte [0] & !\u0|packets_to_master_0|p2f|current_byte [1]))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[0]~0 .lut_mask = 16'h0202;
defparam \u0|packets_to_master_0|p2f|writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \u0|packets_to_master_0|p2f|writedata[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cyclone10lp_lcell_comb \u0|timer_0|period_l_register[0]~0 (
// Equation(s):
// \u0|timer_0|period_l_register[0]~0_combout  = !\u0|packets_to_master_0|p2f|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_register[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|timer_0|period_l_register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \u0|timer_0|period_l_register[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_l_register[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[0] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cyclone10lp_lcell_comb \u0|timer_0|period_l_wr_strobe~2 (
// Equation(s):
// \u0|timer_0|period_l_wr_strobe~2_combout  = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (\u0|timer_0|period_l_wr_strobe~0_combout  & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & 
// \u0|packets_to_master_0|p2f|write~q )))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_wr_strobe~2 .lut_mask = 16'h0400;
defparam \u0|timer_0|period_l_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \u0|timer_0|force_reload~0 (
// Equation(s):
// \u0|timer_0|force_reload~0_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & \u0|timer_0|period_l_wr_strobe~2_combout ))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_wr_strobe~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|force_reload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|force_reload~0 .lut_mask = 16'h4040;
defparam \u0|timer_0|force_reload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \u0|timer_0|force_reload (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|force_reload .is_wysiwyg = "true";
defparam \u0|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[12]~56 (
// Equation(s):
// \u0|timer_0|internal_counter[12]~56_combout  = (\u0|timer_0|internal_counter [12] & ((GND) # (!\u0|timer_0|internal_counter[11]~55 ))) # (!\u0|timer_0|internal_counter [12] & (\u0|timer_0|internal_counter[11]~55  $ (GND)))
// \u0|timer_0|internal_counter[12]~57  = CARRY((\u0|timer_0|internal_counter [12]) # (!\u0|timer_0|internal_counter[11]~55 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[11]~55 ),
	.combout(\u0|timer_0|internal_counter[12]~56_combout ),
	.cout(\u0|timer_0|internal_counter[12]~57 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[12]~56 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[13]~58 (
// Equation(s):
// \u0|timer_0|internal_counter[13]~58_combout  = (\u0|timer_0|internal_counter [13] & (\u0|timer_0|internal_counter[12]~57  & VCC)) # (!\u0|timer_0|internal_counter [13] & (!\u0|timer_0|internal_counter[12]~57 ))
// \u0|timer_0|internal_counter[13]~59  = CARRY((!\u0|timer_0|internal_counter [13] & !\u0|timer_0|internal_counter[12]~57 ))

	.dataa(\u0|timer_0|internal_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[12]~57 ),
	.combout(\u0|timer_0|internal_counter[13]~58_combout ),
	.cout(\u0|timer_0|internal_counter[13]~59 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[13]~58 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[13]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[13]~feeder_combout  = \u0|st_bytes_to_packets_0|out_data[5]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \u0|packets_to_master_0|p2f|writedata[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \u0|timer_0|period_l_register[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[13] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \u0|timer_0|always0~1 (
// Equation(s):
// \u0|timer_0|always0~1_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]) # (\u0|timer_0|force_reload~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.datac(gnd),
	.datad(\u0|timer_0|force_reload~q ),
	.cin(gnd),
	.combout(\u0|timer_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|always0~1 .lut_mask = 16'hFFCC;
defparam \u0|timer_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \u0|timer_0|internal_counter[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[13]~58_combout ),
	.asdata(\u0|timer_0|period_l_register [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[14]~60 (
// Equation(s):
// \u0|timer_0|internal_counter[14]~60_combout  = (\u0|timer_0|internal_counter [14] & ((GND) # (!\u0|timer_0|internal_counter[13]~59 ))) # (!\u0|timer_0|internal_counter [14] & (\u0|timer_0|internal_counter[13]~59  $ (GND)))
// \u0|timer_0|internal_counter[14]~61  = CARRY((\u0|timer_0|internal_counter [14]) # (!\u0|timer_0|internal_counter[13]~59 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[13]~59 ),
	.combout(\u0|timer_0|internal_counter[14]~60_combout ),
	.cout(\u0|timer_0|internal_counter[14]~61 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[14]~60 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \u0|packets_to_master_0|p2f|writedata[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \u0|timer_0|period_l_register[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[14] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \u0|timer_0|internal_counter[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[14]~60_combout ),
	.asdata(\u0|timer_0|period_l_register [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[15]~62 (
// Equation(s):
// \u0|timer_0|internal_counter[15]~62_combout  = (\u0|timer_0|internal_counter [15] & (\u0|timer_0|internal_counter[14]~61  & VCC)) # (!\u0|timer_0|internal_counter [15] & (!\u0|timer_0|internal_counter[14]~61 ))
// \u0|timer_0|internal_counter[15]~63  = CARRY((!\u0|timer_0|internal_counter [15] & !\u0|timer_0|internal_counter[14]~61 ))

	.dataa(\u0|timer_0|internal_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[14]~61 ),
	.combout(\u0|timer_0|internal_counter[15]~62_combout ),
	.cout(\u0|timer_0|internal_counter[15]~63 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[15]~62 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[15]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[15]~feeder_combout  = \rx_lite|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N3
dffeas \u0|packets_to_master_0|p2f|writedata[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \u0|timer_0|period_l_register[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[15] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \u0|timer_0|internal_counter[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[15]~62_combout ),
	.asdata(\u0|timer_0|period_l_register [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[16]~64 (
// Equation(s):
// \u0|timer_0|internal_counter[16]~64_combout  = (\u0|timer_0|internal_counter [16] & ((GND) # (!\u0|timer_0|internal_counter[15]~63 ))) # (!\u0|timer_0|internal_counter [16] & (\u0|timer_0|internal_counter[15]~63  $ (GND)))
// \u0|timer_0|internal_counter[16]~65  = CARRY((\u0|timer_0|internal_counter [16]) # (!\u0|timer_0|internal_counter[15]~63 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[15]~63 ),
	.combout(\u0|timer_0|internal_counter[16]~64_combout ),
	.cout(\u0|timer_0|internal_counter[16]~65 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[16]~64 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \u0|timer_0|period_h_register[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[0] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \u0|timer_0|internal_counter[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[16]~64_combout ),
	.asdata(\u0|timer_0|period_h_register [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[16] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[17]~66 (
// Equation(s):
// \u0|timer_0|internal_counter[17]~66_combout  = (\u0|timer_0|internal_counter [17] & (\u0|timer_0|internal_counter[16]~65  & VCC)) # (!\u0|timer_0|internal_counter [17] & (!\u0|timer_0|internal_counter[16]~65 ))
// \u0|timer_0|internal_counter[17]~67  = CARRY((!\u0|timer_0|internal_counter [17] & !\u0|timer_0|internal_counter[16]~65 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[16]~65 ),
	.combout(\u0|timer_0|internal_counter[17]~66_combout ),
	.cout(\u0|timer_0|internal_counter[17]~67 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[17]~66 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \u0|packets_to_master_0|p2f|writedata[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \u0|timer_0|period_h_register[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[1] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \u0|timer_0|internal_counter[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[17]~66_combout ),
	.asdata(\u0|timer_0|period_h_register [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[17] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[18]~68 (
// Equation(s):
// \u0|timer_0|internal_counter[18]~68_combout  = (\u0|timer_0|internal_counter [18] & ((GND) # (!\u0|timer_0|internal_counter[17]~67 ))) # (!\u0|timer_0|internal_counter [18] & (\u0|timer_0|internal_counter[17]~67  $ (GND)))
// \u0|timer_0|internal_counter[18]~69  = CARRY((\u0|timer_0|internal_counter [18]) # (!\u0|timer_0|internal_counter[17]~67 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[17]~67 ),
	.combout(\u0|timer_0|internal_counter[18]~68_combout ),
	.cout(\u0|timer_0|internal_counter[18]~69 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[18]~68 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[2]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[2]~feeder_combout  = \rx_lite|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N21
dffeas \u0|packets_to_master_0|p2f|writedata[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[2]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[2]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [2]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \u0|timer_0|period_h_register[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[2] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \u0|timer_0|internal_counter[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[18]~68_combout ),
	.asdata(\u0|timer_0|period_h_register [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[18] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[19]~70 (
// Equation(s):
// \u0|timer_0|internal_counter[19]~70_combout  = (\u0|timer_0|internal_counter [19] & (\u0|timer_0|internal_counter[18]~69  & VCC)) # (!\u0|timer_0|internal_counter [19] & (!\u0|timer_0|internal_counter[18]~69 ))
// \u0|timer_0|internal_counter[19]~71  = CARRY((!\u0|timer_0|internal_counter [19] & !\u0|timer_0|internal_counter[18]~69 ))

	.dataa(\u0|timer_0|internal_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[18]~69 ),
	.combout(\u0|timer_0|internal_counter[19]~70_combout ),
	.cout(\u0|timer_0|internal_counter[19]~71 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[19]~70 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[3]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[3]~feeder_combout  = \rx_lite|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N15
dffeas \u0|packets_to_master_0|p2f|writedata[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[3]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[3]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [3]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \u0|timer_0|period_h_register[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[3] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \u0|timer_0|internal_counter[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[19]~70_combout ),
	.asdata(\u0|timer_0|period_h_register [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[19] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[20]~72 (
// Equation(s):
// \u0|timer_0|internal_counter[20]~72_combout  = (\u0|timer_0|internal_counter [20] & ((GND) # (!\u0|timer_0|internal_counter[19]~71 ))) # (!\u0|timer_0|internal_counter [20] & (\u0|timer_0|internal_counter[19]~71  $ (GND)))
// \u0|timer_0|internal_counter[20]~73  = CARRY((\u0|timer_0|internal_counter [20]) # (!\u0|timer_0|internal_counter[19]~71 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[19]~71 ),
	.combout(\u0|timer_0|internal_counter[20]~72_combout ),
	.cout(\u0|timer_0|internal_counter[20]~73 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[20]~72 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[4]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[4]~feeder_combout  = \rx_lite|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N17
dffeas \u0|packets_to_master_0|p2f|writedata[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[4]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[4]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [4]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \u0|timer_0|period_h_register[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[4] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \u0|timer_0|internal_counter[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[20]~72_combout ),
	.asdata(\u0|timer_0|period_h_register [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[20] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[21]~74 (
// Equation(s):
// \u0|timer_0|internal_counter[21]~74_combout  = (\u0|timer_0|internal_counter [21] & (\u0|timer_0|internal_counter[20]~73  & VCC)) # (!\u0|timer_0|internal_counter [21] & (!\u0|timer_0|internal_counter[20]~73 ))
// \u0|timer_0|internal_counter[21]~75  = CARRY((!\u0|timer_0|internal_counter [21] & !\u0|timer_0|internal_counter[20]~73 ))

	.dataa(\u0|timer_0|internal_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[20]~73 ),
	.combout(\u0|timer_0|internal_counter[21]~74_combout ),
	.cout(\u0|timer_0|internal_counter[21]~75 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[21]~74 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N27
dffeas \u0|packets_to_master_0|p2f|writedata[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[5]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[5]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [5]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \u0|timer_0|period_h_register[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[5] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \u0|timer_0|internal_counter[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[21]~74_combout ),
	.asdata(\u0|timer_0|period_h_register [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[21] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[22]~76 (
// Equation(s):
// \u0|timer_0|internal_counter[22]~76_combout  = (\u0|timer_0|internal_counter [22] & ((GND) # (!\u0|timer_0|internal_counter[21]~75 ))) # (!\u0|timer_0|internal_counter [22] & (\u0|timer_0|internal_counter[21]~75  $ (GND)))
// \u0|timer_0|internal_counter[22]~77  = CARRY((\u0|timer_0|internal_counter [22]) # (!\u0|timer_0|internal_counter[21]~75 ))

	.dataa(\u0|timer_0|internal_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[21]~75 ),
	.combout(\u0|timer_0|internal_counter[22]~76_combout ),
	.cout(\u0|timer_0|internal_counter[22]~77 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[22]~76 .lut_mask = 16'h5AAF;
defparam \u0|timer_0|internal_counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y24_N29
dffeas \u0|packets_to_master_0|p2f|writedata[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[6]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[6]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [6]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \u0|timer_0|period_h_register[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[6] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \u0|timer_0|internal_counter[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[22]~76_combout ),
	.asdata(\u0|timer_0|period_h_register [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[22] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[23]~78 (
// Equation(s):
// \u0|timer_0|internal_counter[23]~78_combout  = (\u0|timer_0|internal_counter [23] & (\u0|timer_0|internal_counter[22]~77  & VCC)) # (!\u0|timer_0|internal_counter [23] & (!\u0|timer_0|internal_counter[22]~77 ))
// \u0|timer_0|internal_counter[23]~79  = CARRY((!\u0|timer_0|internal_counter [23] & !\u0|timer_0|internal_counter[22]~77 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[22]~77 ),
	.combout(\u0|timer_0|internal_counter[23]~78_combout ),
	.cout(\u0|timer_0|internal_counter[23]~79 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[23]~78 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[7]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[7]~feeder_combout  = \rx_lite|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N23
dffeas \u0|packets_to_master_0|p2f|writedata[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[7]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[7]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [7]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N3
dffeas \u0|timer_0|period_h_register[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[7] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \u0|timer_0|internal_counter[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[23]~78_combout ),
	.asdata(\u0|timer_0|period_h_register [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[23] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cyclone10lp_lcell_comb \u0|timer_0|Equal0~6 (
// Equation(s):
// \u0|timer_0|Equal0~6_combout  = (!\u0|timer_0|internal_counter [22] & !\u0|timer_0|internal_counter [23])

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [22]),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [23]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~6 .lut_mask = 16'h0033;
defparam \u0|timer_0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cyclone10lp_lcell_comb \u0|timer_0|Equal0~5 (
// Equation(s):
// \u0|timer_0|Equal0~5_combout  = (!\u0|timer_0|internal_counter [18] & (!\u0|timer_0|internal_counter [17] & (!\u0|timer_0|internal_counter [19] & !\u0|timer_0|internal_counter [15])))

	.dataa(\u0|timer_0|internal_counter [18]),
	.datab(\u0|timer_0|internal_counter [17]),
	.datac(\u0|timer_0|internal_counter [19]),
	.datad(\u0|timer_0|internal_counter [15]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~5 .lut_mask = 16'h0001;
defparam \u0|timer_0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cyclone10lp_lcell_comb \u0|timer_0|Equal0~7 (
// Equation(s):
// \u0|timer_0|Equal0~7_combout  = (!\u0|timer_0|internal_counter [21] & (\u0|timer_0|Equal0~6_combout  & (!\u0|timer_0|internal_counter [20] & \u0|timer_0|Equal0~5_combout )))

	.dataa(\u0|timer_0|internal_counter [21]),
	.datab(\u0|timer_0|Equal0~6_combout ),
	.datac(\u0|timer_0|internal_counter [20]),
	.datad(\u0|timer_0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~7 .lut_mask = 16'h0400;
defparam \u0|timer_0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[24]~80 (
// Equation(s):
// \u0|timer_0|internal_counter[24]~80_combout  = (\u0|timer_0|internal_counter [24] & ((GND) # (!\u0|timer_0|internal_counter[23]~79 ))) # (!\u0|timer_0|internal_counter [24] & (\u0|timer_0|internal_counter[23]~79  $ (GND)))
// \u0|timer_0|internal_counter[24]~81  = CARRY((\u0|timer_0|internal_counter [24]) # (!\u0|timer_0|internal_counter[23]~79 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[23]~79 ),
	.combout(\u0|timer_0|internal_counter[24]~80_combout ),
	.cout(\u0|timer_0|internal_counter[24]~81 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[24]~80 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[8]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[8]~feeder_combout  = \rx_lite|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \u0|packets_to_master_0|p2f|writedata[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \u0|timer_0|period_h_register[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[8] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \u0|timer_0|internal_counter[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[24]~80_combout ),
	.asdata(\u0|timer_0|period_h_register [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[24] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[25]~82 (
// Equation(s):
// \u0|timer_0|internal_counter[25]~82_combout  = (\u0|timer_0|internal_counter [25] & (\u0|timer_0|internal_counter[24]~81  & VCC)) # (!\u0|timer_0|internal_counter [25] & (!\u0|timer_0|internal_counter[24]~81 ))
// \u0|timer_0|internal_counter[25]~83  = CARRY((!\u0|timer_0|internal_counter [25] & !\u0|timer_0|internal_counter[24]~81 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[24]~81 ),
	.combout(\u0|timer_0|internal_counter[25]~82_combout ),
	.cout(\u0|timer_0|internal_counter[25]~83 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[25]~82 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \u0|packets_to_master_0|p2f|writedata[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \u0|timer_0|period_h_register[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[9] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \u0|timer_0|internal_counter[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[25]~82_combout ),
	.asdata(\u0|timer_0|period_h_register [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[25] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[26]~84 (
// Equation(s):
// \u0|timer_0|internal_counter[26]~84_combout  = (\u0|timer_0|internal_counter [26] & ((GND) # (!\u0|timer_0|internal_counter[25]~83 ))) # (!\u0|timer_0|internal_counter [26] & (\u0|timer_0|internal_counter[25]~83  $ (GND)))
// \u0|timer_0|internal_counter[26]~85  = CARRY((\u0|timer_0|internal_counter [26]) # (!\u0|timer_0|internal_counter[25]~83 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[25]~83 ),
	.combout(\u0|timer_0|internal_counter[26]~84_combout ),
	.cout(\u0|timer_0|internal_counter[26]~85 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[26]~84 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[10]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[10]~feeder_combout  = \rx_lite|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \u0|packets_to_master_0|p2f|writedata[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \u0|timer_0|period_h_register[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[10] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \u0|timer_0|internal_counter[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[26]~84_combout ),
	.asdata(\u0|timer_0|period_h_register [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[26] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[27]~86 (
// Equation(s):
// \u0|timer_0|internal_counter[27]~86_combout  = (\u0|timer_0|internal_counter [27] & (\u0|timer_0|internal_counter[26]~85  & VCC)) # (!\u0|timer_0|internal_counter [27] & (!\u0|timer_0|internal_counter[26]~85 ))
// \u0|timer_0|internal_counter[27]~87  = CARRY((!\u0|timer_0|internal_counter [27] & !\u0|timer_0|internal_counter[26]~85 ))

	.dataa(\u0|timer_0|internal_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[26]~85 ),
	.combout(\u0|timer_0|internal_counter[27]~86_combout ),
	.cout(\u0|timer_0|internal_counter[27]~87 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[27]~86 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[11]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[11]~feeder_combout  = \rx_lite|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \u0|packets_to_master_0|p2f|writedata[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[11]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[11]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [11]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \u0|timer_0|period_h_register[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[11] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \u0|timer_0|internal_counter[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[27]~86_combout ),
	.asdata(\u0|timer_0|period_h_register [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[27] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[28]~88 (
// Equation(s):
// \u0|timer_0|internal_counter[28]~88_combout  = (\u0|timer_0|internal_counter [28] & ((GND) # (!\u0|timer_0|internal_counter[27]~87 ))) # (!\u0|timer_0|internal_counter [28] & (\u0|timer_0|internal_counter[27]~87  $ (GND)))
// \u0|timer_0|internal_counter[28]~89  = CARRY((\u0|timer_0|internal_counter [28]) # (!\u0|timer_0|internal_counter[27]~87 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[27]~87 ),
	.combout(\u0|timer_0|internal_counter[28]~88_combout ),
	.cout(\u0|timer_0|internal_counter[28]~89 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[28]~88 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \u0|timer_0|internal_counter[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[28]~88_combout ),
	.asdata(\u0|timer_0|period_h_register [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[28] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[29]~90 (
// Equation(s):
// \u0|timer_0|internal_counter[29]~90_combout  = (\u0|timer_0|internal_counter [29] & (\u0|timer_0|internal_counter[28]~89  & VCC)) # (!\u0|timer_0|internal_counter [29] & (!\u0|timer_0|internal_counter[28]~89 ))
// \u0|timer_0|internal_counter[29]~91  = CARRY((!\u0|timer_0|internal_counter [29] & !\u0|timer_0|internal_counter[28]~89 ))

	.dataa(\u0|timer_0|internal_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[28]~89 ),
	.combout(\u0|timer_0|internal_counter[29]~90_combout ),
	.cout(\u0|timer_0|internal_counter[29]~91 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[29]~90 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[13]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[13]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [13]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \u0|timer_0|period_h_register[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[13] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \u0|timer_0|internal_counter[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[29]~90_combout ),
	.asdata(\u0|timer_0|period_h_register [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[29] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[30]~92 (
// Equation(s):
// \u0|timer_0|internal_counter[30]~92_combout  = (\u0|timer_0|internal_counter [30] & ((GND) # (!\u0|timer_0|internal_counter[29]~91 ))) # (!\u0|timer_0|internal_counter [30] & (\u0|timer_0|internal_counter[29]~91  $ (GND)))
// \u0|timer_0|internal_counter[30]~93  = CARRY((\u0|timer_0|internal_counter [30]) # (!\u0|timer_0|internal_counter[29]~91 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[29]~91 ),
	.combout(\u0|timer_0|internal_counter[30]~92_combout ),
	.cout(\u0|timer_0|internal_counter[30]~93 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[30]~92 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \u0|timer_0|period_h_register[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[14] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \u0|timer_0|internal_counter[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[30]~92_combout ),
	.asdata(\u0|timer_0|period_h_register [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[30] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[31]~94 (
// Equation(s):
// \u0|timer_0|internal_counter[31]~94_combout  = \u0|timer_0|internal_counter [31] $ (!\u0|timer_0|internal_counter[30]~93 )

	.dataa(\u0|timer_0|internal_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|timer_0|internal_counter[30]~93 ),
	.combout(\u0|timer_0|internal_counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|internal_counter[31]~94 .lut_mask = 16'hA5A5;
defparam \u0|timer_0|internal_counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cyclone10lp_lcell_comb \u0|timer_0|period_h_register[15]~feeder (
// Equation(s):
// \u0|timer_0|period_h_register[15]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [15]),
	.cin(gnd),
	.combout(\u0|timer_0|period_h_register[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_h_register[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|period_h_register[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \u0|timer_0|period_h_register[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_h_register[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_h_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_h_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_h_register[15] .is_wysiwyg = "true";
defparam \u0|timer_0|period_h_register[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \u0|timer_0|internal_counter[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[31]~94_combout ),
	.asdata(\u0|timer_0|period_h_register [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[31] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cyclone10lp_lcell_comb \u0|timer_0|Equal0~9 (
// Equation(s):
// \u0|timer_0|Equal0~9_combout  = (!\u0|timer_0|internal_counter [31] & (!\u0|timer_0|internal_counter [30] & (!\u0|timer_0|internal_counter [29] & !\u0|timer_0|internal_counter [28])))

	.dataa(\u0|timer_0|internal_counter [31]),
	.datab(\u0|timer_0|internal_counter [30]),
	.datac(\u0|timer_0|internal_counter [29]),
	.datad(\u0|timer_0|internal_counter [28]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~9 .lut_mask = 16'h0001;
defparam \u0|timer_0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cyclone10lp_lcell_comb \u0|timer_0|Equal0~8 (
// Equation(s):
// \u0|timer_0|Equal0~8_combout  = (!\u0|timer_0|internal_counter [27] & (!\u0|timer_0|internal_counter [24] & (!\u0|timer_0|internal_counter [25] & !\u0|timer_0|internal_counter [26])))

	.dataa(\u0|timer_0|internal_counter [27]),
	.datab(\u0|timer_0|internal_counter [24]),
	.datac(\u0|timer_0|internal_counter [25]),
	.datad(\u0|timer_0|internal_counter [26]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~8 .lut_mask = 16'h0001;
defparam \u0|timer_0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cyclone10lp_lcell_comb \u0|timer_0|Equal0~0 (
// Equation(s):
// \u0|timer_0|Equal0~0_combout  = (!\u0|timer_0|internal_counter [1] & (!\u0|timer_0|internal_counter [16] & (\u0|timer_0|internal_counter [0] & !\u0|timer_0|internal_counter [2])))

	.dataa(\u0|timer_0|internal_counter [1]),
	.datab(\u0|timer_0|internal_counter [16]),
	.datac(\u0|timer_0|internal_counter [0]),
	.datad(\u0|timer_0|internal_counter [2]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~0 .lut_mask = 16'h0010;
defparam \u0|timer_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cyclone10lp_lcell_comb \u0|timer_0|Equal0~1 (
// Equation(s):
// \u0|timer_0|Equal0~1_combout  = (!\u0|timer_0|internal_counter [4] & (!\u0|timer_0|internal_counter [6] & (!\u0|timer_0|internal_counter [5] & \u0|timer_0|internal_counter [3])))

	.dataa(\u0|timer_0|internal_counter [4]),
	.datab(\u0|timer_0|internal_counter [6]),
	.datac(\u0|timer_0|internal_counter [5]),
	.datad(\u0|timer_0|internal_counter [3]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~1 .lut_mask = 16'h0100;
defparam \u0|timer_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cyclone10lp_lcell_comb \u0|timer_0|Equal0~3 (
// Equation(s):
// \u0|timer_0|Equal0~3_combout  = (!\u0|timer_0|internal_counter [13] & (!\u0|timer_0|internal_counter [14] & (!\u0|timer_0|internal_counter [11] & !\u0|timer_0|internal_counter [12])))

	.dataa(\u0|timer_0|internal_counter [13]),
	.datab(\u0|timer_0|internal_counter [14]),
	.datac(\u0|timer_0|internal_counter [11]),
	.datad(\u0|timer_0|internal_counter [12]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~3 .lut_mask = 16'h0001;
defparam \u0|timer_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cyclone10lp_lcell_comb \u0|timer_0|Equal0~2 (
// Equation(s):
// \u0|timer_0|Equal0~2_combout  = (!\u0|timer_0|internal_counter [10] & (!\u0|timer_0|internal_counter [9] & (!\u0|timer_0|internal_counter [7] & !\u0|timer_0|internal_counter [8])))

	.dataa(\u0|timer_0|internal_counter [10]),
	.datab(\u0|timer_0|internal_counter [9]),
	.datac(\u0|timer_0|internal_counter [7]),
	.datad(\u0|timer_0|internal_counter [8]),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~2 .lut_mask = 16'h0001;
defparam \u0|timer_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cyclone10lp_lcell_comb \u0|timer_0|Equal0~4 (
// Equation(s):
// \u0|timer_0|Equal0~4_combout  = (\u0|timer_0|Equal0~0_combout  & (\u0|timer_0|Equal0~1_combout  & (\u0|timer_0|Equal0~3_combout  & \u0|timer_0|Equal0~2_combout )))

	.dataa(\u0|timer_0|Equal0~0_combout ),
	.datab(\u0|timer_0|Equal0~1_combout ),
	.datac(\u0|timer_0|Equal0~3_combout ),
	.datad(\u0|timer_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~4 .lut_mask = 16'h8000;
defparam \u0|timer_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \u0|timer_0|Equal0~10 (
// Equation(s):
// \u0|timer_0|Equal0~10_combout  = (\u0|timer_0|Equal0~7_combout  & (\u0|timer_0|Equal0~9_combout  & (\u0|timer_0|Equal0~8_combout  & \u0|timer_0|Equal0~4_combout )))

	.dataa(\u0|timer_0|Equal0~7_combout ),
	.datab(\u0|timer_0|Equal0~9_combout ),
	.datac(\u0|timer_0|Equal0~8_combout ),
	.datad(\u0|timer_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|Equal0~10 .lut_mask = 16'h8000;
defparam \u0|timer_0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cyclone10lp_lcell_comb \u0|timer_0|always0~0 (
// Equation(s):
// \u0|timer_0|always0~0_combout  = (\u0|timer_0|force_reload~q ) # (\u0|timer_0|Equal0~10_combout )

	.dataa(gnd),
	.datab(\u0|timer_0|force_reload~q ),
	.datac(\u0|timer_0|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|always0~0 .lut_mask = 16'hFCFC;
defparam \u0|timer_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \u0|timer_0|internal_counter[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[0]~32_combout ),
	.asdata(\u0|timer_0|period_l_register [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[1]~34 (
// Equation(s):
// \u0|timer_0|internal_counter[1]~34_combout  = (\u0|timer_0|internal_counter [1] & (\u0|timer_0|internal_counter[0]~33  & VCC)) # (!\u0|timer_0|internal_counter [1] & (!\u0|timer_0|internal_counter[0]~33 ))
// \u0|timer_0|internal_counter[1]~35  = CARRY((!\u0|timer_0|internal_counter [1] & !\u0|timer_0|internal_counter[0]~33 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[0]~33 ),
	.combout(\u0|timer_0|internal_counter[1]~34_combout ),
	.cout(\u0|timer_0|internal_counter[1]~35 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[1]~34 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \u0|timer_0|period_l_register[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[1] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \u0|timer_0|internal_counter[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[1]~34_combout ),
	.asdata(\u0|timer_0|period_l_register [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[2]~36 (
// Equation(s):
// \u0|timer_0|internal_counter[2]~36_combout  = (\u0|timer_0|internal_counter [2] & ((GND) # (!\u0|timer_0|internal_counter[1]~35 ))) # (!\u0|timer_0|internal_counter [2] & (\u0|timer_0|internal_counter[1]~35  $ (GND)))
// \u0|timer_0|internal_counter[2]~37  = CARRY((\u0|timer_0|internal_counter [2]) # (!\u0|timer_0|internal_counter[1]~35 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[1]~35 ),
	.combout(\u0|timer_0|internal_counter[2]~36_combout ),
	.cout(\u0|timer_0|internal_counter[2]~37 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[2]~36 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \u0|timer_0|period_l_register[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[2] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \u0|timer_0|internal_counter[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[2]~36_combout ),
	.asdata(\u0|timer_0|period_l_register [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[3]~38 (
// Equation(s):
// \u0|timer_0|internal_counter[3]~38_combout  = (\u0|timer_0|internal_counter [3] & (\u0|timer_0|internal_counter[2]~37  $ (GND))) # (!\u0|timer_0|internal_counter [3] & (!\u0|timer_0|internal_counter[2]~37  & VCC))
// \u0|timer_0|internal_counter[3]~39  = CARRY((\u0|timer_0|internal_counter [3] & !\u0|timer_0|internal_counter[2]~37 ))

	.dataa(\u0|timer_0|internal_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[2]~37 ),
	.combout(\u0|timer_0|internal_counter[3]~38_combout ),
	.cout(\u0|timer_0|internal_counter[3]~39 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[3]~38 .lut_mask = 16'hA50A;
defparam \u0|timer_0|internal_counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cyclone10lp_lcell_comb \u0|timer_0|period_l_register[3]~1 (
// Equation(s):
// \u0|timer_0|period_l_register[3]~1_combout  = !\u0|packets_to_master_0|p2f|writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [3]),
	.cin(gnd),
	.combout(\u0|timer_0|period_l_register[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|period_l_register[3]~1 .lut_mask = 16'h00FF;
defparam \u0|timer_0|period_l_register[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N23
dffeas \u0|timer_0|period_l_register[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|period_l_register[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[3] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \u0|timer_0|internal_counter[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[3]~38_combout ),
	.asdata(\u0|timer_0|period_l_register [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[4]~40 (
// Equation(s):
// \u0|timer_0|internal_counter[4]~40_combout  = (\u0|timer_0|internal_counter [4] & ((GND) # (!\u0|timer_0|internal_counter[3]~39 ))) # (!\u0|timer_0|internal_counter [4] & (\u0|timer_0|internal_counter[3]~39  $ (GND)))
// \u0|timer_0|internal_counter[4]~41  = CARRY((\u0|timer_0|internal_counter [4]) # (!\u0|timer_0|internal_counter[3]~39 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[3]~39 ),
	.combout(\u0|timer_0|internal_counter[4]~40_combout ),
	.cout(\u0|timer_0|internal_counter[4]~41 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[4]~40 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \u0|timer_0|period_l_register[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[4] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \u0|timer_0|internal_counter[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[4]~40_combout ),
	.asdata(\u0|timer_0|period_l_register [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[5]~42 (
// Equation(s):
// \u0|timer_0|internal_counter[5]~42_combout  = (\u0|timer_0|internal_counter [5] & (\u0|timer_0|internal_counter[4]~41  & VCC)) # (!\u0|timer_0|internal_counter [5] & (!\u0|timer_0|internal_counter[4]~41 ))
// \u0|timer_0|internal_counter[5]~43  = CARRY((!\u0|timer_0|internal_counter [5] & !\u0|timer_0|internal_counter[4]~41 ))

	.dataa(\u0|timer_0|internal_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[4]~41 ),
	.combout(\u0|timer_0|internal_counter[5]~42_combout ),
	.cout(\u0|timer_0|internal_counter[5]~43 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[5]~42 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \u0|timer_0|period_l_register[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[5] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \u0|timer_0|internal_counter[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[5]~42_combout ),
	.asdata(\u0|timer_0|period_l_register [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[6]~44 (
// Equation(s):
// \u0|timer_0|internal_counter[6]~44_combout  = (\u0|timer_0|internal_counter [6] & ((GND) # (!\u0|timer_0|internal_counter[5]~43 ))) # (!\u0|timer_0|internal_counter [6] & (\u0|timer_0|internal_counter[5]~43  $ (GND)))
// \u0|timer_0|internal_counter[6]~45  = CARRY((\u0|timer_0|internal_counter [6]) # (!\u0|timer_0|internal_counter[5]~43 ))

	.dataa(\u0|timer_0|internal_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[5]~43 ),
	.combout(\u0|timer_0|internal_counter[6]~44_combout ),
	.cout(\u0|timer_0|internal_counter[6]~45 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[6]~44 .lut_mask = 16'h5AAF;
defparam \u0|timer_0|internal_counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N15
dffeas \u0|timer_0|period_l_register[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[6] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \u0|timer_0|internal_counter[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[6]~44_combout ),
	.asdata(\u0|timer_0|period_l_register [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[7]~46 (
// Equation(s):
// \u0|timer_0|internal_counter[7]~46_combout  = (\u0|timer_0|internal_counter [7] & (\u0|timer_0|internal_counter[6]~45  & VCC)) # (!\u0|timer_0|internal_counter [7] & (!\u0|timer_0|internal_counter[6]~45 ))
// \u0|timer_0|internal_counter[7]~47  = CARRY((!\u0|timer_0|internal_counter [7] & !\u0|timer_0|internal_counter[6]~45 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[6]~45 ),
	.combout(\u0|timer_0|internal_counter[7]~46_combout ),
	.cout(\u0|timer_0|internal_counter[7]~47 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[7]~46 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \u0|timer_0|period_l_register[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[7] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N15
dffeas \u0|timer_0|internal_counter[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[7]~46_combout ),
	.asdata(\u0|timer_0|period_l_register [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[8]~48 (
// Equation(s):
// \u0|timer_0|internal_counter[8]~48_combout  = (\u0|timer_0|internal_counter [8] & ((GND) # (!\u0|timer_0|internal_counter[7]~47 ))) # (!\u0|timer_0|internal_counter [8] & (\u0|timer_0|internal_counter[7]~47  $ (GND)))
// \u0|timer_0|internal_counter[8]~49  = CARRY((\u0|timer_0|internal_counter [8]) # (!\u0|timer_0|internal_counter[7]~47 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[7]~47 ),
	.combout(\u0|timer_0|internal_counter[8]~48_combout ),
	.cout(\u0|timer_0|internal_counter[8]~49 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[8]~48 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \u0|timer_0|period_l_register[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[8] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \u0|timer_0|internal_counter[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[8]~48_combout ),
	.asdata(\u0|timer_0|period_l_register [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[9]~50 (
// Equation(s):
// \u0|timer_0|internal_counter[9]~50_combout  = (\u0|timer_0|internal_counter [9] & (\u0|timer_0|internal_counter[8]~49  & VCC)) # (!\u0|timer_0|internal_counter [9] & (!\u0|timer_0|internal_counter[8]~49 ))
// \u0|timer_0|internal_counter[9]~51  = CARRY((!\u0|timer_0|internal_counter [9] & !\u0|timer_0|internal_counter[8]~49 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[8]~49 ),
	.combout(\u0|timer_0|internal_counter[9]~50_combout ),
	.cout(\u0|timer_0|internal_counter[9]~51 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[9]~50 .lut_mask = 16'hC303;
defparam \u0|timer_0|internal_counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \u0|timer_0|period_l_register[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[9] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \u0|timer_0|internal_counter[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[9]~50_combout ),
	.asdata(\u0|timer_0|period_l_register [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[10]~52 (
// Equation(s):
// \u0|timer_0|internal_counter[10]~52_combout  = (\u0|timer_0|internal_counter [10] & ((GND) # (!\u0|timer_0|internal_counter[9]~51 ))) # (!\u0|timer_0|internal_counter [10] & (\u0|timer_0|internal_counter[9]~51  $ (GND)))
// \u0|timer_0|internal_counter[10]~53  = CARRY((\u0|timer_0|internal_counter [10]) # (!\u0|timer_0|internal_counter[9]~51 ))

	.dataa(gnd),
	.datab(\u0|timer_0|internal_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[9]~51 ),
	.combout(\u0|timer_0|internal_counter[10]~52_combout ),
	.cout(\u0|timer_0|internal_counter[10]~53 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[10]~52 .lut_mask = 16'h3CCF;
defparam \u0|timer_0|internal_counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N27
dffeas \u0|timer_0|period_l_register[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[10] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \u0|timer_0|internal_counter[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[10]~52_combout ),
	.asdata(\u0|timer_0|period_l_register [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \u0|timer_0|internal_counter[11]~54 (
// Equation(s):
// \u0|timer_0|internal_counter[11]~54_combout  = (\u0|timer_0|internal_counter [11] & (\u0|timer_0|internal_counter[10]~53  & VCC)) # (!\u0|timer_0|internal_counter [11] & (!\u0|timer_0|internal_counter[10]~53 ))
// \u0|timer_0|internal_counter[11]~55  = CARRY((!\u0|timer_0|internal_counter [11] & !\u0|timer_0|internal_counter[10]~53 ))

	.dataa(\u0|timer_0|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|timer_0|internal_counter[10]~53 ),
	.combout(\u0|timer_0|internal_counter[11]~54_combout ),
	.cout(\u0|timer_0|internal_counter[11]~55 ));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[11]~54 .lut_mask = 16'hA505;
defparam \u0|timer_0|internal_counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \u0|timer_0|period_l_register[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|period_l_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|period_l_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|period_l_register[11] .is_wysiwyg = "true";
defparam \u0|timer_0|period_l_register[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \u0|timer_0|internal_counter[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[11]~54_combout ),
	.asdata(\u0|timer_0|period_l_register [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \u0|timer_0|internal_counter[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|internal_counter[12]~56_combout ),
	.asdata(\u0|timer_0|period_l_register [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|timer_0|always0~0_combout ),
	.ena(\u0|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \u0|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cyclone10lp_lcell_comb \u0|timer_0|snap_strobe~0 (
// Equation(s):
// \u0|timer_0|snap_strobe~0_combout  = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & (\u0|timer_0|period_l_wr_strobe~1_combout  & 
// \u0|pwm_dshot_0|Decoder0~3_combout )))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datac(\u0|timer_0|period_l_wr_strobe~1_combout ),
	.datad(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|snap_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|snap_strobe~0 .lut_mask = 16'h1000;
defparam \u0|timer_0|snap_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N31
dffeas \u0|timer_0|counter_snapshot[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[12] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[28]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[28]~feeder_combout  = \u0|timer_0|internal_counter [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [28]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \u0|timer_0|counter_snapshot[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[28] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[12]~40 (
// Equation(s):
// \u0|timer_0|read_mux_out[12]~40_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [28]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [12]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [12]),
	.datad(\u0|timer_0|counter_snapshot [28]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[12]~40 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[12]~41 (
// Equation(s):
// \u0|timer_0|read_mux_out[12]~41_combout  = (\u0|timer_0|read_mux_out~39_combout ) # ((\u0|timer_0|read_mux_out[12]~40_combout ) # ((\u0|timer_0|period_h_register [12] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_h_register [12]),
	.datab(\u0|timer_0|read_mux_out~39_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datad(\u0|timer_0|read_mux_out[12]~40_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[12]~41 .lut_mask = 16'hFFEC;
defparam \u0|timer_0|read_mux_out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N5
dffeas \u0|timer_0|readdata[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[12]~41_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[12] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout  = \u0|timer_0|readdata [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|readdata [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[12]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [12]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [12]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12]~15 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[12] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [12] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[12]~15_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [12]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [28])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [12])))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [28]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [12]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9 .lut_mask = 16'hAACC;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder_combout  = \u0|packets_to_master_0|p2f|address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux19~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux19~0_combout  = (\u0|packets_to_master_0|p2f|read_data_buffer [20] & !\u0|packets_to_master_0|p2f|current_byte [1])

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux19~0 .lut_mask = 16'h00AA;
defparam \u0|packets_to_master_0|p2f|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux19~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector95~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector95~0_combout  = (\u0|packets_to_master_0|p2f|fifo_data_buffer [12] & \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [12]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector95~0 .lut_mask = 16'hA0A0;
defparam \u0|packets_to_master_0|p2f|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [12]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [12]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [12]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [12]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [12]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [12]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30 .lut_mask = 16'hFA0A;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[12]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [12]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|out_data[0]~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|out_data[0]~1_combout  = (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & \u0|packets_to_master_0|f2p|current_byte [1])

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|f2p|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0]~1 .lut_mask = 16'hAA00;
defparam \u0|packets_to_master_0|f2p|out_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux3~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux3~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [28])) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [20])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [28]),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [20]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux3~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector87~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector87~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [20])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [12])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [20]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|counter [12]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector87~0 .lut_mask = 16'hCFC0;
defparam \u0|packets_to_master_0|p2f|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N31
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [20]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [20]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [20])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [20])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [20]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [20]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31 .lut_mask = 16'hCFC0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[20]~31_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [20]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[12] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~36 (
// Equation(s):
// \u0|timer_0|read_mux_out~36_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [4] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [4]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~36 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \u0|timer_0|counter_snapshot[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[4] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \u0|timer_0|counter_snapshot[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [20]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[20] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[4]~37 (
// Equation(s):
// \u0|timer_0|read_mux_out[4]~37_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [20]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [4]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [4]),
	.datad(\u0|timer_0|counter_snapshot [20]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[4]~37 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[4]~38 (
// Equation(s):
// \u0|timer_0|read_mux_out[4]~38_combout  = (\u0|timer_0|read_mux_out~36_combout ) # ((\u0|timer_0|read_mux_out[4]~37_combout ) # ((\u0|timer_0|period_h_register [4] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_h_register [4]),
	.datab(\u0|timer_0|read_mux_out~36_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datad(\u0|timer_0|read_mux_out[4]~37_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[4]~38 .lut_mask = 16'hFFEC;
defparam \u0|timer_0|read_mux_out[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \u0|timer_0|readdata[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[4]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[4] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~17_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [4]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~17 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \u0|pwm_decoder_0|pwm_count_5[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~17_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [4] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [4]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~17 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \u0|pwm_decoder_0|pwm_count_4[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~18 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~18_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [4] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [4]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~18 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \u0|pwm_decoder_0|pwm_count_1[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~17_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [4] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [4]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~17 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \u0|pwm_decoder_0|pwm_count_2[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux27~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux27~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3]) # ((\u0|pwm_decoder_0|pwm_count_2 [4])))) # (!\u0|packets_to_master_0|p2f|address [2] & (!\u0|packets_to_master_0|p2f|address [3] & 
// (\u0|pwm_decoder_0|pwm_count_1 [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [4]),
	.datad(\u0|pwm_decoder_0|pwm_count_2 [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux27~0 .lut_mask = 16'hBA98;
defparam \u0|pwm_decoder_0|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~17_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [4] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [4]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~17 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \u0|pwm_decoder_0|pwm_count_3[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux27~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux27~1_combout  = (\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|Mux27~0_combout  & (\u0|pwm_decoder_0|pwm_count_4 [4])) # (!\u0|pwm_decoder_0|Mux27~0_combout  & ((\u0|pwm_decoder_0|pwm_count_3 [4]))))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (((\u0|pwm_decoder_0|Mux27~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_4 [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|Mux27~0_combout ),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux27~1 .lut_mask = 16'hBCB0;
defparam \u0|pwm_decoder_0|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux27~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux27~2_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout  & 
// (\u0|pwm_decoder_0|pwm_count_5 [4])) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux27~1_combout )))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [4]),
	.datab(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|Mux27~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux27~2 .lut_mask = 16'h2F2C;
defparam \u0|pwm_decoder_0|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~17_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [4] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [4]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~17 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \u0|pwm_decoder_0|pwm_count_6[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux27~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux27~3_combout  = (\u0|pwm_decoder_0|Mux27~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [4]) # ((!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_decoder_0|Mux27~2_combout  & (((\u0|pwm_decoder_0|pwm_count_6 [4] & 
// \u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [4]),
	.datab(\u0|pwm_decoder_0|Mux27~2_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [4]),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux27~3 .lut_mask = 16'hB8CC;
defparam \u0|pwm_decoder_0|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \u0|pwm_decoder_0|avs_s0_readdata[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[4] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [4] = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4] & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [4] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4] & 
// (((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [4] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [4]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [4]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [4]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N15
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [4]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [20])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [4])))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [20]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [4]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3 .lut_mask = 16'hAACC;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[4]~3_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[12]~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector103~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector103~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [4])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|command 
// [4])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [4]),
	.datad(\u0|packets_to_master_0|p2f|command [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector103~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N7
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [4])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [4])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [4]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[4]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector15~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector15~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|out_data[0]~0_combout ) # ((\u0|packets_to_master_0|f2p|fifo_data_buffer [12])))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [4]))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [12]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector15~0 .lut_mask = 16'hB9A8;
defparam \u0|packets_to_master_0|f2p|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector15~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector15~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|Selector15~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [20])) # 
// (!\u0|packets_to_master_0|f2p|Selector15~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [4]))))) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (((\u0|packets_to_master_0|f2p|Selector15~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [20]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [4]),
	.datad(\u0|packets_to_master_0|f2p|Selector15~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector15~1 .lut_mask = 16'hBBC0;
defparam \u0|packets_to_master_0|f2p|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|out_data[0]~2 (
// Equation(s):
// \u0|packets_to_master_0|f2p|out_data[0]~2_combout  = (!\u0|packets_to_master_0|f2p|current_byte [0] & !\u0|packets_to_master_0|f2p|current_byte [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|current_byte [0]),
	.datad(\u0|packets_to_master_0|f2p|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|out_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0]~2 .lut_mask = 16'h000F;
defparam \u0|packets_to_master_0|f2p|out_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|out_data[0]~4 (
// Equation(s):
// \u0|packets_to_master_0|f2p|out_data[0]~4_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~3_combout  & (((\u0|st_packets_to_bytes_0|in_ready~combout  & !\u0|packets_to_master_0|f2p|out_data[0]~2_combout )) # 
// (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q )))

	.dataa(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datac(\u0|packets_to_master_0|f2p|out_data[0]~3_combout ),
	.datad(\u0|packets_to_master_0|f2p|out_data[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0]~4 .lut_mask = 16'h50D0;
defparam \u0|packets_to_master_0|f2p|out_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \u0|packets_to_master_0|f2p|out_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[4] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[15]~9_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~9 .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data[15]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer~14 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer~14_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|read_data_buffer [25]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~14 .lut_mask = 16'h1100;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N19
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector80~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector80~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [25]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|counter [3]))

	.dataa(\u0|packets_to_master_0|p2f|counter [3]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector80~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N15
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[27] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N7
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [27]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[27] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [27]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [27]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [27]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [27]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [27]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35 .lut_mask = 16'hFA50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[27]~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[27] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [27]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N7
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux5~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux5~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [25]))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [18]))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux5~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N3
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector88~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector88~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [18]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|counter [11]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|counter [11]),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector88~0 .lut_mask = 16'hFC30;
defparam \u0|packets_to_master_0|p2f|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N29
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [19]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [19]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [19])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [19])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [19]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [19]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[19]~33_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [19]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N27
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [11] & (!\D11~input_o  & \u0|pwm_decoder_0|pwm_status_6~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [11]),
	.datac(\D11~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_6~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~20 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \u0|pwm_decoder_0|pwm_count_6[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~20_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~20 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \u0|pwm_decoder_0|pwm_count_5[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux20~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux20~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_6 [11])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_5 
// [11]))))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [11]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_5 [11]),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux20~2 .lut_mask = 16'hBBC0;
defparam \u0|pwm_decoder_0|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [11] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [11]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~20 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \u0|pwm_decoder_0|pwm_count_2[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~21 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~21_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_status_1~q  & \u0|pwm_decoder_0|pwm_on_time_1 [11]))

	.dataa(\D6~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~21 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \u0|pwm_decoder_0|pwm_count_1[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~20_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (!\D8~input_o  & \u0|pwm_decoder_0|pwm_on_time_3 [11]))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~20 .lut_mask = 16'h2020;
defparam \u0|pwm_decoder_0|pwm_count_3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \u0|pwm_decoder_0|pwm_count_3[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux20~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux20~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (((\u0|packets_to_master_0|p2f|address [2]) # (\u0|pwm_decoder_0|pwm_count_3 [11])))) # (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [11] & 
// (!\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|pwm_decoder_0|pwm_count_1 [11]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux20~0 .lut_mask = 16'hCEC2;
defparam \u0|pwm_decoder_0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~20_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [11] & (\u0|pwm_decoder_0|pwm_status_4~q  & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [11]),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~20 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \u0|pwm_decoder_0|pwm_count_4[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux20~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux20~1_combout  = (\u0|pwm_decoder_0|Mux20~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [11]) # (!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux20~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [11] & 
// (\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [11]),
	.datab(\u0|pwm_decoder_0|Mux20~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [11]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux20~1 .lut_mask = 16'hEC2C;
defparam \u0|pwm_decoder_0|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux20~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux20~3_combout  = (\u0|pwm_decoder_0|Mux20~2_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout ) # ((\u0|pwm_decoder_0|pwm_on_time_1 [11])))) # (!\u0|pwm_decoder_0|Mux20~2_combout  & (!\u0|pwm_dshot_0|Decoder0~3_combout  & 
// ((\u0|pwm_decoder_0|Mux20~1_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux20~2_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [11]),
	.datad(\u0|pwm_decoder_0|Mux20~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux20~3 .lut_mask = 16'hB9A8;
defparam \u0|pwm_decoder_0|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \u0|pwm_decoder_0|avs_s0_readdata[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[11] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \u0|timer_0|counter_snapshot[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [27]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[27] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \u0|timer_0|counter_snapshot[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[11] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[11]~46 (
// Equation(s):
// \u0|timer_0|read_mux_out[11]~46_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [27])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [11])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|timer_0|counter_snapshot [27]),
	.datac(\u0|timer_0|counter_snapshot [11]),
	.datad(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[11]~46 .lut_mask = 16'hD800;
defparam \u0|timer_0|read_mux_out[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~45 (
// Equation(s):
// \u0|timer_0|read_mux_out~45_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [11] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [11]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~45 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[11]~47 (
// Equation(s):
// \u0|timer_0|read_mux_out[11]~47_combout  = (\u0|timer_0|read_mux_out[11]~46_combout ) # ((\u0|timer_0|read_mux_out~45_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [11])))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|timer_0|period_h_register [11]),
	.datac(\u0|timer_0|read_mux_out[11]~46_combout ),
	.datad(\u0|timer_0|read_mux_out~45_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[11]~47 .lut_mask = 16'hFFF8;
defparam \u0|timer_0|read_mux_out[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \u0|timer_0|readdata[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[11]~47_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[11] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[11]~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [11] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [11] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [11]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [11]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11]~17 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[11] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [11] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[11]~17_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [11]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11] .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N3
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [11]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [25])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [11])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [11]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux16~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux16~0_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|read_data_buffer [18])

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux16~0 .lut_mask = 16'h5500;
defparam \u0|packets_to_master_0|p2f|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux16~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector96~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector96~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|fifo_data_buffer [11])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector96~0 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|p2f|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N23
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [11]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [11]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [11]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [11]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34 .lut_mask = 16'hF0AA;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[11]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[11] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N5
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \u0|timer_0|counter_snapshot[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [19]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[19] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[3]~1 (
// Equation(s):
// \u0|timer_0|counter_snapshot[3]~1_combout  = !\u0|timer_0|internal_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [3]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[3]~1 .lut_mask = 16'h00FF;
defparam \u0|timer_0|counter_snapshot[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \u0|timer_0|counter_snapshot[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[3]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[3] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[3]~43 (
// Equation(s):
// \u0|timer_0|read_mux_out[3]~43_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [19])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [3])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [19]),
	.datad(\u0|timer_0|counter_snapshot [3]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[3]~43 .lut_mask = 16'hC480;
defparam \u0|timer_0|read_mux_out[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~42 (
// Equation(s):
// \u0|timer_0|read_mux_out~42_combout  = (!\u0|timer_0|period_l_register [3] & (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|timer_0|period_l_register [3]),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~42 .lut_mask = 16'h0010;
defparam \u0|timer_0|read_mux_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[3]~44 (
// Equation(s):
// \u0|timer_0|read_mux_out[3]~44_combout  = (\u0|timer_0|read_mux_out[3]~43_combout ) # ((\u0|timer_0|read_mux_out~42_combout ) # ((\u0|timer_0|period_h_register [3] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_h_register [3]),
	.datab(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datac(\u0|timer_0|read_mux_out[3]~43_combout ),
	.datad(\u0|timer_0|read_mux_out~42_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[3]~44 .lut_mask = 16'hFFF8;
defparam \u0|timer_0|read_mux_out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \u0|timer_0|readdata[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[3]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[3] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~19_combout  = (!\D10~input_o  & (\u0|pwm_decoder_0|pwm_on_time_5 [3] & \u0|pwm_decoder_0|pwm_status_5~q ))

	.dataa(\D10~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [3]),
	.datad(\u0|pwm_decoder_0|pwm_status_5~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~19 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \u0|pwm_decoder_0|pwm_count_5[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~20 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~20_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [3]))

	.dataa(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~20 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \u0|pwm_decoder_0|pwm_count_1[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~19_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [3] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [3]),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~19 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \u0|pwm_decoder_0|pwm_count_2[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux28~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux28~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (((\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_2 [3]))) 
// # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_1 [3]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_1 [3]),
	.datab(\u0|pwm_decoder_0|pwm_count_2 [3]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux28~0 .lut_mask = 16'hFC0A;
defparam \u0|pwm_decoder_0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~19_combout  = (!\D8~input_o  & (\u0|pwm_decoder_0|pwm_status_3~q  & \u0|pwm_decoder_0|pwm_on_time_3 [3]))

	.dataa(gnd),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~19 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \u0|pwm_decoder_0|pwm_count_3[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~19_combout  = (!\D9~input_o  & (\u0|pwm_decoder_0|pwm_status_4~q  & \u0|pwm_decoder_0|pwm_on_time_4 [3]))

	.dataa(\D9~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~19 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \u0|pwm_decoder_0|pwm_count_4[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux28~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux28~1_combout  = (\u0|pwm_decoder_0|Mux28~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [3]) # (!\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|pwm_decoder_0|Mux28~0_combout  & (\u0|pwm_decoder_0|pwm_count_3 [3] & 
// (\u0|packets_to_master_0|p2f|address [3])))

	.dataa(\u0|pwm_decoder_0|Mux28~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_3 [3]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux28~1 .lut_mask = 16'hEA4A;
defparam \u0|pwm_decoder_0|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux28~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux28~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (\u0|pwm_decoder_0|pwm_count_5 [3] & ((!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|Mux28~1_combout ) # 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [3]),
	.datab(\u0|pwm_decoder_0|Mux28~1_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux28~2 .lut_mask = 16'h0FAC;
defparam \u0|pwm_decoder_0|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~19 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~19_combout  = (!\D11~input_o  & (\u0|pwm_decoder_0|pwm_status_6~q  & \u0|pwm_decoder_0|pwm_on_time_6 [3]))

	.dataa(\D11~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~19 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \u0|pwm_decoder_0|pwm_count_6[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux28~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux28~3_combout  = (\u0|pwm_decoder_0|Mux28~2_combout  & (((\u0|pwm_decoder_0|pwm_on_time_1 [3])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))) # (!\u0|pwm_decoder_0|Mux28~2_combout  & 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_6 [3])))

	.dataa(\u0|pwm_decoder_0|Mux28~2_combout ),
	.datab(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [3]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux28~3 .lut_mask = 16'hEA62;
defparam \u0|pwm_decoder_0|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \u0|pwm_decoder_0|avs_s0_readdata[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[3] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~16_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [3]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~16 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [3] = (\u0|mm_interconnect_0|rsp_mux|src_data[3]~16_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[3]~16_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [3]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N25
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [3]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [18])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [3])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[3]~4_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[11]~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector104~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector104~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [3])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|command 
// [3])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [3]),
	.datab(\u0|packets_to_master_0|p2f|command [3]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector104~0 .lut_mask = 16'hACAC;
defparam \u0|packets_to_master_0|p2f|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N25
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [3]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [3]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [3]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11 .lut_mask = 16'hFA50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[3]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector16~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector16~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|out_data[0]~1_combout ) # ((\u0|packets_to_master_0|f2p|fifo_data_buffer [3])))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [3]))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [3]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector16~0 .lut_mask = 16'hB9A8;
defparam \u0|packets_to_master_0|f2p|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector16~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector16~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|Selector16~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [19])) # 
// (!\u0|packets_to_master_0|f2p|Selector16~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [11]))))) # (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (((\u0|packets_to_master_0|f2p|Selector16~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [19]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [11]),
	.datad(\u0|packets_to_master_0|f2p|Selector16~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector16~1 .lut_mask = 16'hBBC0;
defparam \u0|packets_to_master_0|f2p|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N31
dffeas \u0|packets_to_master_0|f2p|out_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[3] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux1~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux1~0_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|read_data_buffer [25]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux1~0 .lut_mask = 16'h4400;
defparam \u0|packets_to_master_0|p2f|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector85~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector85~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [22])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [14])))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [22]),
	.datad(\u0|packets_to_master_0|p2f|counter [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector85~0 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|p2f|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [22]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [22]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [22])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [22])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [22]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [22]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[22]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [22]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \u0|timer_0|counter_snapshot[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[14] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \u0|timer_0|counter_snapshot[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [30]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[30] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[14]~31 (
// Equation(s):
// \u0|timer_0|read_mux_out[14]~31_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [30]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [14]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [14]),
	.datad(\u0|timer_0|counter_snapshot [30]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[14]~31 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~30 (
// Equation(s):
// \u0|timer_0|read_mux_out~30_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|period_l_register [14] & !\u0|packets_to_master_0|p2f|address [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|period_l_register [14]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~30 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[14]~32 (
// Equation(s):
// \u0|timer_0|read_mux_out[14]~32_combout  = (\u0|timer_0|read_mux_out[14]~31_combout ) # ((\u0|timer_0|read_mux_out~30_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [14])))

	.dataa(\u0|timer_0|read_mux_out[14]~31_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datac(\u0|timer_0|read_mux_out~30_combout ),
	.datad(\u0|timer_0|period_h_register [14]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[14]~32 .lut_mask = 16'hFEFA;
defparam \u0|timer_0|read_mux_out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \u0|timer_0|readdata[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[14]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[14] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N1
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~15_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [14] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [14]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(gnd),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~15 .lut_mask = 16'h0088;
defparam \u0|pwm_decoder_0|pwm_count_6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \u0|pwm_decoder_0|pwm_count_6[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~15_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [14]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~15 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \u0|pwm_decoder_0|pwm_count_5[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux17~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux17~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_6 [14])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_5 
// [14]))))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [14]),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [14]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux17~2 .lut_mask = 16'hAFC0;
defparam \u0|pwm_decoder_0|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~15_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [14] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [14]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~15 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \u0|pwm_decoder_0|pwm_count_2[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~16_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_status_1~q  & \u0|pwm_decoder_0|pwm_on_time_1 [14]))

	.dataa(\D6~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~16 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \u0|pwm_decoder_0|pwm_count_1[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~15_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (!\D8~input_o  & \u0|pwm_decoder_0|pwm_on_time_3 [14]))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~15 .lut_mask = 16'h2020;
defparam \u0|pwm_decoder_0|pwm_count_3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \u0|pwm_decoder_0|pwm_count_3[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux17~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux17~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (((\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 
// [14]))) # (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [14]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|pwm_count_1 [14]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [14]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux17~0 .lut_mask = 16'hF4A4;
defparam \u0|pwm_decoder_0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~15_combout  = (!\D9~input_o  & (\u0|pwm_decoder_0|pwm_on_time_4 [14] & \u0|pwm_decoder_0|pwm_status_4~q ))

	.dataa(gnd),
	.datab(\D9~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [14]),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~15 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \u0|pwm_decoder_0|pwm_count_4[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux17~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux17~1_combout  = (\u0|pwm_decoder_0|Mux17~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [14]) # (!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux17~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [14] & 
// ((\u0|packets_to_master_0|p2f|address [2]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [14]),
	.datab(\u0|pwm_decoder_0|Mux17~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_4 [14]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux17~1 .lut_mask = 16'hE2CC;
defparam \u0|pwm_decoder_0|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux17~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux17~3_combout  = (\u0|pwm_decoder_0|Mux17~2_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout ) # ((\u0|pwm_decoder_0|pwm_on_time_1 [14])))) # (!\u0|pwm_decoder_0|Mux17~2_combout  & (!\u0|pwm_dshot_0|Decoder0~3_combout  & 
// ((\u0|pwm_decoder_0|Mux17~1_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux17~2_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [14]),
	.datad(\u0|pwm_decoder_0|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux17~3 .lut_mask = 16'hB9A8;
defparam \u0|pwm_decoder_0|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \u0|pwm_decoder_0|avs_s0_readdata[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[14] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[14]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[14]~14_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [14]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [14]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14]~14 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[14] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [14] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_data[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[14]~14_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [14]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14] .lut_mask = 16'hFFF0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [14]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [25])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [14])))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~16_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [6]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [6]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~16 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \u0|pwm_decoder_0|pwm_count_5[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~16_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [6] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [6]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~16 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \u0|pwm_decoder_0|pwm_count_3[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~16_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [6] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [6]),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~16 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \u0|pwm_decoder_0|pwm_count_2[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~17 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~17_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [6] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [6]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~17 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \u0|pwm_decoder_0|pwm_count_1[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux25~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux25~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_2 [6]) # ((\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|packets_to_master_0|p2f|address [2] & (((\u0|pwm_decoder_0|pwm_count_1 [6] & 
// !\u0|packets_to_master_0|p2f|address [3]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [6]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [6]),
	.datad(\u0|packets_to_master_0|p2f|address [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux25~0 .lut_mask = 16'hCCB8;
defparam \u0|pwm_decoder_0|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~16_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [6] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [6]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~16 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \u0|pwm_decoder_0|pwm_count_4[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux25~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux25~1_combout  = (\u0|pwm_decoder_0|Mux25~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [6]) # (!\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|pwm_decoder_0|Mux25~0_combout  & (\u0|pwm_decoder_0|pwm_count_3 [6] & 
// ((\u0|packets_to_master_0|p2f|address [3]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_3 [6]),
	.datab(\u0|pwm_decoder_0|Mux25~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_4 [6]),
	.datad(\u0|packets_to_master_0|p2f|address [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux25~1 .lut_mask = 16'hE2CC;
defparam \u0|pwm_decoder_0|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux25~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux25~2_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout  & 
// (\u0|pwm_decoder_0|pwm_count_5 [6])) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux25~1_combout )))))

	.dataa(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [6]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|Mux25~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux25~2 .lut_mask = 16'h4F4A;
defparam \u0|pwm_decoder_0|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~16 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~16_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [6] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [6]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~16 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \u0|pwm_decoder_0|pwm_count_6[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux25~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux25~3_combout  = (\u0|pwm_decoder_0|Mux25~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [6]) # ((!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_decoder_0|Mux25~2_combout  & 
// (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & \u0|pwm_decoder_0|pwm_count_6 [6]))))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [6]),
	.datab(\u0|pwm_decoder_0|Mux25~2_combout ),
	.datac(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datad(\u0|pwm_decoder_0|pwm_count_6 [6]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux25~3 .lut_mask = 16'hBC8C;
defparam \u0|pwm_decoder_0|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \u0|pwm_decoder_0|avs_s0_readdata[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[6] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout  = !\u0|packets_to_master_0|p2f|address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \u0|timer_0|counter_snapshot[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[6] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[22]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[22]~feeder_combout  = \u0|timer_0|internal_counter [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [22]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \u0|timer_0|counter_snapshot[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[22] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[6]~34 (
// Equation(s):
// \u0|timer_0|read_mux_out[6]~34_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [22]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [6]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [6]),
	.datad(\u0|timer_0|counter_snapshot [22]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[6]~34 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~33 (
// Equation(s):
// \u0|timer_0|read_mux_out~33_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|period_l_register [6] & !\u0|packets_to_master_0|p2f|address [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|period_l_register [6]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~33 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[6]~35 (
// Equation(s):
// \u0|timer_0|read_mux_out[6]~35_combout  = (\u0|timer_0|read_mux_out[6]~34_combout ) # ((\u0|timer_0|read_mux_out~33_combout ) # ((\u0|timer_0|period_h_register [6] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_h_register [6]),
	.datab(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datac(\u0|timer_0|read_mux_out[6]~34_combout ),
	.datad(\u0|timer_0|read_mux_out~33_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[6]~35 .lut_mask = 16'hFFF8;
defparam \u0|timer_0|read_mux_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \u0|timer_0|readdata[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[6]~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[6] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [6]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [6] = (\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [6] & 
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [6]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [6]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [6]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux17~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux17~0_combout  = (\u0|packets_to_master_0|p2f|read_data_buffer [6] & !\u0|packets_to_master_0|p2f|current_byte [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [6]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux17~0 .lut_mask = 16'h00F0;
defparam \u0|packets_to_master_0|p2f|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux17~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector101~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector101~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [6])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|command 
// [6])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [6]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|command [6]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector101~0 .lut_mask = 16'hCFC0;
defparam \u0|packets_to_master_0|p2f|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N29
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [6]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [6])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [6])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [6]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [6]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[6]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector13~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector13~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|out_data[0]~0_combout ) # ((\u0|packets_to_master_0|f2p|fifo_data_buffer [14])))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [6]))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [14]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [6]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector13~0 .lut_mask = 16'hB9A8;
defparam \u0|packets_to_master_0|f2p|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux9~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux9~0_combout  = (!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer[6]~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux9~0 .lut_mask = 16'h0F00;
defparam \u0|packets_to_master_0|p2f|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector93~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector93~0_combout  = (\u0|packets_to_master_0|p2f|fifo_data_buffer [14] & \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector93~0 .lut_mask = 16'hAA00;
defparam \u0|packets_to_master_0|p2f|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N25
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [14]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [14]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [14]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[14]~27_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[14] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [14]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector77~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector77~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [25]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|counter [6]))

	.dataa(\u0|packets_to_master_0|p2f|counter [6]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector77~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N19
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[30] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [30]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [30]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[30] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [30]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [30]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [30]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29 .lut_mask = 16'hE2E2;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[30]~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[30] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [30]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector13~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector13~1_combout  = (\u0|packets_to_master_0|f2p|Selector13~0_combout  & (((\u0|packets_to_master_0|f2p|fifo_data_buffer [22])) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout ))) # 
// (!\u0|packets_to_master_0|f2p|Selector13~0_combout  & (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [6])))

	.dataa(\u0|packets_to_master_0|f2p|Selector13~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [6]),
	.datad(\u0|packets_to_master_0|f2p|fifo_data_buffer [22]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector13~1 .lut_mask = 16'hEA62;
defparam \u0|packets_to_master_0|f2p|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \u0|packets_to_master_0|f2p|out_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[6] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5[14]~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5[14]~14_combout  = (\D10~input_o ) # (!\u0|pwm_decoder_0|pwm_status_5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_5~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[14]~14 .lut_mask = 16'hF0FF;
defparam \u0|pwm_decoder_0|pwm_count_5[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \u0|pwm_decoder_0|pwm_count_5[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5[14]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6[3]~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6[3]~14_combout  = (\D11~input_o ) # (!\u0|pwm_decoder_0|pwm_status_6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[3]~14 .lut_mask = 16'hFF0F;
defparam \u0|pwm_decoder_0|pwm_count_6[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \u0|pwm_decoder_0|pwm_count_6[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6[3]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux0~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux0~2_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_6 [31]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_5 [31]))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [31]),
	.datab(\u0|pwm_decoder_0|pwm_count_6 [31]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux0~2 .lut_mask = 16'hCACA;
defparam \u0|pwm_decoder_0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4[13]~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4[13]~14_combout  = (\D9~input_o ) # (!\u0|pwm_decoder_0|pwm_status_4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[13]~14 .lut_mask = 16'hFF0F;
defparam \u0|pwm_decoder_0|pwm_count_4[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \u0|pwm_decoder_0|pwm_count_4[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4[13]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2[14]~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2[14]~14_combout  = (\D7~input_o ) # (!\u0|pwm_decoder_0|pwm_status_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[14]~14 .lut_mask = 16'hF0FF;
defparam \u0|pwm_decoder_0|pwm_count_2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \u0|pwm_decoder_0|pwm_count_2[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2[14]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1[6]~15 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1[6]~15_combout  = (\D6~input_o ) # (!\u0|pwm_decoder_0|pwm_status_1~q )

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[6]~15 .lut_mask = 16'hCCFF;
defparam \u0|pwm_decoder_0|pwm_count_1[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \u0|pwm_decoder_0|pwm_count_1[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1[6]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3[1]~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3[1]~14_combout  = (\D8~input_o ) # (!\u0|pwm_decoder_0|pwm_status_3~q )

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\D8~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[1]~14 .lut_mask = 16'hF5F5;
defparam \u0|pwm_decoder_0|pwm_count_3[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \u0|pwm_decoder_0|pwm_count_3[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3[1]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux0~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux0~3_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|packets_to_master_0|p2f|address [3])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 [31]))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [31]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [31]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [31]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux0~3 .lut_mask = 16'hDC98;
defparam \u0|pwm_decoder_0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux0~4 (
// Equation(s):
// \u0|pwm_decoder_0|Mux0~4_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|Mux0~3_combout  & (\u0|pwm_decoder_0|pwm_count_4 [31])) # (!\u0|pwm_decoder_0|Mux0~3_combout  & ((\u0|pwm_decoder_0|pwm_count_2 [31]))))) # 
// (!\u0|packets_to_master_0|p2f|address [2] & (((\u0|pwm_decoder_0|Mux0~3_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_4 [31]),
	.datab(\u0|pwm_decoder_0|pwm_count_2 [31]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux0~4 .lut_mask = 16'hAFC0;
defparam \u0|pwm_decoder_0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux0~5 (
// Equation(s):
// \u0|pwm_decoder_0|Mux0~5_combout  = (\u0|packets_to_master_0|p2f|address [4] & (\u0|pwm_decoder_0|Mux0~2_combout  & (!\u0|packets_to_master_0|p2f|address [3]))) # (!\u0|packets_to_master_0|p2f|address [4] & (((\u0|pwm_decoder_0|Mux0~4_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux0~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|Mux0~4_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux0~5 .lut_mask = 16'h22F0;
defparam \u0|pwm_decoder_0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \u0|pwm_decoder_0|avs_s0_readdata[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[31] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [31]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [31] & 
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [31]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer~15 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer~15_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [31] & !\u0|packets_to_master_0|p2f|current_byte [0]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [31]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~15 .lut_mask = 16'h0050;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector76~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector76~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [31]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|counter [7]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|counter [7]),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [31]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector76~0 .lut_mask = 16'hFC30;
defparam \u0|packets_to_master_0|p2f|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N23
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [31]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [31]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [31]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [31]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [31]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [31]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26 .lut_mask = 16'hFA50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[31]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [31]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~12_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [7] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [7]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~12 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \u0|pwm_decoder_0|pwm_count_2[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~13_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [7] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [7]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~13 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \u0|pwm_decoder_0|pwm_count_1[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~12_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [7] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [7]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~12 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \u0|pwm_decoder_0|pwm_count_3[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux24~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux24~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|packets_to_master_0|p2f|address [3])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 [7]))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [7]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [7]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [7]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux24~0 .lut_mask = 16'hDC98;
defparam \u0|pwm_decoder_0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~12_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [7] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [7]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~12 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \u0|pwm_decoder_0|pwm_count_4[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux24~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux24~1_combout  = (\u0|pwm_decoder_0|Mux24~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [7]) # (!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux24~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [7] & 
// (\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [7]),
	.datab(\u0|pwm_decoder_0|Mux24~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [7]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux24~1 .lut_mask = 16'hEC2C;
defparam \u0|pwm_decoder_0|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~12_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [7]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [7]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~12 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \u0|pwm_decoder_0|pwm_count_5[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux24~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux24~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|pwm_count_5 [7] & !\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux24~1_combout ) # 
// ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux24~1_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [7]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux24~2 .lut_mask = 16'h0FCA;
defparam \u0|pwm_decoder_0|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~12_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [7] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [7]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~12 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \u0|pwm_decoder_0|pwm_count_6[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux24~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux24~3_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|Mux24~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [7]))) # (!\u0|pwm_decoder_0|Mux24~2_combout  & (\u0|pwm_decoder_0|pwm_count_6 [7])))) # 
// (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|Mux24~2_combout ))

	.dataa(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datab(\u0|pwm_decoder_0|Mux24~2_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [7]),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [7]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux24~3 .lut_mask = 16'hEC64;
defparam \u0|pwm_decoder_0|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \u0|pwm_decoder_0|avs_s0_readdata[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux24~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[7] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[23]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[23]~feeder_combout  = \u0|timer_0|internal_counter [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [23]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \u0|timer_0|counter_snapshot[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[23] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N15
dffeas \u0|timer_0|counter_snapshot[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[7] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[7]~25 (
// Equation(s):
// \u0|timer_0|read_mux_out[7]~25_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [23])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [7])))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|timer_0|counter_snapshot [23]),
	.datac(\u0|timer_0|counter_snapshot [7]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[7]~25 .lut_mask = 16'h88A0;
defparam \u0|timer_0|read_mux_out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~24 (
// Equation(s):
// \u0|timer_0|read_mux_out~24_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|period_l_register [7] & !\u0|packets_to_master_0|p2f|address [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|period_l_register [7]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~24 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[7]~26 (
// Equation(s):
// \u0|timer_0|read_mux_out[7]~26_combout  = (\u0|timer_0|read_mux_out[7]~25_combout ) # ((\u0|timer_0|read_mux_out~24_combout ) # ((\u0|timer_0|period_h_register [7] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|read_mux_out[7]~25_combout ),
	.datab(\u0|timer_0|period_h_register [7]),
	.datac(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datad(\u0|timer_0|read_mux_out~24_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[7]~26 .lut_mask = 16'hFFEA;
defparam \u0|timer_0|read_mux_out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \u0|timer_0|readdata[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[7]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[7] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [7] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [7] & 
// (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [7]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [7]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~12 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [7] = (\u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [7]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N19
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [7]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [18])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [7])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~27 (
// Equation(s):
// \u0|timer_0|read_mux_out~27_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|period_l_register [15] & !\u0|packets_to_master_0|p2f|address [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|period_l_register [15]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~27 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \u0|timer_0|counter_snapshot[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[15] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[31]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[31]~feeder_combout  = \u0|timer_0|internal_counter [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [31]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \u0|timer_0|counter_snapshot[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[31] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[15]~28 (
// Equation(s):
// \u0|timer_0|read_mux_out[15]~28_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [31]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [15]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [15]),
	.datad(\u0|timer_0|counter_snapshot [31]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[15]~28 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[15]~29 (
// Equation(s):
// \u0|timer_0|read_mux_out[15]~29_combout  = (\u0|timer_0|read_mux_out~27_combout ) # ((\u0|timer_0|read_mux_out[15]~28_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [15])))

	.dataa(\u0|timer_0|read_mux_out~27_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datac(\u0|timer_0|period_h_register [15]),
	.datad(\u0|timer_0|read_mux_out[15]~28_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[15]~29 .lut_mask = 16'hFFEA;
defparam \u0|timer_0|read_mux_out[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \u0|timer_0|readdata[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[15]~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[15] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~13_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [15] & (!\D9~input_o  & \u0|pwm_decoder_0|pwm_status_4~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [15]),
	.datab(\D9~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~13 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \u0|pwm_decoder_0|pwm_count_4[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~13_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [15] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [15]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~13 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \u0|pwm_decoder_0|pwm_count_2[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~13_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (!\D8~input_o  & \u0|pwm_decoder_0|pwm_on_time_3 [15]))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\D8~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~13 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \u0|pwm_decoder_0|pwm_count_3[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~14 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~14_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [15]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datac(\D6~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~14 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \u0|pwm_decoder_0|pwm_count_1[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux16~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux16~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (((\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_3 [15])) 
// # (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_1 [15])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|pwm_count_3 [15]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|pwm_count_1 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux16~0 .lut_mask = 16'hE5E0;
defparam \u0|pwm_decoder_0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux16~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux16~1_combout  = (\u0|pwm_decoder_0|Mux16~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [15]) # ((!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux16~0_combout  & (((\u0|pwm_decoder_0|pwm_count_2 [15] & 
// \u0|packets_to_master_0|p2f|address [2]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_4 [15]),
	.datab(\u0|pwm_decoder_0|pwm_count_2 [15]),
	.datac(\u0|pwm_decoder_0|Mux16~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux16~1 .lut_mask = 16'hACF0;
defparam \u0|pwm_decoder_0|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~13_combout  = (!\D10~input_o  & (\u0|pwm_decoder_0|pwm_status_5~q  & \u0|pwm_decoder_0|pwm_on_time_5 [15]))

	.dataa(\D10~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~13 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \u0|pwm_decoder_0|pwm_count_5[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~13 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~13_combout  = (\u0|pwm_decoder_0|pwm_status_6~q  & (\u0|pwm_decoder_0|pwm_on_time_6 [15] & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [15]),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~13 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \u0|pwm_decoder_0|pwm_count_6[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux16~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux16~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_6 [15]))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_5 
// [15])))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [15]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [15]),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux16~2 .lut_mask = 16'hF388;
defparam \u0|pwm_decoder_0|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux16~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux16~3_combout  = (\u0|pwm_decoder_0|Mux16~2_combout  & (((\u0|pwm_dshot_0|Decoder0~3_combout ) # (\u0|pwm_decoder_0|pwm_on_time_1 [15])))) # (!\u0|pwm_decoder_0|Mux16~2_combout  & (\u0|pwm_decoder_0|Mux16~1_combout  & 
// (!\u0|pwm_dshot_0|Decoder0~3_combout )))

	.dataa(\u0|pwm_decoder_0|Mux16~1_combout ),
	.datab(\u0|pwm_decoder_0|Mux16~2_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [15]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux16~3 .lut_mask = 16'hCEC2;
defparam \u0|pwm_decoder_0|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \u0|pwm_decoder_0|avs_s0_readdata[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[15] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[15]~13_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [15]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [15]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~13 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[15] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [15] = (\u0|mm_interconnect_0|rsp_mux|src_data[15]~13_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[15]~13_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [15]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N21
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [15]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|read_data_buffer [31]))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (\u0|packets_to_master_0|p2f|read_data_buffer [15]))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [15]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [31]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8 .lut_mask = 16'hCCAA;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[7]~1_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector100~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector100~0_combout  = (\u0|packets_to_master_0|p2f|fifo_data_buffer [7]) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [7]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector100~0 .lut_mask = 16'hCFCF;
defparam \u0|packets_to_master_0|p2f|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [7]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [7]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [7]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[7]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[15]~8_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux16~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector92~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector92~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|fifo_data_buffer [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [15]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector92~0 .lut_mask = 16'hF000;
defparam \u0|packets_to_master_0|p2f|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N29
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [15]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [15]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [15]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [15]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [15]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25 .lut_mask = 16'hF0AA;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[15]~25_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector12~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector12~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (((\u0|packets_to_master_0|f2p|fifo_data_buffer [7]) # (\u0|packets_to_master_0|f2p|out_data[0]~1_combout )))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [7] & ((!\u0|packets_to_master_0|f2p|out_data[0]~1_combout ))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [7]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [7]),
	.datad(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector12~0 .lut_mask = 16'hCCE2;
defparam \u0|packets_to_master_0|f2p|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux0~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux0~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [31])) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [18])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [31]),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux0~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector84~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector84~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [23])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [15])))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [23]),
	.datad(\u0|packets_to_master_0|p2f|counter [15]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector84~0 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|p2f|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector84~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [23]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [23]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [23]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [23]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [23]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [23]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24 .lut_mask = 16'hFA50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[23]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [23]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[15] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector12~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector12~1_combout  = (\u0|packets_to_master_0|f2p|Selector12~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [23]) # ((!\u0|packets_to_master_0|f2p|out_data[0]~1_combout )))) # 
// (!\u0|packets_to_master_0|f2p|Selector12~0_combout  & (((\u0|packets_to_master_0|f2p|fifo_data_buffer [15] & \u0|packets_to_master_0|f2p|out_data[0]~1_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [23]),
	.datab(\u0|packets_to_master_0|f2p|Selector12~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [15]),
	.datad(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector12~1 .lut_mask = 16'hB8CC;
defparam \u0|packets_to_master_0|f2p|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \u0|packets_to_master_0|f2p|out_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[7] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~1 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~1_combout  = (((\u0|packets_to_master_0|f2p|out_data [7]) # (!\u0|packets_to_master_0|f2p|out_data [6])) # (!\u0|packets_to_master_0|f2p|out_data [3])) # (!\u0|packets_to_master_0|f2p|out_data [4])

	.dataa(\u0|packets_to_master_0|f2p|out_data [4]),
	.datab(\u0|packets_to_master_0|f2p|out_data [3]),
	.datac(\u0|packets_to_master_0|f2p|out_data [6]),
	.datad(\u0|packets_to_master_0|f2p|out_data [7]),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~1 .lut_mask = 16'hFF7F;
defparam \u0|st_packets_to_bytes_0|in_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux2~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux2~0_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|read_data_buffer [21]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [21]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux2~0 .lut_mask = 16'h0300;
defparam \u0|packets_to_master_0|p2f|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector86~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector86~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [21])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [13])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [21]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|counter [13]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector86~0 .lut_mask = 16'hAFA0;
defparam \u0|packets_to_master_0|p2f|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N9
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [21]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [21]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [21]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [21]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [21]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [21]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21 .lut_mask = 16'hFC0C;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [21]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N13
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~10_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [13] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [13]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(gnd),
	.datad(\D11~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~10 .lut_mask = 16'h0088;
defparam \u0|pwm_decoder_0|pwm_count_6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \u0|pwm_decoder_0|pwm_count_6[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~10_combout  = (\u0|pwm_decoder_0|pwm_on_time_5 [13] & (\u0|pwm_decoder_0|pwm_status_5~q  & !\D10~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_5 [13]),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\D10~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~10 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \u0|pwm_decoder_0|pwm_count_5[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux18~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux18~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_6 [13])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_5 
// [13]))))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [13]),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [13]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux18~2 .lut_mask = 16'hAFC0;
defparam \u0|pwm_decoder_0|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~10_combout  = (!\D7~input_o  & (\u0|pwm_decoder_0|pwm_on_time_2 [13] & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\D7~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [13]),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~10 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \u0|pwm_decoder_0|pwm_count_2[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~11_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [13]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datac(\D6~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [13]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~11 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \u0|pwm_decoder_0|pwm_count_1[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~10_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (!\D8~input_o  & \u0|pwm_decoder_0|pwm_on_time_3 [13]))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(\D8~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [13]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~10 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \u0|pwm_decoder_0|pwm_count_3[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux18~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux18~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (((\u0|packets_to_master_0|p2f|address [2]) # (\u0|pwm_decoder_0|pwm_count_3 [13])))) # (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [13] & 
// (!\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|pwm_decoder_0|pwm_count_1 [13]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [13]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux18~0 .lut_mask = 16'hCEC2;
defparam \u0|pwm_decoder_0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~10_combout  = (!\D9~input_o  & (\u0|pwm_decoder_0|pwm_on_time_4 [13] & \u0|pwm_decoder_0|pwm_status_4~q ))

	.dataa(gnd),
	.datab(\D9~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [13]),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~10 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \u0|pwm_decoder_0|pwm_count_4[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux18~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux18~1_combout  = (\u0|pwm_decoder_0|Mux18~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [13]) # (!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux18~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [13] & 
// (\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [13]),
	.datab(\u0|pwm_decoder_0|Mux18~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [13]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux18~1 .lut_mask = 16'hEC2C;
defparam \u0|pwm_decoder_0|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux18~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux18~3_combout  = (\u0|pwm_decoder_0|Mux18~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [13]) # ((\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|Mux18~2_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout  & 
// \u0|pwm_decoder_0|Mux18~1_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [13]),
	.datab(\u0|pwm_decoder_0|Mux18~2_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|Mux18~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux18~3 .lut_mask = 16'hCBC8;
defparam \u0|pwm_decoder_0|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \u0|pwm_decoder_0|avs_s0_readdata[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux18~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[13] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \u0|timer_0|counter_snapshot[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [29]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[29] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \u0|timer_0|counter_snapshot[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[13] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[13]~19 (
// Equation(s):
// \u0|timer_0|read_mux_out[13]~19_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [29])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [13])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|timer_0|counter_snapshot [29]),
	.datac(\u0|timer_0|counter_snapshot [13]),
	.datad(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[13]~19 .lut_mask = 16'hD800;
defparam \u0|timer_0|read_mux_out[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~18 (
// Equation(s):
// \u0|timer_0|read_mux_out~18_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [13] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [13]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~18 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[13]~20 (
// Equation(s):
// \u0|timer_0|read_mux_out[13]~20_combout  = (\u0|timer_0|read_mux_out[13]~19_combout ) # ((\u0|timer_0|read_mux_out~18_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [13])))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|timer_0|read_mux_out[13]~19_combout ),
	.datac(\u0|timer_0|read_mux_out~18_combout ),
	.datad(\u0|timer_0|period_h_register [13]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[13]~20 .lut_mask = 16'hFEFC;
defparam \u0|timer_0|read_mux_out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \u0|timer_0|readdata[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[13]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[13] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [13]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[13] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [13] = (\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [13] & 
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [13]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [13]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [13]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux10~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux10~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [21]))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [13]))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [13]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [21]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux10~0 .lut_mask = 16'hCCAA;
defparam \u0|packets_to_master_0|p2f|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector94~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector94~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|fifo_data_buffer [13])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector94~0 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|p2f|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N3
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [13]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [13]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [13]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [13]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [13]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22 .lut_mask = 16'hFA50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[13]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[13] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N15
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~11_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [5]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~11 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \u0|pwm_decoder_0|pwm_count_5[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~11_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [5] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [5]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~11 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \u0|pwm_decoder_0|pwm_count_3[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~11_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [5] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [5]),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~11 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \u0|pwm_decoder_0|pwm_count_2[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~12 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~12_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [5] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [5]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~12 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \u0|pwm_decoder_0|pwm_count_1[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux26~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux26~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (\u0|packets_to_master_0|p2f|address [2])) # (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_2 [5])) # 
// (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_1 [5])))))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|pwm_decoder_0|pwm_count_2 [5]),
	.datad(\u0|pwm_decoder_0|pwm_count_1 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux26~0 .lut_mask = 16'hD9C8;
defparam \u0|pwm_decoder_0|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~11_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [5] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [5]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~11 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \u0|pwm_decoder_0|pwm_count_4[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux26~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux26~1_combout  = (\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|Mux26~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [5]))) # (!\u0|pwm_decoder_0|Mux26~0_combout  & (\u0|pwm_decoder_0|pwm_count_3 [5])))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (((\u0|pwm_decoder_0|Mux26~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|pwm_decoder_0|pwm_count_3 [5]),
	.datac(\u0|pwm_decoder_0|Mux26~0_combout ),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux26~1 .lut_mask = 16'hF858;
defparam \u0|pwm_decoder_0|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux26~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux26~2_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout  & 
// (\u0|pwm_decoder_0|pwm_count_5 [5])) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux26~1_combout )))))

	.dataa(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [5]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|Mux26~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux26~2 .lut_mask = 16'h4F4A;
defparam \u0|pwm_decoder_0|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~11 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~11_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [5] & (\u0|pwm_decoder_0|pwm_status_6~q  & !\D11~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_6 [5]),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~11 .lut_mask = 16'h0808;
defparam \u0|pwm_decoder_0|pwm_count_6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \u0|pwm_decoder_0|pwm_count_6[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux26~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux26~3_combout  = (\u0|pwm_decoder_0|Mux26~2_combout  & (((\u0|pwm_decoder_0|pwm_on_time_1 [5])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))) # (!\u0|pwm_decoder_0|Mux26~2_combout  & 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_6 [5]))))

	.dataa(\u0|pwm_decoder_0|Mux26~2_combout ),
	.datab(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [5]),
	.datad(\u0|pwm_decoder_0|pwm_count_6 [5]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux26~3 .lut_mask = 16'hE6A2;
defparam \u0|pwm_decoder_0|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \u0|pwm_decoder_0|avs_s0_readdata[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[5] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \u0|timer_0|counter_snapshot[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[5] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \u0|timer_0|counter_snapshot[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [21]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[21] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[5]~22 (
// Equation(s):
// \u0|timer_0|read_mux_out[5]~22_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [21]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [5]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datac(\u0|timer_0|counter_snapshot [5]),
	.datad(\u0|timer_0|counter_snapshot [21]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[5]~22 .lut_mask = 16'hC840;
defparam \u0|timer_0|read_mux_out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~21 (
// Equation(s):
// \u0|timer_0|read_mux_out~21_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|period_l_register [5] & !\u0|packets_to_master_0|p2f|address [4])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|period_l_register [5]),
	.datad(\u0|packets_to_master_0|p2f|address [4]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~21 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[5]~23 (
// Equation(s):
// \u0|timer_0|read_mux_out[5]~23_combout  = (\u0|timer_0|read_mux_out[5]~22_combout ) # ((\u0|timer_0|read_mux_out~21_combout ) # ((\u0|timer_0|period_h_register [5] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|period_h_register [5]),
	.datab(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datac(\u0|timer_0|read_mux_out[5]~22_combout ),
	.datad(\u0|timer_0|read_mux_out~21_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[5]~23 .lut_mask = 16'hFFF8;
defparam \u0|timer_0|read_mux_out[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \u0|timer_0|readdata[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[5]~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[5] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~11_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [5] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [5] & 
// (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [5]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [5]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~11 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [5] = (\u0|mm_interconnect_0|rsp_mux|src_data[5]~11_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[5]~11_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [5]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux18~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux18~2_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [13])) # (!\u0|packets_to_master_0|p2f|current_byte [0] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [5])))))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [13]),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux18~2 .lut_mask = 16'h3120;
defparam \u0|packets_to_master_0|p2f|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux18~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux18~3_combout  = (\u0|packets_to_master_0|p2f|Mux18~2_combout ) # ((\u0|packets_to_master_0|p2f|read_data_buffer [21] & (!\u0|packets_to_master_0|p2f|current_byte [0] & \u0|packets_to_master_0|p2f|current_byte [1])))

	.dataa(\u0|packets_to_master_0|p2f|Mux18~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [21]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux18~3 .lut_mask = 16'hAEAA;
defparam \u0|packets_to_master_0|p2f|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N3
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux18~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector102~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector102~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [5])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|command 
// [5])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [5]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|command [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector102~0 .lut_mask = 16'hB8B8;
defparam \u0|packets_to_master_0|p2f|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N3
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [5]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [5]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [5]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[5]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector14~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector14~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|out_data[0]~1_combout ) # ((\u0|packets_to_master_0|f2p|fifo_data_buffer [5])))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [5]))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [5]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector14~0 .lut_mask = 16'hB9A8;
defparam \u0|packets_to_master_0|f2p|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector78~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector78~0_combout  = (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|counter [5]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector78~0 .lut_mask = 16'h0F00;
defparam \u0|packets_to_master_0|p2f|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N11
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[29] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [29]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [29]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[29] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [29])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [29])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [29]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23 .lut_mask = 16'hD8D8;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[29]~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[29] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N1
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [29]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector14~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector14~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|Selector14~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [21]))) # 
// (!\u0|packets_to_master_0|f2p|Selector14~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [13])))) # (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (((\u0|packets_to_master_0|f2p|Selector14~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [13]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|Selector14~0_combout ),
	.datad(\u0|packets_to_master_0|f2p|fifo_data_buffer [21]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector14~1 .lut_mask = 16'hF838;
defparam \u0|packets_to_master_0|f2p|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N29
dffeas \u0|packets_to_master_0|f2p|out_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[5] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector82~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector82~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [25])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [1])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [25]),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector82~0 .lut_mask = 16'hCCF0;
defparam \u0|packets_to_master_0|p2f|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N13
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [25]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [25])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [25])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [25]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[25]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N11
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0])

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N7
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux6~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux6~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [25]))) # (!\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [17]))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [17]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux6~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector90~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector90~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [17])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [9])))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [17]),
	.datad(\u0|packets_to_master_0|p2f|counter [9]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector90~0 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|p2f|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [17]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [17]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [17])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [17])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [17]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [17]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[17]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [17]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N23
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~9_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [9] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [9]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~9 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \u0|pwm_decoder_0|pwm_count_2[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~9_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [9] & (\u0|pwm_decoder_0|pwm_status_4~q  & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_4 [9]),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~9 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \u0|pwm_decoder_0|pwm_count_4[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~9_combout  = (!\D8~input_o  & (\u0|pwm_decoder_0|pwm_status_3~q  & \u0|pwm_decoder_0|pwm_on_time_3 [9]))

	.dataa(gnd),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~9 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \u0|pwm_decoder_0|pwm_count_3[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~10 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~10_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [9]))

	.dataa(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~10 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \u0|pwm_decoder_0|pwm_count_1[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux22~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux22~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 [9]) # ((\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|packets_to_master_0|p2f|address [3] & (((\u0|pwm_decoder_0|pwm_count_1 [9] & 
// !\u0|packets_to_master_0|p2f|address [2]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_3 [9]),
	.datab(\u0|pwm_decoder_0|pwm_count_1 [9]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux22~0 .lut_mask = 16'hF0AC;
defparam \u0|pwm_decoder_0|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux22~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux22~1_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|Mux22~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [9]))) # (!\u0|pwm_decoder_0|Mux22~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [9])))) # 
// (!\u0|packets_to_master_0|p2f|address [2] & (((\u0|pwm_decoder_0|Mux22~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [9]),
	.datab(\u0|pwm_decoder_0|pwm_count_4 [9]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|Mux22~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux22~1 .lut_mask = 16'hCFA0;
defparam \u0|pwm_decoder_0|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~9_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [9]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~9 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \u0|pwm_decoder_0|pwm_count_5[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~9_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [9] & (!\D11~input_o  & \u0|pwm_decoder_0|pwm_status_6~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [9]),
	.datac(\D11~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_6~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~9 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \u0|pwm_decoder_0|pwm_count_6[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux22~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux22~2_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((\u0|pwm_decoder_0|pwm_count_6 [9]) # (!\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_5 
// [9] & (\u0|pwm_dshot_0|Decoder0~3_combout )))

	.dataa(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [9]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|pwm_count_6 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux22~2 .lut_mask = 16'hEA4A;
defparam \u0|pwm_decoder_0|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux22~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux22~3_combout  = (\u0|pwm_decoder_0|Mux22~2_combout  & (((\u0|pwm_dshot_0|Decoder0~3_combout ) # (\u0|pwm_decoder_0|pwm_on_time_1 [9])))) # (!\u0|pwm_decoder_0|Mux22~2_combout  & (\u0|pwm_decoder_0|Mux22~1_combout  & 
// (!\u0|pwm_dshot_0|Decoder0~3_combout )))

	.dataa(\u0|pwm_decoder_0|Mux22~1_combout ),
	.datab(\u0|pwm_decoder_0|Mux22~2_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [9]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux22~3 .lut_mask = 16'hCEC2;
defparam \u0|pwm_decoder_0|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \u0|pwm_decoder_0|avs_s0_readdata[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[9] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~15 (
// Equation(s):
// \u0|timer_0|read_mux_out~15_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [9] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [9]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~15 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \u0|timer_0|counter_snapshot[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[9] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \u0|timer_0|counter_snapshot[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [25]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[25] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[9]~16 (
// Equation(s):
// \u0|timer_0|read_mux_out[9]~16_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [25]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [9]))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|counter_snapshot [9]),
	.datad(\u0|timer_0|counter_snapshot [25]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[9]~16 .lut_mask = 16'hA820;
defparam \u0|timer_0|read_mux_out[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[9]~17 (
// Equation(s):
// \u0|timer_0|read_mux_out[9]~17_combout  = (\u0|timer_0|read_mux_out~15_combout ) # ((\u0|timer_0|read_mux_out[9]~16_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [9])))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|timer_0|period_h_register [9]),
	.datac(\u0|timer_0|read_mux_out~15_combout ),
	.datad(\u0|timer_0|read_mux_out[9]~16_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[9]~17 .lut_mask = 16'hFFF8;
defparam \u0|timer_0|read_mux_out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \u0|timer_0|readdata[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[9]~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[9] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout  = \u0|timer_0|readdata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|readdata [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[9]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[9]~10_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9]) # 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [9])))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [9])))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [9]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~10 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[9] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [9] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[9]~10_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [24]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[9]~10_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [9]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9] .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [9]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|read_data_buffer [25]))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// (\u0|packets_to_master_0|p2f|read_data_buffer [9]))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [9]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12 .lut_mask = 16'hCCAA;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux16~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux16~1_combout  = (\u0|packets_to_master_0|p2f|read_data_buffer [17] & !\u0|packets_to_master_0|p2f|current_byte [1])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [17]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux16~1 .lut_mask = 16'h00CC;
defparam \u0|packets_to_master_0|p2f|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux16~1_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector98~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector98~0_combout  = (\u0|packets_to_master_0|p2f|fifo_data_buffer [9] & \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [9]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector98~0 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|p2f|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N5
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [9]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [9])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [9])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [9]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [9]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[9]~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[9] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N25
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~8_combout  = (!\D8~input_o  & (\u0|pwm_decoder_0|pwm_status_3~q  & \u0|pwm_decoder_0|pwm_on_time_3 [1]))

	.dataa(gnd),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~8 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \u0|pwm_decoder_0|pwm_count_3[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~8_combout  = (!\D9~input_o  & (\u0|pwm_decoder_0|pwm_status_4~q  & \u0|pwm_decoder_0|pwm_on_time_4 [1]))

	.dataa(\D9~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~8 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \u0|pwm_decoder_0|pwm_count_4[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~8_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [1] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [1]),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~8 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \u0|pwm_decoder_0|pwm_count_2[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~9 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~9_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [1]))

	.dataa(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~9 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \u0|pwm_decoder_0|pwm_count_1[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux30~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux30~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (((\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|packets_to_master_0|p2f|address [3] & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_2 [1])) # 
// (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_1 [1])))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [1]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|packets_to_master_0|p2f|address [2]),
	.datad(\u0|pwm_decoder_0|pwm_count_1 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux30~0 .lut_mask = 16'hE3E0;
defparam \u0|pwm_decoder_0|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux30~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux30~1_combout  = (\u0|pwm_decoder_0|Mux30~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [1]) # (!\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|pwm_decoder_0|Mux30~0_combout  & (\u0|pwm_decoder_0|pwm_count_3 [1] & 
// ((\u0|packets_to_master_0|p2f|address [3]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_3 [1]),
	.datab(\u0|pwm_decoder_0|pwm_count_4 [1]),
	.datac(\u0|pwm_decoder_0|Mux30~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [3]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux30~1 .lut_mask = 16'hCAF0;
defparam \u0|pwm_decoder_0|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~8_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [1]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~8 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \u0|pwm_decoder_0|pwm_count_5[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux30~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux30~2_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((!\u0|pwm_dshot_0|Decoder0~3_combout )))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_dshot_0|Decoder0~3_combout  & 
// ((\u0|pwm_decoder_0|pwm_count_5 [1]))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (\u0|pwm_decoder_0|Mux30~1_combout ))))

	.dataa(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datab(\u0|pwm_decoder_0|Mux30~1_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|pwm_count_5 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux30~2 .lut_mask = 16'h5E0E;
defparam \u0|pwm_decoder_0|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~8_combout  = (\u0|pwm_decoder_0|pwm_status_6~q  & (!\D11~input_o  & \u0|pwm_decoder_0|pwm_on_time_6 [1]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\D11~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_6 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~8 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \u0|pwm_decoder_0|pwm_count_6[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux30~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux30~3_combout  = (\u0|pwm_decoder_0|Mux30~2_combout  & (((\u0|pwm_decoder_0|pwm_on_time_1 [1]) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_decoder_0|Mux30~2_combout  & (\u0|pwm_decoder_0|pwm_count_6 [1] & 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))

	.dataa(\u0|pwm_decoder_0|Mux30~2_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_6 [1]),
	.datac(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [1]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux30~3 .lut_mask = 16'hEA4A;
defparam \u0|pwm_decoder_0|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \u0|pwm_decoder_0|avs_s0_readdata[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[1] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[17]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[17]~feeder_combout  = \u0|timer_0|internal_counter [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [17]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N3
dffeas \u0|timer_0|counter_snapshot[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[17] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \u0|timer_0|counter_snapshot[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[1] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[1]~14 (
// Equation(s):
// \u0|timer_0|read_mux_out[1]~14_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [17])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [1])))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|timer_0|counter_snapshot [17]),
	.datac(\u0|timer_0|counter_snapshot [1]),
	.datad(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[1]~14 .lut_mask = 16'hD800;
defparam \u0|timer_0|read_mux_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|Decoder0~0 (
// Equation(s):
// \u0|pwm_dshot_0|Decoder0~0_combout  = (!\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [4] & !\u0|packets_to_master_0|p2f|address [2]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|packets_to_master_0|p2f|address [4]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|Decoder0~0 .lut_mask = 16'h0003;
defparam \u0|pwm_dshot_0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[1]~13 (
// Equation(s):
// \u0|timer_0|read_mux_out[1]~13_combout  = (\u0|pwm_dshot_0|Decoder0~2_combout  & ((\u0|timer_0|period_h_register [1]) # ((\u0|pwm_dshot_0|Decoder0~1_combout  & \u0|timer_0|period_l_register [1])))) # (!\u0|pwm_dshot_0|Decoder0~2_combout  & 
// (\u0|pwm_dshot_0|Decoder0~1_combout  & (\u0|timer_0|period_l_register [1])))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~1_combout ),
	.datac(\u0|timer_0|period_l_register [1]),
	.datad(\u0|timer_0|period_h_register [1]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[1]~13 .lut_mask = 16'hEAC0;
defparam \u0|timer_0|read_mux_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[1] (
// Equation(s):
// \u0|timer_0|read_mux_out [1] = (\u0|timer_0|read_mux_out[1]~14_combout ) # ((\u0|timer_0|read_mux_out[1]~13_combout ) # ((\u0|pwm_dshot_0|Decoder0~0_combout  & \u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0])))

	.dataa(\u0|timer_0|read_mux_out[1]~14_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.datac(\u0|timer_0|read_mux_out[1]~13_combout ),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[1] .lut_mask = 16'hFEFA;
defparam \u0|timer_0|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \u0|timer_0|readdata[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout  = \u0|timer_0|readdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|readdata [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N29
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [1] = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [1]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [1]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [1]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N5
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [1]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [17])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [1])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [17]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[1]~6_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[9]~12_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector106~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector106~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [1])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|command 
// [1])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [1]),
	.datab(\u0|packets_to_master_0|p2f|command [1]),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector106~0 .lut_mask = 16'hACAC;
defparam \u0|packets_to_master_0|p2f|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N9
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N5
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [1])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [1])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [1]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N7
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[1]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector18~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector18~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|out_data[0]~1_combout ) # ((\u0|packets_to_master_0|f2p|fifo_data_buffer [1])))) # 
// (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [1]))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [1]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector18~0 .lut_mask = 16'hB9A8;
defparam \u0|packets_to_master_0|f2p|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector18~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector18~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|Selector18~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [17])) # 
// (!\u0|packets_to_master_0|f2p|Selector18~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [9]))))) # (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (((\u0|packets_to_master_0|f2p|Selector18~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [17]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [9]),
	.datad(\u0|packets_to_master_0|f2p|Selector18~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector18~1 .lut_mask = 16'hBBC0;
defparam \u0|packets_to_master_0|f2p|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N19
dffeas \u0|packets_to_master_0|f2p|out_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[1] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_esc~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_esc~0_combout  = (\u0|st_packets_to_bytes_0|in_ready~3_combout  & ((\u0|st_packets_to_bytes_0|in_ready~4_combout  & ((!\u0|st_packets_to_bytes_0|in_ready~5_combout ))) # (!\u0|st_packets_to_bytes_0|in_ready~4_combout  & 
// (\u0|st_packets_to_bytes_0|sent_esc~q )))) # (!\u0|st_packets_to_bytes_0|in_ready~3_combout  & (((\u0|st_packets_to_bytes_0|sent_esc~q ))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~3_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~4_combout ),
	.datac(\u0|st_packets_to_bytes_0|sent_esc~q ),
	.datad(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_esc~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_esc~0 .lut_mask = 16'h70F8;
defparam \u0|st_packets_to_bytes_0|sent_esc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \u0|st_packets_to_bytes_0|sent_esc (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|sent_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|sent_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_esc .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|sent_esc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector89~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector89~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [18])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [10])))

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [18]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|counter [10]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector89~0 .lut_mask = 16'hBB88;
defparam \u0|packets_to_master_0|p2f|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N17
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [18]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [18]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [18]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16 .lut_mask = 16'hE4E4;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N21
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[18]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N3
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [18]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~6_combout  = (!\D11~input_o  & (\u0|pwm_decoder_0|pwm_status_6~q  & \u0|pwm_decoder_0|pwm_on_time_6 [2]))

	.dataa(\D11~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~6 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \u0|pwm_decoder_0|pwm_count_6[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~6_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [2]))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~6 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \u0|pwm_decoder_0|pwm_count_5[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~7_combout  = (\u0|pwm_decoder_0|pwm_on_time_1 [2] & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [2]),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~7 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \u0|pwm_decoder_0|pwm_count_1[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~6_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [2] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_2 [2]),
	.datab(gnd),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~6 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \u0|pwm_decoder_0|pwm_count_2[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux29~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux29~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (((\u0|packets_to_master_0|p2f|address [3]) # (\u0|pwm_decoder_0|pwm_count_2 [2])))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_1 [2] & 
// (!\u0|packets_to_master_0|p2f|address [3])))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|pwm_count_1 [2]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|pwm_count_2 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux29~0 .lut_mask = 16'hAEA4;
defparam \u0|pwm_decoder_0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~6_combout  = (!\D9~input_o  & (\u0|pwm_decoder_0|pwm_status_4~q  & \u0|pwm_decoder_0|pwm_on_time_4 [2]))

	.dataa(\D9~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_4 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~6 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \u0|pwm_decoder_0|pwm_count_4[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~6_combout  = (!\D8~input_o  & (\u0|pwm_decoder_0|pwm_status_3~q  & \u0|pwm_decoder_0|pwm_on_time_3 [2]))

	.dataa(gnd),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~6 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \u0|pwm_decoder_0|pwm_count_3[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux29~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux29~1_combout  = (\u0|pwm_decoder_0|Mux29~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [2]) # ((!\u0|packets_to_master_0|p2f|address [3])))) # (!\u0|pwm_decoder_0|Mux29~0_combout  & (((\u0|packets_to_master_0|p2f|address [3] & 
// \u0|pwm_decoder_0|pwm_count_3 [2]))))

	.dataa(\u0|pwm_decoder_0|Mux29~0_combout ),
	.datab(\u0|pwm_decoder_0|pwm_count_4 [2]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux29~1 .lut_mask = 16'hDA8A;
defparam \u0|pwm_decoder_0|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux29~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux29~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (\u0|pwm_decoder_0|pwm_count_5 [2] & ((!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|Mux29~1_combout ) # 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [2]),
	.datab(\u0|pwm_decoder_0|Mux29~1_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux29~2 .lut_mask = 16'h0FAC;
defparam \u0|pwm_decoder_0|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux29~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux29~3_combout  = (\u0|pwm_decoder_0|Mux29~2_combout  & (((\u0|pwm_decoder_0|pwm_on_time_1 [2]) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_decoder_0|Mux29~2_combout  & (\u0|pwm_decoder_0|pwm_count_6 [2] & 
// ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [2]),
	.datab(\u0|pwm_decoder_0|pwm_on_time_1 [2]),
	.datac(\u0|pwm_decoder_0|Mux29~2_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux29~3 .lut_mask = 16'hCAF0;
defparam \u0|pwm_decoder_0|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \u0|pwm_decoder_0|avs_s0_readdata[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[2] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~7 (
// Equation(s):
// \u0|timer_0|read_mux_out~7_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [2] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [2]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~7 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \u0|timer_0|counter_snapshot[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[2] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[18]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[18]~feeder_combout  = \u0|timer_0|internal_counter [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [18]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \u0|timer_0|counter_snapshot[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[18] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[2]~8 (
// Equation(s):
// \u0|timer_0|read_mux_out[2]~8_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [18]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [2]))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|counter_snapshot [2]),
	.datad(\u0|timer_0|counter_snapshot [18]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[2]~8 .lut_mask = 16'hA820;
defparam \u0|timer_0|read_mux_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[2]~9 (
// Equation(s):
// \u0|timer_0|read_mux_out[2]~9_combout  = (\u0|timer_0|read_mux_out~7_combout ) # ((\u0|timer_0|read_mux_out[2]~8_combout ) # ((\u0|pwm_dshot_0|Decoder0~2_combout  & \u0|timer_0|period_h_register [2])))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|timer_0|read_mux_out~7_combout ),
	.datac(\u0|timer_0|read_mux_out[2]~8_combout ),
	.datad(\u0|timer_0|period_h_register [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[2]~9 .lut_mask = 16'hFEFC;
defparam \u0|timer_0|read_mux_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \u0|timer_0|readdata[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[2]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[2] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~7_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]) # 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [2])))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [2])))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [2]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~7 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [2] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ) # ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|av_readdata_pre [0]),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[2]~7_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [2]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2] .lut_mask = 16'hFEFA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [2]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [18])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [2])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [18]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~7_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [10] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [10]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~7 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \u0|pwm_decoder_0|pwm_count_3[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~8 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~8_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [10] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [10]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~8 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \u0|pwm_decoder_0|pwm_count_1[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux21~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux21~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & ((\u0|packets_to_master_0|p2f|address [2]) # ((\u0|pwm_decoder_0|pwm_count_3 [10])))) # (!\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [2] & 
// ((\u0|pwm_decoder_0|pwm_count_1 [10]))))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|pwm_decoder_0|pwm_count_3 [10]),
	.datad(\u0|pwm_decoder_0|pwm_count_1 [10]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux21~0 .lut_mask = 16'hB9A8;
defparam \u0|pwm_decoder_0|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~7_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [10] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [10]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~7 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \u0|pwm_decoder_0|pwm_count_4[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~7_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [10] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [10]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~7 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \u0|pwm_decoder_0|pwm_count_2[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux21~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux21~1_combout  = (\u0|pwm_decoder_0|Mux21~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [10])) # (!\u0|packets_to_master_0|p2f|address [2]))) # (!\u0|pwm_decoder_0|Mux21~0_combout  & (\u0|packets_to_master_0|p2f|address [2] & 
// ((\u0|pwm_decoder_0|pwm_count_2 [10]))))

	.dataa(\u0|pwm_decoder_0|Mux21~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|pwm_decoder_0|pwm_count_4 [10]),
	.datad(\u0|pwm_decoder_0|pwm_count_2 [10]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux21~1 .lut_mask = 16'hE6A2;
defparam \u0|pwm_decoder_0|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~7_combout  = (\u0|pwm_decoder_0|pwm_on_time_6 [10] & (!\D11~input_o  & \u0|pwm_decoder_0|pwm_status_6~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_6 [10]),
	.datac(\D11~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_6~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~7 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \u0|pwm_decoder_0|pwm_count_6[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~7 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~7_combout  = (\u0|pwm_decoder_0|pwm_status_5~q  & (!\D10~input_o  & \u0|pwm_decoder_0|pwm_on_time_5 [10]))

	.dataa(\u0|pwm_decoder_0|pwm_status_5~q ),
	.datab(gnd),
	.datac(\D10~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_5 [10]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~7 .lut_mask = 16'h0A00;
defparam \u0|pwm_decoder_0|pwm_count_5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \u0|pwm_decoder_0|pwm_count_5[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux21~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux21~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_6 [10])) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_5 
// [10]))))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [10]),
	.datab(\u0|pwm_decoder_0|pwm_count_5 [10]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux21~2 .lut_mask = 16'hAFC0;
defparam \u0|pwm_decoder_0|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux21~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux21~3_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|Mux21~2_combout )))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux21~2_combout  & ((\u0|pwm_decoder_0|pwm_on_time_1 [10]))) # 
// (!\u0|pwm_decoder_0|Mux21~2_combout  & (\u0|pwm_decoder_0|Mux21~1_combout ))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|pwm_decoder_0|Mux21~1_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [10]),
	.datad(\u0|pwm_decoder_0|Mux21~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux21~3 .lut_mask = 16'hFA44;
defparam \u0|pwm_decoder_0|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \u0|pwm_decoder_0|avs_s0_readdata[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[10] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cyclone10lp_lcell_comb \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder_combout  = \u0|pwm_decoder_0|avs_s0_readdata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \u0|timer_0|counter_snapshot[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[10] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \u0|timer_0|counter_snapshot[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [26]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[26] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[10]~11 (
// Equation(s):
// \u0|timer_0|read_mux_out[10]~11_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [26]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [10]))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|counter_snapshot [10]),
	.datad(\u0|timer_0|counter_snapshot [26]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[10]~11 .lut_mask = 16'hA820;
defparam \u0|timer_0|read_mux_out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~10 (
// Equation(s):
// \u0|timer_0|read_mux_out~10_combout  = (!\u0|packets_to_master_0|p2f|address [4] & (\u0|packets_to_master_0|p2f|address [3] & (\u0|timer_0|period_l_register [10] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [4]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|timer_0|period_l_register [10]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~10 .lut_mask = 16'h0040;
defparam \u0|timer_0|read_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[10]~12 (
// Equation(s):
// \u0|timer_0|read_mux_out[10]~12_combout  = (\u0|timer_0|read_mux_out[10]~11_combout ) # ((\u0|timer_0|read_mux_out~10_combout ) # ((\u0|timer_0|period_h_register [10] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|read_mux_out[10]~11_combout ),
	.datab(\u0|timer_0|period_h_register [10]),
	.datac(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datad(\u0|timer_0|read_mux_out~10_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[10]~12 .lut_mask = 16'hFFEA;
defparam \u0|timer_0|read_mux_out[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N5
dffeas \u0|timer_0|readdata[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[10]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[10] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[10]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[10]~8_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [10] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [10] & 
// (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [10]),
	.datab(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [10]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~8 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[10] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [10] = (\u0|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30])))

	.dataa(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [10]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10] .lut_mask = 16'hFEFC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N17
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [10]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [25])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [10])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [25]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [10]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[2]~5_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector105~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector105~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [2]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|command [2]))

	.dataa(\u0|packets_to_master_0|p2f|command [2]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector105~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N31
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [2]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [2]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [2]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5 .lut_mask = 16'hE4E4;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[2]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector17~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector17~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (\u0|packets_to_master_0|f2p|out_data[0]~1_combout )) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & 
// ((\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [10])) # (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [2])))))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [10]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector17~0 .lut_mask = 16'hD9C8;
defparam \u0|packets_to_master_0|f2p|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[10]~11_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux16~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector97~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector97~0_combout  = (\u0|packets_to_master_0|p2f|fifo_data_buffer [10] & \u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q )

	.dataa(\u0|packets_to_master_0|p2f|fifo_data_buffer [10]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector97~0 .lut_mask = 16'hA0A0;
defparam \u0|packets_to_master_0|p2f|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [10]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [10]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [10])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [10])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [10]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15 .lut_mask = 16'hD8D8;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[10]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[10] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N9
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector81~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector81~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [25])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [2])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|fifo_data_buffer [25]),
	.datac(\u0|packets_to_master_0|p2f|counter [2]),
	.datad(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector81~0 .lut_mask = 16'hCCF0;
defparam \u0|packets_to_master_0|p2f|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N11
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[26] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|fifo_writedata [26]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[26] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N13
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [26]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[26] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [26]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [26]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [26]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17 .lut_mask = 16'hE4E4;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[26]~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[26] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N21
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [26]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector17~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector17~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|Selector17~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [18]))) # 
// (!\u0|packets_to_master_0|f2p|Selector17~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [2])))) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (\u0|packets_to_master_0|f2p|Selector17~0_combout ))

	.dataa(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|Selector17~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [2]),
	.datad(\u0|packets_to_master_0|f2p|fifo_data_buffer [18]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector17~1 .lut_mask = 16'hEC64;
defparam \u0|packets_to_master_0|f2p|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N17
dffeas \u0|packets_to_master_0|f2p|out_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[2] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~0_combout  = ((\u0|st_packets_to_bytes_0|sent_esc~q ) # (\u0|packets_to_master_0|f2p|out_data [1] $ (!\u0|packets_to_master_0|f2p|out_data [2]))) # (!\u0|packets_to_master_0|f2p|out_data [5])

	.dataa(\u0|packets_to_master_0|f2p|out_data [5]),
	.datab(\u0|packets_to_master_0|f2p|out_data [1]),
	.datac(\u0|st_packets_to_bytes_0|sent_esc~q ),
	.datad(\u0|packets_to_master_0|f2p|out_data [2]),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~0 .lut_mask = 16'hFDF7;
defparam \u0|st_packets_to_bytes_0|in_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~5 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~5_combout  = (\u0|st_packets_to_bytes_0|in_ready~1_combout ) # (\u0|st_packets_to_bytes_0|in_ready~0_combout )

	.dataa(\u0|st_packets_to_bytes_0|in_ready~1_combout ),
	.datab(gnd),
	.datac(\u0|st_packets_to_bytes_0|in_ready~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~5 .lut_mask = 16'hFAFA;
defparam \u0|st_packets_to_bytes_0|in_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclone10lp_io_ibuf \BDBUS3~input (
	.i(BDBUS3),
	.ibar(gnd),
	.o(\BDBUS3~input_o ));
// synopsys translate_off
defparam \BDBUS3~input .bus_hold = "false";
defparam \BDBUS3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cyclone10lp_lcell_comb \tx_lite|q_fscts~0 (
// Equation(s):
// \tx_lite|q_fscts~0_combout  = !\BDBUS3~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BDBUS3~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|q_fscts~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|q_fscts~0 .lut_mask = 16'h0F0F;
defparam \tx_lite|q_fscts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \tx_lite|q_fscts (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|q_fscts~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|q_fscts~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|q_fscts .is_wysiwyg = "true";
defparam \tx_lite|q_fscts .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cyclone10lp_lcell_comb \tx_lite|Mux2~0 (
// Equation(s):
// \tx_lite|Mux2~0_combout  = (\tx_lite|state [2] & (((\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q )))) # (!\tx_lite|state [2] & (\tx_lite|always1~0_combout ))

	.dataa(\tx_lite|always1~0_combout ),
	.datab(\tx_lite|state [2]),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~0 .lut_mask = 16'hE222;
defparam \tx_lite|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cyclone10lp_lcell_comb \tx_lite|state~8 (
// Equation(s):
// \tx_lite|state~8_combout  = (!\tx_lite|state [1] & ((\tx_lite|busy~q ) # (!\u0|st_packets_to_bytes_0|out_valid~q )))

	.dataa(gnd),
	.datab(\tx_lite|busy~q ),
	.datac(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~8 .lut_mask = 16'h00CF;
defparam \tx_lite|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cyclone10lp_lcell_comb \tx_lite|state[0]~11 (
// Equation(s):
// \tx_lite|state[0]~11_combout  = (\tx_lite|state [0] & (((!\tx_lite|state [2]) # (!\tx_lite|state [1])) # (!\tx_lite|state [3]))) # (!\tx_lite|state [0] & (!\tx_lite|state [3] & (!\tx_lite|state [1] & \tx_lite|state [2])))

	.dataa(\tx_lite|state [0]),
	.datab(\tx_lite|state [3]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|state[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[0]~11 .lut_mask = 16'h2BAA;
defparam \tx_lite|state[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cyclone10lp_lcell_comb \tx_lite|state[3]~5 (
// Equation(s):
// \tx_lite|state[3]~5_combout  = \tx_lite|state [0] $ (!\tx_lite|q_fscts~q )

	.dataa(\tx_lite|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~5 .lut_mask = 16'hAA55;
defparam \tx_lite|state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cyclone10lp_lcell_comb \tx_lite|state[3]~4 (
// Equation(s):
// \tx_lite|state[3]~4_combout  = (\tx_lite|state [3] & (\tx_lite|state [1] & \tx_lite|state [2]))

	.dataa(gnd),
	.datab(\tx_lite|state [3]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~4 .lut_mask = 16'hC000;
defparam \tx_lite|state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cyclone10lp_lcell_comb \tx_lite|state[3]~3 (
// Equation(s):
// \tx_lite|state[3]~3_combout  = (!\tx_lite|state [3] & (((!\tx_lite|q_fscts~q  & !\tx_lite|state [1])) # (!\tx_lite|state [2])))

	.dataa(\tx_lite|q_fscts~q ),
	.datab(\tx_lite|state [3]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|state[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~3 .lut_mask = 16'h0133;
defparam \tx_lite|state[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cyclone10lp_lcell_comb \tx_lite|state[3]~6 (
// Equation(s):
// \tx_lite|state[3]~6_combout  = ((\tx_lite|state[3]~3_combout ) # ((\tx_lite|state[3]~5_combout  & \tx_lite|state[3]~4_combout ))) # (!\clock_for_fastserial|fsclk~q )

	.dataa(\tx_lite|state[3]~5_combout ),
	.datab(\tx_lite|state[3]~4_combout ),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|state[3]~3_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~6 .lut_mask = 16'hFF8F;
defparam \tx_lite|state[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cyclone10lp_lcell_comb \tx_lite|state[0]~12 (
// Equation(s):
// \tx_lite|state[0]~12_combout  = (\tx_lite|state[3]~6_combout  & (((\tx_lite|state [0]) # (!\tx_lite|always1~0_combout )))) # (!\tx_lite|state[3]~6_combout  & (!\tx_lite|state[0]~11_combout ))

	.dataa(\tx_lite|state[0]~11_combout ),
	.datab(\tx_lite|state[3]~6_combout ),
	.datac(\tx_lite|state [0]),
	.datad(\tx_lite|always1~0_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[0]~12 .lut_mask = 16'hD1DD;
defparam \tx_lite|state[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \tx_lite|state[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|state[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[0] .is_wysiwyg = "true";
defparam \tx_lite|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cyclone10lp_lcell_comb \tx_lite|state~9 (
// Equation(s):
// \tx_lite|state~9_combout  = (\tx_lite|state~2_combout  & (\tx_lite|state [1] $ (((\tx_lite|state [0]))))) # (!\tx_lite|state~2_combout  & (((\tx_lite|state~8_combout ))))

	.dataa(\tx_lite|state [1]),
	.datab(\tx_lite|state~8_combout ),
	.datac(\tx_lite|state [0]),
	.datad(\tx_lite|state~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~9 .lut_mask = 16'h5ACC;
defparam \tx_lite|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cyclone10lp_lcell_comb \tx_lite|Mux3~0 (
// Equation(s):
// \tx_lite|Mux3~0_combout  = (\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q )

	.dataa(gnd),
	.datab(\clock_for_fastserial|fsclk~q ),
	.datac(gnd),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~0 .lut_mask = 16'hCC00;
defparam \tx_lite|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cyclone10lp_lcell_comb \tx_lite|Mux3~1 (
// Equation(s):
// \tx_lite|Mux3~1_combout  = (\tx_lite|state [3] & (\tx_lite|state~9_combout )) # (!\tx_lite|state [3] & (((\tx_lite|state~8_combout ) # (\tx_lite|Mux3~0_combout ))))

	.dataa(\tx_lite|state~9_combout ),
	.datab(\tx_lite|state~8_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|Mux3~0_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~1 .lut_mask = 16'hAFAC;
defparam \tx_lite|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cyclone10lp_lcell_comb \tx_lite|Mux3~6 (
// Equation(s):
// \tx_lite|Mux3~6_combout  = (\tx_lite|state [0] & (\tx_lite|state~9_combout )) # (!\tx_lite|state [0] & ((\tx_lite|state [3] & (\tx_lite|state~9_combout )) # (!\tx_lite|state [3] & ((\tx_lite|always1~0_combout )))))

	.dataa(\tx_lite|state~9_combout ),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|always1~0_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~6 .lut_mask = 16'hABA8;
defparam \tx_lite|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cyclone10lp_lcell_comb \tx_lite|Mux3~3 (
// Equation(s):
// \tx_lite|Mux3~3_combout  = (\tx_lite|state [0] & (((\clock_for_fastserial|fsclk~q  & !\tx_lite|q_fscts~q )))) # (!\tx_lite|state [0] & ((\tx_lite|state~8_combout ) # ((\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q ))))

	.dataa(\tx_lite|state [0]),
	.datab(\tx_lite|state~8_combout ),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~3 .lut_mask = 16'h54E4;
defparam \tx_lite|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cyclone10lp_lcell_comb \tx_lite|Mux3~4 (
// Equation(s):
// \tx_lite|Mux3~4_combout  = (\tx_lite|state [3] & (((\tx_lite|Mux3~3_combout )))) # (!\tx_lite|state [3] & (\tx_lite|state~9_combout  & ((!\tx_lite|state [0]))))

	.dataa(\tx_lite|state~9_combout ),
	.datab(\tx_lite|Mux3~3_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state [0]),
	.cin(gnd),
	.combout(\tx_lite|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~4 .lut_mask = 16'hC0CA;
defparam \tx_lite|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cyclone10lp_lcell_comb \tx_lite|Mux3~2 (
// Equation(s):
// \tx_lite|Mux3~2_combout  = (\tx_lite|state~9_combout  & (\tx_lite|state [3] & !\tx_lite|state [0]))

	.dataa(\tx_lite|state~9_combout ),
	.datab(\tx_lite|state [3]),
	.datac(\tx_lite|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~2 .lut_mask = 16'h0808;
defparam \tx_lite|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cyclone10lp_lcell_comb \tx_lite|Mux3~5 (
// Equation(s):
// \tx_lite|Mux3~5_combout  = (\tx_lite|state [2] & (\tx_lite|state [1] & (\tx_lite|Mux3~4_combout ))) # (!\tx_lite|state [2] & (((\tx_lite|Mux3~2_combout )) # (!\tx_lite|state [1])))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|Mux3~4_combout ),
	.datad(\tx_lite|Mux3~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~5 .lut_mask = 16'hD591;
defparam \tx_lite|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cyclone10lp_lcell_comb \tx_lite|Mux3~7 (
// Equation(s):
// \tx_lite|Mux3~7_combout  = (\tx_lite|state [1] & (((!\tx_lite|Mux3~5_combout )))) # (!\tx_lite|state [1] & ((\tx_lite|Mux3~5_combout  & ((!\tx_lite|Mux3~6_combout ))) # (!\tx_lite|Mux3~5_combout  & (!\tx_lite|Mux3~1_combout ))))

	.dataa(\tx_lite|Mux3~1_combout ),
	.datab(\tx_lite|Mux3~6_combout ),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|Mux3~5_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~7 .lut_mask = 16'h03F5;
defparam \tx_lite|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \tx_lite|state[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[1] .is_wysiwyg = "true";
defparam \tx_lite|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cyclone10lp_lcell_comb \tx_lite|state~2 (
// Equation(s):
// \tx_lite|state~2_combout  = (\clock_for_fastserial|fsclk~q  & (\tx_lite|state [3] $ (((\tx_lite|state [2] & \tx_lite|state [1])))))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\tx_lite|state [3]),
	.datad(\clock_for_fastserial|fsclk~q ),
	.cin(gnd),
	.combout(\tx_lite|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state~2 .lut_mask = 16'h7800;
defparam \tx_lite|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cyclone10lp_lcell_comb \tx_lite|Mux2~2 (
// Equation(s):
// \tx_lite|Mux2~2_combout  = (\tx_lite|state~2_combout  & ((\tx_lite|state [3]) # ((\tx_lite|state [1]) # (\tx_lite|state [0]))))

	.dataa(\tx_lite|state~2_combout ),
	.datab(\tx_lite|state [3]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [0]),
	.cin(gnd),
	.combout(\tx_lite|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~2 .lut_mask = 16'hAAA8;
defparam \tx_lite|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cyclone10lp_lcell_comb \tx_lite|Mux2~1 (
// Equation(s):
// \tx_lite|Mux2~1_combout  = (\tx_lite|state [1] & (((!\tx_lite|state~2_combout )))) # (!\tx_lite|state [1] & ((\tx_lite|state [0] & ((!\tx_lite|state~2_combout ))) # (!\tx_lite|state [0] & (\tx_lite|state [3]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|state~2_combout ),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [0]),
	.cin(gnd),
	.combout(\tx_lite|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~1 .lut_mask = 16'h333A;
defparam \tx_lite|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cyclone10lp_lcell_comb \tx_lite|Mux2~3 (
// Equation(s):
// \tx_lite|Mux2~3_combout  = (\tx_lite|Mux2~2_combout  & ((\tx_lite|state [2] $ (\tx_lite|Mux2~1_combout )))) # (!\tx_lite|Mux2~2_combout  & (((\tx_lite|state [2] & \tx_lite|Mux2~1_combout )) # (!\tx_lite|Mux2~0_combout )))

	.dataa(\tx_lite|Mux2~0_combout ),
	.datab(\tx_lite|Mux2~2_combout ),
	.datac(\tx_lite|state [2]),
	.datad(\tx_lite|Mux2~1_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux2~3 .lut_mask = 16'h3DD1;
defparam \tx_lite|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \tx_lite|state[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[2] .is_wysiwyg = "true";
defparam \tx_lite|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cyclone10lp_lcell_comb \tx_lite|busy~0 (
// Equation(s):
// \tx_lite|busy~0_combout  = (\tx_lite|state [2] & (!\tx_lite|state [1] & (\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q )))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [1]),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|busy~0 .lut_mask = 16'h2000;
defparam \tx_lite|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cyclone10lp_lcell_comb \tx_lite|Mux3~8 (
// Equation(s):
// \tx_lite|Mux3~8_combout  = (!\tx_lite|state [0] & !\tx_lite|state [3])

	.dataa(gnd),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux3~8 .lut_mask = 16'h0303;
defparam \tx_lite|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cyclone10lp_lcell_comb \tx_lite|busy~1 (
// Equation(s):
// \tx_lite|busy~1_combout  = (\u0|st_packets_to_bytes_0|out_valid~q  & (((!\tx_lite|Mux3~8_combout )) # (!\tx_lite|busy~0_combout ))) # (!\u0|st_packets_to_bytes_0|out_valid~q  & (\tx_lite|busy~q  & ((!\tx_lite|Mux3~8_combout ) # (!\tx_lite|busy~0_combout 
// ))))

	.dataa(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datab(\tx_lite|busy~0_combout ),
	.datac(\tx_lite|busy~q ),
	.datad(\tx_lite|Mux3~8_combout ),
	.cin(gnd),
	.combout(\tx_lite|busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|busy~1 .lut_mask = 16'h32FA;
defparam \tx_lite|busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \tx_lite|busy (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|busy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|busy .is_wysiwyg = "true";
defparam \tx_lite|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~2 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~2_combout  = (\u0|packets_to_master_0|f2p|out_valid~q  & ((!\tx_lite|busy~q ) # (!\u0|st_packets_to_bytes_0|out_valid~q )))

	.dataa(\u0|packets_to_master_0|f2p|out_valid~q ),
	.datab(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datac(gnd),
	.datad(\tx_lite|busy~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~2 .lut_mask = 16'h22AA;
defparam \u0|st_packets_to_bytes_0|in_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_sop~3 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_sop~3_combout  = (\u0|st_packets_to_bytes_0|in_ready~2_combout  & ((\u0|st_packets_to_bytes_0|sent_sop~q  & (\u0|st_packets_to_bytes_0|in_ready~3_combout )) # (!\u0|st_packets_to_bytes_0|sent_sop~q  & 
// ((\u0|packets_to_master_0|f2p|out_startofpacket~q )))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~3_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_sop~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_sop~3 .lut_mask = 16'h88C0;
defparam \u0|st_packets_to_bytes_0|sent_sop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_sop~2 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_sop~2_combout  = (\u0|st_packets_to_bytes_0|always0~0_combout  & (((\u0|st_packets_to_bytes_0|sent_sop~q )))) # (!\u0|st_packets_to_bytes_0|always0~0_combout  & ((\u0|st_packets_to_bytes_0|sent_sop~q  & 
// ((!\u0|st_packets_to_bytes_0|sent_sop~3_combout ) # (!\u0|st_packets_to_bytes_0|in_ready~5_combout ))) # (!\u0|st_packets_to_bytes_0|sent_sop~q  & ((\u0|st_packets_to_bytes_0|sent_sop~3_combout )))))

	.dataa(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.datac(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_sop~3_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_sop~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_sop~2 .lut_mask = 16'hB5F0;
defparam \u0|st_packets_to_bytes_0|sent_sop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \u0|st_packets_to_bytes_0|sent_sop (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|sent_sop~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_sop .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|sent_sop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data[0]~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data[0]~0_combout  = (\u0|packets_to_master_0|f2p|out_endofpacket~q  & (\u0|st_packets_to_bytes_0|sent_eop~q  & ((\u0|st_packets_to_bytes_0|sent_sop~q ) # (!\u0|packets_to_master_0|f2p|out_startofpacket~q )))) # 
// (!\u0|packets_to_master_0|f2p|out_endofpacket~q  & (((\u0|st_packets_to_bytes_0|sent_sop~q ) # (!\u0|packets_to_master_0|f2p|out_startofpacket~q ))))

	.dataa(\u0|packets_to_master_0|f2p|out_endofpacket~q ),
	.datab(\u0|st_packets_to_bytes_0|sent_eop~q ),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[0]~0 .lut_mask = 16'hDD0D;
defparam \u0|st_packets_to_bytes_0|out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_channel_char~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_channel_char~0_combout  = (\u0|st_packets_to_bytes_0|always0~0_combout ) # ((\u0|st_packets_to_bytes_0|sent_channel_char~q  & ((!\u0|st_packets_to_bytes_0|out_data[0]~0_combout ) # 
// (!\u0|st_packets_to_bytes_0|in_ready~5_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.datac(\u0|st_packets_to_bytes_0|sent_channel_char~q ),
	.datad(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_channel_char~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_channel_char~0 .lut_mask = 16'hBAFA;
defparam \u0|st_packets_to_bytes_0|sent_channel_char~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \u0|st_packets_to_bytes_0|sent_channel_char (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|sent_channel_char~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|sent_channel_char~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_channel_char .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|sent_channel_char .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_channel~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_channel~0_combout  = (!\u0|st_packets_to_bytes_0|sent_channel~q  & (\u0|st_packets_to_bytes_0|sent_channel_char~q  & ((\u0|packets_to_master_0|f2p|out_startofpacket~q ) # (!\u0|st_packets_to_bytes_0|stored_channel [0]))))

	.dataa(\u0|st_packets_to_bytes_0|stored_channel [0]),
	.datab(\u0|st_packets_to_bytes_0|sent_channel~q ),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_channel_char~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_channel~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_channel~0 .lut_mask = 16'h3100;
defparam \u0|st_packets_to_bytes_0|sent_channel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_channel~1 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_channel~1_combout  = (\u0|st_packets_to_bytes_0|sent_channel~0_combout ) # ((\u0|st_packets_to_bytes_0|sent_channel~q  & ((!\u0|st_packets_to_bytes_0|out_data[0]~0_combout ) # (!\u0|st_packets_to_bytes_0|in_ready~5_combout 
// ))))

	.dataa(\u0|st_packets_to_bytes_0|sent_channel~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.datac(\u0|st_packets_to_bytes_0|sent_channel~q ),
	.datad(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_channel~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_channel~1 .lut_mask = 16'hBAFA;
defparam \u0|st_packets_to_bytes_0|sent_channel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \u0|st_packets_to_bytes_0|sent_channel (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|sent_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|sent_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_channel .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|sent_channel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|stored_channel[0]~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|stored_channel[0]~0_combout  = (\u0|st_packets_to_bytes_0|stored_channel [0]) # (\u0|st_packets_to_bytes_0|sent_channel~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|st_packets_to_bytes_0|stored_channel [0]),
	.datad(\u0|st_packets_to_bytes_0|sent_channel~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|stored_channel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|stored_channel[0]~0 .lut_mask = 16'hFFF0;
defparam \u0|st_packets_to_bytes_0|stored_channel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \u0|st_packets_to_bytes_0|stored_channel[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|stored_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|stored_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|stored_channel[0] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|stored_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|always0~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|always0~0_combout  = (!\u0|st_packets_to_bytes_0|sent_channel~q  & ((\u0|packets_to_master_0|f2p|out_startofpacket~q ) # (!\u0|st_packets_to_bytes_0|stored_channel [0])))

	.dataa(\u0|st_packets_to_bytes_0|stored_channel [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_channel~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|always0~0 .lut_mask = 16'h00F5;
defparam \u0|st_packets_to_bytes_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~4 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~4_combout  = (!\u0|st_packets_to_bytes_0|always0~0_combout  & (\u0|st_packets_to_bytes_0|in_ready~2_combout  & ((\u0|st_packets_to_bytes_0|sent_sop~q ) # (!\u0|packets_to_master_0|f2p|out_startofpacket~q ))))

	.dataa(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~4 .lut_mask = 16'h4404;
defparam \u0|st_packets_to_bytes_0|in_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|sent_eop~2 (
// Equation(s):
// \u0|st_packets_to_bytes_0|sent_eop~2_combout  = (\u0|st_packets_to_bytes_0|in_ready~4_combout  & ((\u0|st_packets_to_bytes_0|sent_eop~q  & ((!\u0|st_packets_to_bytes_0|in_ready~5_combout ))) # (!\u0|st_packets_to_bytes_0|sent_eop~q  & 
// (\u0|packets_to_master_0|f2p|out_endofpacket~q )))) # (!\u0|st_packets_to_bytes_0|in_ready~4_combout  & (((\u0|st_packets_to_bytes_0|sent_eop~q ))))

	.dataa(\u0|packets_to_master_0|f2p|out_endofpacket~q ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~4_combout ),
	.datac(\u0|st_packets_to_bytes_0|sent_eop~q ),
	.datad(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|sent_eop~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_eop~2 .lut_mask = 16'h38F8;
defparam \u0|st_packets_to_bytes_0|sent_eop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \u0|st_packets_to_bytes_0|sent_eop (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|sent_eop~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|sent_eop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|sent_eop .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|sent_eop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready~3 (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~3_combout  = (\u0|st_packets_to_bytes_0|sent_eop~q ) # (!\u0|packets_to_master_0|f2p|out_endofpacket~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|out_endofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_eop~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready~3 .lut_mask = 16'hFF0F;
defparam \u0|st_packets_to_bytes_0|in_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|in_ready (
// Equation(s):
// \u0|st_packets_to_bytes_0|in_ready~combout  = (\u0|st_packets_to_bytes_0|in_ready~3_combout  & (\u0|st_packets_to_bytes_0|in_ready~4_combout  & ((\u0|st_packets_to_bytes_0|in_ready~1_combout ) # (\u0|st_packets_to_bytes_0|in_ready~0_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~3_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~4_combout ),
	.datac(\u0|st_packets_to_bytes_0|in_ready~1_combout ),
	.datad(\u0|st_packets_to_bytes_0|in_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|in_ready .lut_mask = 16'h8880;
defparam \u0|st_packets_to_bytes_0|in_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector6~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector6~0_combout  = (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ) # ((\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ) # ((!\u0|st_packets_to_bytes_0|in_ready~combout  & !\u0|packets_to_master_0|f2p|state.00~q 
// )))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datad(\u0|packets_to_master_0|f2p|state.00~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector6~0 .lut_mask = 16'hFCFD;
defparam \u0|packets_to_master_0|f2p|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector6~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector6~1_combout  = (\u0|packets_to_master_0|f2p|enable~combout  & (((\u0|packets_to_master_0|f2p|fifo_read~q  & \u0|packets_to_master_0|f2p|Selector6~0_combout )) # (!\u0|packets_to_master_0|f2p|state.00~q ))) # 
// (!\u0|packets_to_master_0|f2p|enable~combout  & (((\u0|packets_to_master_0|f2p|fifo_read~q  & \u0|packets_to_master_0|f2p|Selector6~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|enable~combout ),
	.datab(\u0|packets_to_master_0|f2p|state.00~q ),
	.datac(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector6~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector6~1 .lut_mask = 16'hF222;
defparam \u0|packets_to_master_0|f2p|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \u0|packets_to_master_0|f2p|fifo_read (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_read .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & 
// (\u0|packets_to_master_0|f2p|fifo_read~q  & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q )))) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & (\u0|packets_to_master_0|p2f|fifo_write~q  $ (((\u0|packets_to_master_0|f2p|fifo_read~q  & 
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q )))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datab(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0 .lut_mask = 16'h9C50;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & 
// (\u0|packets_to_master_0|f2p|fifo_read~q )) # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & (((\u0|packets_to_master_0|p2f|fifo_write~q  & 
// !\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datab(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0 .lut_mask = 16'h88D8;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1_combout  = (\u0|packets_to_master_0|f2p|fifo_read~q  $ 
// (((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ) # (!\u0|packets_to_master_0|p2f|fifo_write~q )))) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0])

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datab(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datac(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1 .lut_mask = 16'h63FF;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0_combout ) # 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q  & \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1_combout ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~0_combout ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2 .lut_mask = 16'hFCCC;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] 
// & \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_middle~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3_combout  = (!\u0|packets_to_master_0|f2p|fifo_read~q  & 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ) # ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout  & 
// \u0|packets_to_master_0|p2f|fifo_write~q ))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datad(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3 .lut_mask = 16'h00F8;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~69 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~69_combout  = (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datac(\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~69 .lut_mask = 16'h3030;
defparam \u0|packets_to_master_0|p2f|state~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~70 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~70_combout  = (!\u0|packets_to_master_0|p2f|always1~0_combout  & ((\u0|packets_to_master_0|p2f|state~68_combout ) # ((!\u0|packets_to_master_0|p2f|Equal11~0_combout  & \u0|packets_to_master_0|p2f|state~69_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|state~68_combout ),
	.datab(\u0|packets_to_master_0|p2f|Equal11~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~69_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~70 .lut_mask = 16'h0B0A;
defparam \u0|packets_to_master_0|p2f|state~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \u0|packets_to_master_0|p2f|state.READ_ASSERT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~70_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.READ_ASSERT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.READ_ASSERT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~65 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~65_combout  = (\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & (((\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q  & !\u0|packets_to_master_0|p2f|state~59_combout )) # (!\u0|packets_to_master_0|p2f|always1~0_combout 
// ))) # (!\u0|packets_to_master_0|p2f|state.READ_ASSERT~q  & (((\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q  & !\u0|packets_to_master_0|p2f|state~59_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.datab(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|state~59_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~65 .lut_mask = 16'h22F2;
defparam \u0|packets_to_master_0|p2f|state~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \u0|packets_to_master_0|p2f|state.READ_CMD_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~65_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.READ_CMD_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.READ_CMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~52 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~52_combout  = (\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ) # (\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q )

	.dataa(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~52 .lut_mask = 16'hFAFA;
defparam \u0|packets_to_master_0|p2f|state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~47 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~47_combout  = ((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ) # (\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q )))) # 
// (!\u0|packets_to_master_0|p2f|state~46_combout )

	.dataa(\u0|packets_to_master_0|p2f|state.READ_DATA_WAIT~q ),
	.datab(\u0|packets_to_master_0|p2f|state.READ_CMD_WAIT~q ),
	.datac(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(\u0|packets_to_master_0|p2f|state~46_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~47 .lut_mask = 16'hE0FF;
defparam \u0|packets_to_master_0|p2f|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~51 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~51_combout  = (\u0|packets_to_master_0|p2f|state~42_combout ) # ((\u0|packets_to_master_0|p2f|state~47_combout ) # ((\u0|packets_to_master_0|p2f|state~44_combout  & \u0|packets_to_master_0|p2f|state~50_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state~42_combout ),
	.datab(\u0|packets_to_master_0|p2f|state~44_combout ),
	.datac(\u0|packets_to_master_0|p2f|state~50_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~47_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~51 .lut_mask = 16'hFFEA;
defparam \u0|packets_to_master_0|p2f|state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~53 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~53_combout  = (\u0|packets_to_master_0|p2f|state~51_combout ) # ((\u0|packets_to_master_0|p2f|state~52_combout  & (\u0|packets_to_master_0|p2f|state~44_combout  & 
// !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout )))

	.dataa(\u0|packets_to_master_0|p2f|state~52_combout ),
	.datab(\u0|packets_to_master_0|p2f|state~44_combout ),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.datad(\u0|packets_to_master_0|p2f|state~51_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~53 .lut_mask = 16'hFF08;
defparam \u0|packets_to_master_0|p2f|state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state.GET_EXTRA~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state.GET_EXTRA~2_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & ((\u0|st_bytes_to_packets_0|out_startofpacket~q ) # ((!\u0|packets_to_master_0|p2f|state~53_combout  & \u0|packets_to_master_0|p2f|state.GET_EXTRA~q 
// )))) # (!\u0|packets_to_master_0|p2f|enable~combout  & (!\u0|packets_to_master_0|p2f|state~53_combout  & (\u0|packets_to_master_0|p2f|state.GET_EXTRA~q )))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|packets_to_master_0|p2f|state~53_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_EXTRA~q ),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state.GET_EXTRA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_EXTRA~2 .lut_mask = 16'hBA30;
defparam \u0|packets_to_master_0|p2f|state.GET_EXTRA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \u0|packets_to_master_0|p2f|state.GET_EXTRA (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state.GET_EXTRA~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_EXTRA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_EXTRA .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_EXTRA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~78 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~78_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_EXTRA~q  & (!\u0|st_bytes_to_packets_0|out_startofpacket~q ))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_EXTRA~q ),
	.datab(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~78 .lut_mask = 16'h22F0;
defparam \u0|packets_to_master_0|p2f|state~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \u0|packets_to_master_0|p2f|state.GET_SIZE1 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~78_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_SIZE1 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_SIZE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~79 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~79_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_SIZE1~q  & ((!\u0|st_bytes_to_packets_0|out_startofpacket~q )))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ))))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_SIZE1~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~79 .lut_mask = 16'h50D8;
defparam \u0|packets_to_master_0|p2f|state~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \u0|packets_to_master_0|p2f|state.GET_SIZE2 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~79_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_SIZE2 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_SIZE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~80 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~80_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_SIZE2~q  & ((!\u0|st_bytes_to_packets_0|out_startofpacket~q )))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ))))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~80 .lut_mask = 16'h50D8;
defparam \u0|packets_to_master_0|p2f|state~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \u0|packets_to_master_0|p2f|state.GET_ADDR1 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~80_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR1 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~81 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~81_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_ADDR1~q  & ((!\u0|st_bytes_to_packets_0|out_startofpacket~q )))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_ADDR2~q ))))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR1~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR2~q ),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~81 .lut_mask = 16'h50D8;
defparam \u0|packets_to_master_0|p2f|state~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \u0|packets_to_master_0|p2f|state.GET_ADDR2 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~81_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_ADDR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR2 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~64 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~64_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_ADDR2~q  & ((!\u0|st_bytes_to_packets_0|out_startofpacket~q )))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_ADDR3~q ))))

	.dataa(\u0|packets_to_master_0|p2f|enable~combout ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_ADDR2~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR3~q ),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~64 .lut_mask = 16'h50D8;
defparam \u0|packets_to_master_0|p2f|state~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \u0|packets_to_master_0|p2f|state.GET_ADDR3 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~64_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_ADDR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR3 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~43 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~43_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (\u0|packets_to_master_0|p2f|state.GET_ADDR3~q  & (!\u0|st_bytes_to_packets_0|out_startofpacket~q ))) # (!\u0|packets_to_master_0|p2f|enable~combout  & 
// (((\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR3~q ),
	.datab(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.datac(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~43 .lut_mask = 16'h22F0;
defparam \u0|packets_to_master_0|p2f|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \u0|packets_to_master_0|p2f|state.GET_ADDR4 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~43_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR4 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_ADDR4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~61 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~61_combout  = (\u0|packets_to_master_0|p2f|Equal2~1_combout  & (!\u0|packets_to_master_0|p2f|command [4] & \u0|packets_to_master_0|p2f|state.GET_ADDR4~q ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|command [4]),
	.datad(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~61 .lut_mask = 16'h0C00;
defparam \u0|packets_to_master_0|p2f|state~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|write~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|write~0_combout  = (\u0|st_bytes_to_packets_0|out_endofpacket~q ) # ((\u0|packets_to_master_0|p2f|current_byte [1] & \u0|packets_to_master_0|p2f|current_byte [0]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(gnd),
	.datad(\u0|st_bytes_to_packets_0|out_endofpacket~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|write~0 .lut_mask = 16'hFF88;
defparam \u0|packets_to_master_0|p2f|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~62 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~62_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & ((!\u0|packets_to_master_0|p2f|write~0_combout ) # (!\u0|packets_to_master_0|p2f|enable~combout )))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|enable~combout ),
	.datad(\u0|packets_to_master_0|p2f|write~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~62 .lut_mask = 16'h0CCC;
defparam \u0|packets_to_master_0|p2f|state~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~63 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~63_combout  = (!\u0|packets_to_master_0|p2f|state~62_combout  & ((\u0|packets_to_master_0|p2f|last_trans~q ) # ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ) # 
// (!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state~62_combout ),
	.datab(\u0|packets_to_master_0|p2f|last_trans~q ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~63 .lut_mask = 16'h5545;
defparam \u0|packets_to_master_0|p2f|state~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~82 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~82_combout  = (\u0|packets_to_master_0|p2f|enable~combout  & (!\u0|st_bytes_to_packets_0|out_startofpacket~q  & ((\u0|packets_to_master_0|p2f|state~61_combout ) # (!\u0|packets_to_master_0|p2f|state~63_combout )))) # 
// (!\u0|packets_to_master_0|p2f|enable~combout  & (((!\u0|packets_to_master_0|p2f|state~63_combout ))))

	.dataa(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.datab(\u0|packets_to_master_0|p2f|enable~combout ),
	.datac(\u0|packets_to_master_0|p2f|state~61_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~63_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~82 .lut_mask = 16'h4077;
defparam \u0|packets_to_master_0|p2f|state~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \u0|packets_to_master_0|p2f|state.GET_WRITE_DATA (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~82_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.GET_WRITE_DATA .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.GET_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~42 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~42_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|enable~combout  & \u0|packets_to_master_0|p2f|write~0_combout ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|enable~combout ),
	.datad(\u0|packets_to_master_0|p2f|write~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~42 .lut_mask = 16'hC000;
defparam \u0|packets_to_master_0|p2f|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector108~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector108~0_combout  = (\u0|packets_to_master_0|p2f|address[3]~1_combout ) # ((!\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & ((\u0|packets_to_master_0|p2f|state~42_combout ) # (\u0|packets_to_master_0|p2f|write~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state~42_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|write~q ),
	.datad(\u0|packets_to_master_0|p2f|address[3]~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector108~0 .lut_mask = 16'hFF32;
defparam \u0|packets_to_master_0|p2f|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \u0|packets_to_master_0|p2f|write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|write .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|packets_to_master_0|p2f|write~q ) # ((\u0|packets_to_master_0|p2f|read~q  & ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [5]) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ))))

	.dataa(\u0|packets_to_master_0|p2f|write~q ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|last_channel [5]),
	.datac(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_limiter|has_pending_responses~q ),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hEFAA;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout  & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & 
// (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & \u0|timer_0|period_l_wr_strobe~0_combout )))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datad(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] $ 
// (((\u0|timer_0|period_l_wr_strobe~0_combout  & \u0|packets_to_master_0|p2f|write~q )))))

	.dataa(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datab(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|packets_to_master_0|p2f|write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'h060A;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout  & (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & 
// \u0|timer_0|period_l_wr_strobe~0_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\u0|timer_0|period_l_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'hC000;
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]) # (\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|gpio_led_0_avs_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]) # 
// (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 16'hFFFC;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~72 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~72_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & (\u0|packets_to_master_0|p2f|state~71_combout  & (!\u0|packets_to_master_0|p2f|always1~0_combout  & \u0|packets_to_master_0|p2f|state~53_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(\u0|packets_to_master_0|p2f|state~71_combout ),
	.datac(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~53_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~72 .lut_mask = 16'h0800;
defparam \u0|packets_to_master_0|p2f|state~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N15
dffeas \u0|packets_to_master_0|p2f|state.PUSH_FIFO (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~72_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.PUSH_FIFO .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.PUSH_FIFO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|counter~33 (
// Equation(s):
// \u0|packets_to_master_0|p2f|counter~33_combout  = (\u0|packets_to_master_0|p2f|counter [0] & ((\u0|packets_to_master_0|p2f|counter [1]) # (\u0|packets_to_master_0|p2f|Equal0~4_combout )))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|counter~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter~33 .lut_mask = 16'hAAA0;
defparam \u0|packets_to_master_0|p2f|counter~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux39~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux39~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (!\u0|packets_to_master_0|p2f|Equal0~4_combout  & ((!\u0|packets_to_master_0|p2f|counter [0]) # (!\u0|packets_to_master_0|p2f|counter [1])))) # 
// (!\u0|packets_to_master_0|p2f|current_byte [0] & (((\u0|packets_to_master_0|p2f|counter [0] & \u0|packets_to_master_0|p2f|Equal0~4_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|counter [1]),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|counter [0]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux39~0 .lut_mask = 16'h304C;
defparam \u0|packets_to_master_0|p2f|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux39~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux39~1_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|current_byte [0])))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|current_byte [0] & 
// (\u0|packets_to_master_0|p2f|Add5~0_combout  & !\u0|packets_to_master_0|p2f|Mux39~0_combout )) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|Mux39~0_combout )))))

	.dataa(\u0|packets_to_master_0|p2f|Add5~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datad(\u0|packets_to_master_0|p2f|Mux39~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux39~1 .lut_mask = 16'hC3E0;
defparam \u0|packets_to_master_0|p2f|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux39~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux39~2_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & ((\u0|packets_to_master_0|p2f|Mux39~1_combout  & ((\u0|packets_to_master_0|p2f|Add3~0_combout ))) # (!\u0|packets_to_master_0|p2f|Mux39~1_combout  & 
// (\u0|packets_to_master_0|p2f|counter~33_combout )))) # (!\u0|packets_to_master_0|p2f|current_byte [1] & (((\u0|packets_to_master_0|p2f|Mux39~1_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|counter~33_combout ),
	.datab(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datac(\u0|packets_to_master_0|p2f|Add3~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|Mux39~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux39~2 .lut_mask = 16'hF388;
defparam \u0|packets_to_master_0|p2f|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector37~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector37~1_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & ((\u0|packets_to_master_0|p2f|Mux39~2_combout ) # ((\u0|packets_to_master_0|p2f|state.GET_SIZE2~q  & \u0|packets_to_master_0|p2f|counter~30_combout )))) 
// # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (\u0|packets_to_master_0|p2f|state.GET_SIZE2~q  & (\u0|packets_to_master_0|p2f|counter~30_combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datab(\u0|packets_to_master_0|p2f|state.GET_SIZE2~q ),
	.datac(\u0|packets_to_master_0|p2f|counter~30_combout ),
	.datad(\u0|packets_to_master_0|p2f|Mux39~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector37~1 .lut_mask = 16'hEAC0;
defparam \u0|packets_to_master_0|p2f|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector37~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector37~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|enable~combout  & \u0|packets_to_master_0|p2f|Add0~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|enable~combout ),
	.datad(\u0|packets_to_master_0|p2f|Add0~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector37~0 .lut_mask = 16'hA000;
defparam \u0|packets_to_master_0|p2f|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector37~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector37~2_combout  = (\u0|packets_to_master_0|p2f|Selector37~1_combout ) # ((\u0|packets_to_master_0|p2f|Selector37~0_combout ) # ((!\u0|packets_to_master_0|p2f|counter[2]~32_combout  & \u0|packets_to_master_0|p2f|counter 
// [0])))

	.dataa(\u0|packets_to_master_0|p2f|Selector37~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|counter[2]~32_combout ),
	.datac(\u0|packets_to_master_0|p2f|counter [0]),
	.datad(\u0|packets_to_master_0|p2f|Selector37~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector37~2 .lut_mask = 16'hFFBA;
defparam \u0|packets_to_master_0|p2f|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \u0|packets_to_master_0|p2f|counter[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector37~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|counter[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Equal11~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Equal11~0_combout  = (!\u0|packets_to_master_0|p2f|counter [0] & (!\u0|packets_to_master_0|p2f|counter [1] & !\u0|packets_to_master_0|p2f|Equal0~4_combout ))

	.dataa(\u0|packets_to_master_0|p2f|counter [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|counter [1]),
	.datad(\u0|packets_to_master_0|p2f|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Equal11~0 .lut_mask = 16'h0005;
defparam \u0|packets_to_master_0|p2f|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~73 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~73_combout  = (\u0|packets_to_master_0|p2f|always1~0_combout ) # ((\u0|packets_to_master_0|p2f|state.0000~q  & ((!\u0|packets_to_master_0|p2f|state~69_combout ) # (!\u0|packets_to_master_0|p2f|Equal11~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|Equal11~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.0000~q ),
	.datad(\u0|packets_to_master_0|p2f|state~69_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~73 .lut_mask = 16'hBAFA;
defparam \u0|packets_to_master_0|p2f|state~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \u0|packets_to_master_0|p2f|state.0000 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~73_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.0000 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|in_ready_0~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|in_ready_0~0_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (((\u0|packets_to_master_0|p2f|Equal2~1_combout  & !\u0|packets_to_master_0|p2f|command [4])) # (!\u0|packets_to_master_0|p2f|enable~combout )))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datab(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.datac(\u0|packets_to_master_0|p2f|command [4]),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|in_ready_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|in_ready_0~0 .lut_mask = 16'h08AA;
defparam \u0|packets_to_master_0|p2f|in_ready_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|in_ready_0~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|in_ready_0~1_combout  = (!\u0|packets_to_master_0|p2f|always1~0_combout  & ((\u0|packets_to_master_0|p2f|in_ready_0~0_combout ) # ((!\u0|packets_to_master_0|p2f|state~49_combout ) # 
// (!\u0|packets_to_master_0|p2f|state~63_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|in_ready_0~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state~63_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~49_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|in_ready_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|in_ready_0~1 .lut_mask = 16'h4555;
defparam \u0|packets_to_master_0|p2f|in_ready_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|in_ready_0~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|in_ready_0~2_combout  = (\u0|packets_to_master_0|p2f|in_ready_0~1_combout ) # ((!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & 
// ((\u0|packets_to_master_0|p2f|always1~0_combout ) # (!\u0|packets_to_master_0|p2f|state.0000~q ))))

	.dataa(\u0|packets_to_master_0|p2f|state.0000~q ),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datac(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|in_ready_0~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|in_ready_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|in_ready_0~2 .lut_mask = 16'hFF31;
defparam \u0|packets_to_master_0|p2f|in_ready_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \u0|packets_to_master_0|p2f|in_ready_0 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|in_ready_0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|in_ready_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|in_ready_0 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|in_ready_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|enable~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|enable~0_combout  = (\rx_lite|rx_ready~q  & \u0|packets_to_master_0|p2f|in_ready_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_lite|rx_ready~q ),
	.datad(\u0|packets_to_master_0|p2f|in_ready_0~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|enable~0 .lut_mask = 16'hF000;
defparam \u0|packets_to_master_0|p2f|enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_startofpacket~0 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_startofpacket~0_combout  = (\u0|st_bytes_to_packets_0|out_startofpacket~q ) # ((!\u0|st_bytes_to_packets_0|received_esc~q  & (\u0|st_bytes_to_packets_0|Equal0~1_combout  & !\rx_lite|rx_data [0])))

	.dataa(\u0|st_bytes_to_packets_0|received_esc~q ),
	.datab(\u0|st_bytes_to_packets_0|Equal0~1_combout ),
	.datac(\rx_lite|rx_data [0]),
	.datad(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_startofpacket~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_startofpacket~0 .lut_mask = 16'hFF04;
defparam \u0|st_bytes_to_packets_0|out_startofpacket~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cyclone10lp_lcell_comb \u0|st_bytes_to_packets_0|out_startofpacket~1 (
// Equation(s):
// \u0|st_bytes_to_packets_0|out_startofpacket~1_combout  = (\u0|st_bytes_to_packets_0|out_startofpacket~0_combout  & (((\u0|st_bytes_to_packets_0|received_channel~q ) # (!\u0|st_bytes_to_packets_0|out_valid~1_combout )) # 
// (!\u0|packets_to_master_0|p2f|enable~0_combout )))

	.dataa(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.datab(\u0|st_bytes_to_packets_0|out_startofpacket~0_combout ),
	.datac(\u0|st_bytes_to_packets_0|received_channel~q ),
	.datad(\u0|st_bytes_to_packets_0|out_valid~1_combout ),
	.cin(gnd),
	.combout(\u0|st_bytes_to_packets_0|out_startofpacket~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_startofpacket~1 .lut_mask = 16'hC4CC;
defparam \u0|st_bytes_to_packets_0|out_startofpacket~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \u0|st_bytes_to_packets_0|out_startofpacket (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_bytes_to_packets_0|out_startofpacket~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_bytes_to_packets_0|out_startofpacket .is_wysiwyg = "true";
defparam \u0|st_bytes_to_packets_0|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|always1~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|always1~0_combout  = (\u0|st_bytes_to_packets_0|out_startofpacket~q  & \u0|packets_to_master_0|p2f|enable~combout )

	.dataa(gnd),
	.datab(\u0|st_bytes_to_packets_0|out_startofpacket~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|always1~0 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|p2f|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~75 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~75_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q  & \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.datac(\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~75 .lut_mask = 16'hC0C0;
defparam \u0|packets_to_master_0|p2f|state~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~76 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~76_combout  = (\u0|packets_to_master_0|p2f|state~75_combout ) # ((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|Equal11~0_combout ) # (\u0|packets_to_master_0|p2f|command [2]))))

	.dataa(\u0|packets_to_master_0|p2f|state~75_combout ),
	.datab(\u0|packets_to_master_0|p2f|Equal11~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datad(\u0|packets_to_master_0|p2f|command [2]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~76 .lut_mask = 16'hFAEA;
defparam \u0|packets_to_master_0|p2f|state~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector1~1 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector1~1_combout  = (\u0|packets_to_master_0|p2f|last_trans~q  & (\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q  & !\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|last_trans~q ),
	.datac(\u0|packets_to_master_0|p2f|state.WRITE_WAIT~q ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|av_waitrequest~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector1~1 .lut_mask = 16'h00C0;
defparam \u0|packets_to_master_0|p2f|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~74 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~74_combout  = (\u0|packets_to_master_0|p2f|state.GET_ADDR4~q  & (!\u0|packets_to_master_0|p2f|Equal2~1_combout  & \u0|packets_to_master_0|p2f|enable~combout ))

	.dataa(\u0|packets_to_master_0|p2f|state.GET_ADDR4~q ),
	.datab(\u0|packets_to_master_0|p2f|Equal2~1_combout ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~74 .lut_mask = 16'h2200;
defparam \u0|packets_to_master_0|p2f|state~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|state~77 (
// Equation(s):
// \u0|packets_to_master_0|p2f|state~77_combout  = (!\u0|packets_to_master_0|p2f|always1~0_combout  & ((\u0|packets_to_master_0|p2f|state~76_combout ) # ((\u0|packets_to_master_0|p2f|Selector1~1_combout ) # (\u0|packets_to_master_0|p2f|state~74_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|always1~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|state~76_combout ),
	.datac(\u0|packets_to_master_0|p2f|Selector1~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~74_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|state~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state~77 .lut_mask = 16'h5554;
defparam \u0|packets_to_master_0|p2f|state~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|state~77_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector1~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector1~2_combout  = (!\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q  & (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q  & (\u0|packets_to_master_0|p2f|state.0000~q  & !\u0|packets_to_master_0|p2f|state.READ_ASSERT~q )))

	.dataa(\u0|packets_to_master_0|p2f|state.FIFO_CMD_WAIT~q ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.datac(\u0|packets_to_master_0|p2f|state.0000~q ),
	.datad(\u0|packets_to_master_0|p2f|state.READ_ASSERT~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector1~2 .lut_mask = 16'h0010;
defparam \u0|packets_to_master_0|p2f|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector1~3 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector1~3_combout  = (\u0|packets_to_master_0|p2f|fifo_write~q  & ((\u0|packets_to_master_0|p2f|Selector1~2_combout ) # ((\u0|packets_to_master_0|p2f|state~75_combout ) # (!\u0|packets_to_master_0|p2f|WideOr14~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|Selector1~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|WideOr14~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|state~75_combout ),
	.datad(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector1~3 .lut_mask = 16'hFB00;
defparam \u0|packets_to_master_0|p2f|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector1~4 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector1~4_combout  = (\u0|packets_to_master_0|p2f|Selector1~3_combout ) # ((\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ) # ((\u0|packets_to_master_0|p2f|Selector1~1_combout ) # 
// (\u0|packets_to_master_0|p2f|state~74_combout )))

	.dataa(\u0|packets_to_master_0|p2f|Selector1~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(\u0|packets_to_master_0|p2f|Selector1~1_combout ),
	.datad(\u0|packets_to_master_0|p2f|state~74_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector1~4 .lut_mask = 16'hFFFE;
defparam \u0|packets_to_master_0|p2f|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \u0|packets_to_master_0|p2f|fifo_write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_write .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout  = (\u0|packets_to_master_0|p2f|fifo_write~q  & !\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|fifo_write~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid .lut_mask = 16'h00F0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0_combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ) # 
// ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q  & ((!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout ) # 
// (!\u0|packets_to_master_0|f2p|fifo_read~q ))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.datab(\u0|packets_to_master_0|f2p|fifo_read~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_full~2_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0 .lut_mask = 16'hBAFA;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector7~2 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector7~2_combout  = (\u0|packets_to_master_0|f2p|state.00~q  & (((\u0|packets_to_master_0|f2p|sent_all~q )) # (!\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ))) # (!\u0|packets_to_master_0|f2p|state.00~q  & 
// (((\u0|packets_to_master_0|f2p|sent_all~q  & !\u0|st_packets_to_bytes_0|in_ready~combout ))))

	.dataa(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|f2p|state.00~q ),
	.datac(\u0|packets_to_master_0|f2p|sent_all~q ),
	.datad(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector7~2 .lut_mask = 16'hC4F4;
defparam \u0|packets_to_master_0|f2p|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \u0|packets_to_master_0|f2p|sent_all (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|sent_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|sent_all .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|sent_all .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|enable (
// Equation(s):
// \u0|packets_to_master_0|f2p|enable~combout  = (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q  & !\u0|packets_to_master_0|f2p|sent_all~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.datad(\u0|packets_to_master_0|f2p|sent_all~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|enable~combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|enable .lut_mask = 16'h00F0;
defparam \u0|packets_to_master_0|f2p|enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector8~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector8~0_combout  = (\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & (((\u0|packets_to_master_0|f2p|Selector11~0_combout )))) # (!\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q  & 
// ((\u0|packets_to_master_0|f2p|enable~combout ) # ((\u0|packets_to_master_0|f2p|state.00~q ))))

	.dataa(\u0|packets_to_master_0|f2p|enable~combout ),
	.datab(\u0|packets_to_master_0|f2p|state.00~q ),
	.datac(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.datad(\u0|packets_to_master_0|f2p|Selector11~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector8~0 .lut_mask = 16'hFE0E;
defparam \u0|packets_to_master_0|f2p|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector8~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector8~1_combout  = (\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & ((\u0|st_packets_to_bytes_0|in_ready~combout  & ((!\u0|packets_to_master_0|f2p|Selector1~0_combout ))) # 
// (!\u0|st_packets_to_bytes_0|in_ready~combout  & (\u0|packets_to_master_0|f2p|Selector8~0_combout )))) # (!\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q  & (\u0|packets_to_master_0|f2p|Selector8~0_combout ))

	.dataa(\u0|packets_to_master_0|f2p|Selector8~0_combout ),
	.datab(\u0|packets_to_master_0|f2p|state.READ_SEND_ISSUE~q ),
	.datac(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datad(\u0|packets_to_master_0|f2p|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector8~1 .lut_mask = 16'h2AEA;
defparam \u0|packets_to_master_0|f2p|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \u0|packets_to_master_0|f2p|state.00 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|state.00 .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector9~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector9~0_combout  = (!\u0|packets_to_master_0|f2p|state.00~q  & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q  & !\u0|packets_to_master_0|f2p|sent_all~q ))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|f2p|state.00~q ),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|fifo_state|state_empty~q ),
	.datad(\u0|packets_to_master_0|f2p|sent_all~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector9~0 .lut_mask = 16'h0030;
defparam \u0|packets_to_master_0|f2p|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector2~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector2~0_combout  = (\u0|packets_to_master_0|f2p|state.00~q  & ((\u0|packets_to_master_0|f2p|out_valid~q ) # (!\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q )))

	.dataa(\u0|packets_to_master_0|f2p|state.POP_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|f2p|state.00~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|f2p|out_valid~q ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector2~0 .lut_mask = 16'hCC44;
defparam \u0|packets_to_master_0|f2p|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector2~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector2~1_combout  = (\u0|packets_to_master_0|f2p|Selector2~0_combout ) # ((!\u0|st_packets_to_bytes_0|in_ready~combout  & (\u0|packets_to_master_0|f2p|out_valid~q  & !\u0|packets_to_master_0|f2p|enable~combout )))

	.dataa(\u0|packets_to_master_0|f2p|Selector2~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|in_ready~combout ),
	.datac(\u0|packets_to_master_0|f2p|out_valid~q ),
	.datad(\u0|packets_to_master_0|f2p|enable~combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector2~1 .lut_mask = 16'hAABA;
defparam \u0|packets_to_master_0|f2p|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \u0|packets_to_master_0|f2p|out_valid (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_valid .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_valid~0 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_valid~0_combout  = (\u0|packets_to_master_0|f2p|out_valid~q ) # ((\u0|st_packets_to_bytes_0|out_valid~q  & \tx_lite|busy~q ))

	.dataa(\u0|packets_to_master_0|f2p|out_valid~q ),
	.datab(gnd),
	.datac(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datad(\tx_lite|busy~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_valid~0 .lut_mask = 16'hFAAA;
defparam \u0|st_packets_to_bytes_0|out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \u0|st_packets_to_bytes_0|out_valid (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_valid .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cyclone10lp_lcell_comb \tx_lite|always1~0 (
// Equation(s):
// \tx_lite|always1~0_combout  = (\tx_lite|busy~q ) # (!\u0|st_packets_to_bytes_0|out_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datad(\tx_lite|busy~q ),
	.cin(gnd),
	.combout(\tx_lite|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|always1~0 .lut_mask = 16'hFF0F;
defparam \tx_lite|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cyclone10lp_lcell_comb \tx_lite|state[3]~10 (
// Equation(s):
// \tx_lite|state[3]~10_combout  = (\tx_lite|state [2]) # ((\tx_lite|state [1]) # (\tx_lite|state [0]))

	.dataa(gnd),
	.datab(\tx_lite|state [2]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [0]),
	.cin(gnd),
	.combout(\tx_lite|state[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~10 .lut_mask = 16'hFFFC;
defparam \tx_lite|state[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cyclone10lp_lcell_comb \tx_lite|state[3]~7 (
// Equation(s):
// \tx_lite|state[3]~7_combout  = (\tx_lite|state[3]~6_combout  & (((\tx_lite|state [3])) # (!\tx_lite|always1~0_combout ))) # (!\tx_lite|state[3]~6_combout  & ((\tx_lite|state [3] $ (!\tx_lite|state[3]~10_combout ))))

	.dataa(\tx_lite|always1~0_combout ),
	.datab(\tx_lite|state[3]~6_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tx_lite|state[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|state[3]~7 .lut_mask = 16'hF4C7;
defparam \tx_lite|state[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \tx_lite|state[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|state[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|state[3] .is_wysiwyg = "true";
defparam \tx_lite|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cyclone10lp_lcell_comb \tx_lite|Mux0~1 (
// Equation(s):
// \tx_lite|Mux0~1_combout  = (\clock_for_fastserial|fsclk~q  & (\tx_lite|q_fscts~q  $ (!\tx_lite|fsdi~q )))

	.dataa(\tx_lite|q_fscts~q ),
	.datab(gnd),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|fsdi~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~1 .lut_mask = 16'hA050;
defparam \tx_lite|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cyclone10lp_lcell_comb \tx_lite|Mux0~2 (
// Equation(s):
// \tx_lite|Mux0~2_combout  = (\tx_lite|state [0] & ((\tx_lite|Mux0~1_combout ) # (!\tx_lite|state [2])))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|state [0]),
	.datac(\tx_lite|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tx_lite|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~2 .lut_mask = 16'hC4C4;
defparam \tx_lite|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cyclone10lp_lcell_comb \tx_lite|Mux0~4 (
// Equation(s):
// \tx_lite|Mux0~4_combout  = (\tx_lite|state [2] & ((\tx_lite|state [3] & ((\tx_lite|state [1]))) # (!\tx_lite|state [3] & (!\tx_lite|Mux0~2_combout  & !\tx_lite|state [1]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|Mux0~2_combout ),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~4 .lut_mask = 16'hA100;
defparam \tx_lite|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cyclone10lp_lcell_comb \tx_lite|Mux0~3 (
// Equation(s):
// \tx_lite|Mux0~3_combout  = (\tx_lite|state [3] & ((\tx_lite|Mux0~2_combout ) # ((!\tx_lite|state [2]) # (!\tx_lite|state [1])))) # (!\tx_lite|state [3] & ((\tx_lite|state [1]) # ((\tx_lite|Mux0~2_combout  & !\tx_lite|state [2]))))

	.dataa(\tx_lite|state [3]),
	.datab(\tx_lite|Mux0~2_combout ),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~3 .lut_mask = 16'hDAFE;
defparam \tx_lite|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cyclone10lp_lcell_comb \tx_lite|lcl_data[0]~2 (
// Equation(s):
// \tx_lite|lcl_data[0]~2_combout  = (!\tx_lite|state [3] & (!\tx_lite|state [1] & \tx_lite|state [2]))

	.dataa(\tx_lite|state [3]),
	.datab(gnd),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|state [2]),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[0]~2 .lut_mask = 16'h0500;
defparam \tx_lite|lcl_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|always0~1 (
// Equation(s):
// \u0|st_packets_to_bytes_0|always0~1_combout  = (\u0|packets_to_master_0|f2p|out_startofpacket~q  & !\u0|st_packets_to_bytes_0|sent_sop~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|f2p|out_startofpacket~q ),
	.datad(\u0|st_packets_to_bytes_0|sent_sop~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|always0~1 .lut_mask = 16'h00F0;
defparam \u0|st_packets_to_bytes_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data[0]~1 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data[0]~1_combout  = (\u0|st_packets_to_bytes_0|out_data[0]~0_combout  & (!\u0|st_packets_to_bytes_0|always0~0_combout  & ((\u0|st_packets_to_bytes_0|in_ready~1_combout ) # (\u0|st_packets_to_bytes_0|in_ready~0_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~1_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.datac(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datad(\u0|st_packets_to_bytes_0|in_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[0]~1 .lut_mask = 16'h0C08;
defparam \u0|st_packets_to_bytes_0|out_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer~13 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer~13_combout  = (!\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [24] & !\u0|packets_to_master_0|p2f|current_byte [0]))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [24]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~13 .lut_mask = 16'h0050;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector83~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector83~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [24]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|counter [0]))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(\u0|packets_to_master_0|p2f|counter [0]),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector83~0 .lut_mask = 16'hE4E4;
defparam \u0|packets_to_master_0|p2f|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [24]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [24]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [24])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [24])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [24]),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [24]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14 .lut_mask = 16'hCFC0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[24]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder (
// Equation(s):
// \u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [24]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|fifo_data_buffer[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \u0|timer_0|counter_snapshot[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[8] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[24]~feeder (
// Equation(s):
// \u0|timer_0|counter_snapshot[24]~feeder_combout  = \u0|timer_0|internal_counter [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|timer_0|internal_counter [24]),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[24]~feeder .lut_mask = 16'hFF00;
defparam \u0|timer_0|counter_snapshot[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \u0|timer_0|counter_snapshot[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[24] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[8]~5 (
// Equation(s):
// \u0|timer_0|read_mux_out[8]~5_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [24]))) # (!\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [8]))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|counter_snapshot [8]),
	.datad(\u0|timer_0|counter_snapshot [24]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[8]~5 .lut_mask = 16'hA820;
defparam \u0|timer_0|read_mux_out[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~4 (
// Equation(s):
// \u0|timer_0|read_mux_out~4_combout  = (\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [4] & (\u0|timer_0|period_l_register [8] & !\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [3]),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|timer_0|period_l_register [8]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~4 .lut_mask = 16'h0020;
defparam \u0|timer_0|read_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[8]~6 (
// Equation(s):
// \u0|timer_0|read_mux_out[8]~6_combout  = (\u0|timer_0|read_mux_out[8]~5_combout ) # ((\u0|timer_0|read_mux_out~4_combout ) # ((\u0|timer_0|period_h_register [8] & \u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|timer_0|read_mux_out[8]~5_combout ),
	.datab(\u0|timer_0|period_h_register [8]),
	.datac(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datad(\u0|timer_0|read_mux_out~4_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[8]~6 .lut_mask = 16'hFFEA;
defparam \u0|timer_0|read_mux_out[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \u0|timer_0|readdata[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out[8]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[8] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~5_combout  = (!\D10~input_o  & (\u0|pwm_decoder_0|pwm_on_time_5 [8] & \u0|pwm_decoder_0|pwm_status_5~q ))

	.dataa(\D10~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [8]),
	.datad(\u0|pwm_decoder_0|pwm_status_5~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~5 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \u0|pwm_decoder_0|pwm_count_5[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~5_combout  = (!\D11~input_o  & (\u0|pwm_decoder_0|pwm_status_6~q  & \u0|pwm_decoder_0|pwm_on_time_6 [8]))

	.dataa(\D11~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~5 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \u0|pwm_decoder_0|pwm_count_6[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux23~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux23~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|pwm_count_6 [8]))) # (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (\u0|pwm_decoder_0|pwm_count_5 
// [8])))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [8]),
	.datab(\u0|pwm_decoder_0|pwm_count_6 [8]),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux23~2 .lut_mask = 16'hCFA0;
defparam \u0|pwm_decoder_0|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~5_combout  = (\u0|pwm_decoder_0|pwm_on_time_2 [8] & (!\D7~input_o  & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_on_time_2 [8]),
	.datac(\D7~input_o ),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~5 .lut_mask = 16'h0C00;
defparam \u0|pwm_decoder_0|pwm_count_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \u0|pwm_decoder_0|pwm_count_2[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~5_combout  = (\u0|pwm_decoder_0|pwm_on_time_4 [8] & (!\D9~input_o  & \u0|pwm_decoder_0|pwm_status_4~q ))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_4 [8]),
	.datab(\D9~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_status_4~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~5 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \u0|pwm_decoder_0|pwm_count_4[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~6 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~6_combout  = (\u0|pwm_decoder_0|pwm_status_1~q  & (!\D6~input_o  & \u0|pwm_decoder_0|pwm_on_time_1 [8]))

	.dataa(\u0|pwm_decoder_0|pwm_status_1~q ),
	.datab(\D6~input_o ),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_on_time_1 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~6 .lut_mask = 16'h2200;
defparam \u0|pwm_decoder_0|pwm_count_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \u0|pwm_decoder_0|pwm_count_1[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~5 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~5_combout  = (!\D8~input_o  & (\u0|pwm_decoder_0|pwm_status_3~q  & \u0|pwm_decoder_0|pwm_on_time_3 [8]))

	.dataa(gnd),
	.datab(\D8~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datad(\u0|pwm_decoder_0|pwm_on_time_3 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~5 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \u0|pwm_decoder_0|pwm_count_3[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux23~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux23~0_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|packets_to_master_0|p2f|address [3])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 [8]))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [8]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [8]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [8]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux23~0 .lut_mask = 16'hDC98;
defparam \u0|pwm_decoder_0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux23~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux23~1_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|Mux23~0_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [8]))) # (!\u0|pwm_decoder_0|Mux23~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [8])))) # 
// (!\u0|packets_to_master_0|p2f|address [2] & (((\u0|pwm_decoder_0|Mux23~0_combout ))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|pwm_count_2 [8]),
	.datac(\u0|pwm_decoder_0|pwm_count_4 [8]),
	.datad(\u0|pwm_decoder_0|Mux23~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux23~1 .lut_mask = 16'hF588;
defparam \u0|pwm_decoder_0|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux23~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux23~3_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (\u0|pwm_decoder_0|Mux23~2_combout )) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|pwm_decoder_0|Mux23~2_combout  & (\u0|pwm_decoder_0|pwm_on_time_1 [8])) # 
// (!\u0|pwm_decoder_0|Mux23~2_combout  & ((\u0|pwm_decoder_0|Mux23~1_combout )))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|pwm_decoder_0|Mux23~2_combout ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [8]),
	.datad(\u0|pwm_decoder_0|Mux23~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux23~3 .lut_mask = 16'hD9C8;
defparam \u0|pwm_decoder_0|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \u0|pwm_decoder_0|avs_s0_readdata[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[8] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[8] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [8] = (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [8] & 
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [8]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8] .lut_mask = 16'hFEEE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [8]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [24])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [8])))

	.dataa(\u0|packets_to_master_0|p2f|read_data_buffer [24]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [8]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7 .lut_mask = 16'hAACC;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \u0|pwm_decoder_0|pwm_count_6[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \u0|pwm_decoder_0|pwm_count_5[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux15~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux15~2_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|pwm_count_6 [16])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|pwm_count_5 [16])))

	.dataa(\u0|pwm_decoder_0|pwm_count_6 [16]),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(gnd),
	.datad(\u0|pwm_decoder_0|pwm_count_5 [16]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux15~2 .lut_mask = 16'hBB88;
defparam \u0|pwm_decoder_0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \u0|pwm_decoder_0|pwm_count_1[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \u0|pwm_decoder_0|pwm_count_3[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux15~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux15~3_combout  = (\u0|packets_to_master_0|p2f|address [2] & (\u0|packets_to_master_0|p2f|address [3])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|packets_to_master_0|p2f|address [3] & ((\u0|pwm_decoder_0|pwm_count_3 [16]))) # 
// (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [16]))))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|pwm_decoder_0|pwm_count_1 [16]),
	.datad(\u0|pwm_decoder_0|pwm_count_3 [16]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux15~3 .lut_mask = 16'hDC98;
defparam \u0|pwm_decoder_0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \u0|pwm_decoder_0|pwm_count_2[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \u0|pwm_decoder_0|pwm_count_4[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux15~4 (
// Equation(s):
// \u0|pwm_decoder_0|Mux15~4_combout  = (\u0|packets_to_master_0|p2f|address [2] & ((\u0|pwm_decoder_0|Mux15~3_combout  & ((\u0|pwm_decoder_0|pwm_count_4 [16]))) # (!\u0|pwm_decoder_0|Mux15~3_combout  & (\u0|pwm_decoder_0|pwm_count_2 [16])))) # 
// (!\u0|packets_to_master_0|p2f|address [2] & (\u0|pwm_decoder_0|Mux15~3_combout ))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(\u0|pwm_decoder_0|Mux15~3_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_2 [16]),
	.datad(\u0|pwm_decoder_0|pwm_count_4 [16]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux15~4 .lut_mask = 16'hEC64;
defparam \u0|pwm_decoder_0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux15~5 (
// Equation(s):
// \u0|pwm_decoder_0|Mux15~5_combout  = (\u0|packets_to_master_0|p2f|address [4] & (\u0|pwm_decoder_0|Mux15~2_combout  & (!\u0|packets_to_master_0|p2f|address [3]))) # (!\u0|packets_to_master_0|p2f|address [4] & (((\u0|pwm_decoder_0|Mux15~4_combout ))))

	.dataa(\u0|pwm_decoder_0|Mux15~2_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [4]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|pwm_decoder_0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux15~5 .lut_mask = 16'h3B08;
defparam \u0|pwm_decoder_0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \u0|pwm_decoder_0|avs_s0_readdata[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[16] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [16]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [16]))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux23~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux23~0_combout  = (\u0|packets_to_master_0|p2f|read_data_buffer [16] & !\u0|packets_to_master_0|p2f|current_byte [1])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [16]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|current_byte [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux23~0 .lut_mask = 16'h00CC;
defparam \u0|packets_to_master_0|p2f|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7_combout ),
	.asdata(\u0|packets_to_master_0|p2f|Mux23~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector99~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector99~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & \u0|packets_to_master_0|p2f|fifo_data_buffer [8])

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [8]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector99~0 .lut_mask = 16'hCC00;
defparam \u0|packets_to_master_0|p2f|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [8]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N23
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [8]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [8]))) 
// # (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [8]))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [8]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [8]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12 .lut_mask = 16'hEE44;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[8]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[0]~1 (
// Equation(s):
// \u0|timer_0|read_mux_out[0]~1_combout  = (\u0|pwm_dshot_0|Decoder0~2_combout  & ((\u0|timer_0|period_h_register [0]) # ((\u0|pwm_dshot_0|Decoder0~1_combout  & !\u0|timer_0|period_l_register [0])))) # (!\u0|pwm_dshot_0|Decoder0~2_combout  & 
// (\u0|pwm_dshot_0|Decoder0~1_combout  & ((!\u0|timer_0|period_l_register [0]))))

	.dataa(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~1_combout ),
	.datac(\u0|timer_0|period_h_register [0]),
	.datad(\u0|timer_0|period_l_register [0]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[0]~1 .lut_mask = 16'hA0EC;
defparam \u0|timer_0|read_mux_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \u0|timer_0|counter_snapshot[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|internal_counter [16]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[16] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cyclone10lp_lcell_comb \u0|timer_0|counter_snapshot[0]~0 (
// Equation(s):
// \u0|timer_0|counter_snapshot[0]~0_combout  = !\u0|timer_0|internal_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|timer_0|internal_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|timer_0|counter_snapshot[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|timer_0|counter_snapshot[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \u0|timer_0|counter_snapshot[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|counter_snapshot[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|timer_0|snap_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|counter_snapshot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|counter_snapshot[0] .is_wysiwyg = "true";
defparam \u0|timer_0|counter_snapshot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[0]~2 (
// Equation(s):
// \u0|timer_0|read_mux_out[0]~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & ((\u0|packets_to_master_0|p2f|address [2] & (\u0|timer_0|counter_snapshot [16])) # (!\u0|packets_to_master_0|p2f|address [2] & ((\u0|timer_0|counter_snapshot [0])))))

	.dataa(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [2]),
	.datac(\u0|timer_0|counter_snapshot [16]),
	.datad(\u0|timer_0|counter_snapshot [0]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[0]~2 .lut_mask = 16'hA280;
defparam \u0|timer_0|read_mux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out~0 (
// Equation(s):
// \u0|timer_0|read_mux_out~0_combout  = (!\u0|packets_to_master_0|p2f|address [3] & (!\u0|packets_to_master_0|p2f|address [4] & \u0|packets_to_master_0|p2f|address [2]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|address [3]),
	.datac(\u0|packets_to_master_0|p2f|address [4]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out~0 .lut_mask = 16'h0300;
defparam \u0|timer_0|read_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \u0|timer_0|control_register~0 (
// Equation(s):
// \u0|timer_0|control_register~0_combout  = (\u0|timer_0|read_mux_out~0_combout  & ((\u0|timer_0|period_l_wr_strobe~2_combout  & ((\u0|packets_to_master_0|p2f|writedata [0]))) # (!\u0|timer_0|period_l_wr_strobe~2_combout  & (\u0|timer_0|control_register~q 
// )))) # (!\u0|timer_0|read_mux_out~0_combout  & (((\u0|timer_0|control_register~q ))))

	.dataa(\u0|timer_0|read_mux_out~0_combout ),
	.datab(\u0|timer_0|period_l_wr_strobe~2_combout ),
	.datac(\u0|timer_0|control_register~q ),
	.datad(\u0|packets_to_master_0|p2f|writedata [0]),
	.cin(gnd),
	.combout(\u0|timer_0|control_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|control_register~0 .lut_mask = 16'hF870;
defparam \u0|timer_0|control_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \u0|timer_0|control_register (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|control_register .is_wysiwyg = "true";
defparam \u0|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \u0|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|Equal0~10_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \u0|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \u0|timer_0|timeout_occurred~0 (
// Equation(s):
// \u0|timer_0|timeout_occurred~0_combout  = (\u0|timer_0|timeout_occurred~q ) # ((\u0|timer_0|Equal0~10_combout  & !\u0|timer_0|delayed_unxcounter_is_zeroxx0~q ))

	.dataa(\u0|timer_0|Equal0~10_combout ),
	.datab(gnd),
	.datac(\u0|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.datad(\u0|timer_0|timeout_occurred~q ),
	.cin(gnd),
	.combout(\u0|timer_0|timeout_occurred~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|timeout_occurred~0 .lut_mask = 16'hFF0A;
defparam \u0|timer_0|timeout_occurred~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \u0|timer_0|timeout_occurred~1 (
// Equation(s):
// \u0|timer_0|timeout_occurred~1_combout  = (\u0|timer_0|timeout_occurred~0_combout  & ((!\u0|pwm_dshot_0|Decoder0~0_combout ) # (!\u0|timer_0|period_l_wr_strobe~2_combout )))

	.dataa(gnd),
	.datab(\u0|timer_0|timeout_occurred~0_combout ),
	.datac(\u0|timer_0|period_l_wr_strobe~2_combout ),
	.datad(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|timeout_occurred~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|timeout_occurred~1 .lut_mask = 16'h0CCC;
defparam \u0|timer_0|timeout_occurred~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \u0|timer_0|timeout_occurred (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \u0|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[0]~3 (
// Equation(s):
// \u0|timer_0|read_mux_out[0]~3_combout  = (\u0|timer_0|control_register~q  & ((\u0|timer_0|read_mux_out~0_combout ) # ((\u0|pwm_dshot_0|Decoder0~0_combout  & \u0|timer_0|timeout_occurred~q )))) # (!\u0|timer_0|control_register~q  & 
// (\u0|pwm_dshot_0|Decoder0~0_combout  & ((\u0|timer_0|timeout_occurred~q ))))

	.dataa(\u0|timer_0|control_register~q ),
	.datab(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.datac(\u0|timer_0|read_mux_out~0_combout ),
	.datad(\u0|timer_0|timeout_occurred~q ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[0]~3 .lut_mask = 16'hECA0;
defparam \u0|timer_0|read_mux_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cyclone10lp_lcell_comb \u0|timer_0|read_mux_out[0] (
// Equation(s):
// \u0|timer_0|read_mux_out [0] = (\u0|timer_0|read_mux_out[0]~1_combout ) # ((\u0|timer_0|read_mux_out[0]~2_combout ) # (\u0|timer_0|read_mux_out[0]~3_combout ))

	.dataa(\u0|timer_0|read_mux_out[0]~1_combout ),
	.datab(\u0|timer_0|read_mux_out[0]~2_combout ),
	.datac(gnd),
	.datad(\u0|timer_0|read_mux_out[0]~3_combout ),
	.cin(gnd),
	.combout(\u0|timer_0|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \u0|timer_0|read_mux_out[0] .lut_mask = 16'hFFEE;
defparam \u0|timer_0|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \u0|timer_0|readdata[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|timer_0|read_mux_out [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \u0|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|timer_0|readdata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_6~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_6~0_combout  = (!\D11~input_o  & (\u0|pwm_decoder_0|pwm_status_6~q  & \u0|pwm_decoder_0|pwm_on_time_6 [0]))

	.dataa(\D11~input_o ),
	.datab(\u0|pwm_decoder_0|pwm_status_6~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_6 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6~0 .lut_mask = 16'h4040;
defparam \u0|pwm_decoder_0|pwm_count_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \u0|pwm_decoder_0|pwm_count_6[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_6~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_6[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_6[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_5~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_5~0_combout  = (!\D10~input_o  & (\u0|pwm_decoder_0|pwm_on_time_5 [0] & \u0|pwm_decoder_0|pwm_status_5~q ))

	.dataa(\D10~input_o ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_5 [0]),
	.datad(\u0|pwm_decoder_0|pwm_status_5~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5~0 .lut_mask = 16'h5000;
defparam \u0|pwm_decoder_0|pwm_count_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \u0|pwm_decoder_0|pwm_count_5[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_5~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_5[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_5[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_2~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_2~0_combout  = (!\D7~input_o  & (\u0|pwm_decoder_0|pwm_on_time_2 [0] & \u0|pwm_decoder_0|pwm_status_2~q ))

	.dataa(gnd),
	.datab(\D7~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_2 [0]),
	.datad(\u0|pwm_decoder_0|pwm_status_2~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2~0 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \u0|pwm_decoder_0|pwm_count_2[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_2[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_2[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_4~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_4~0_combout  = (\u0|pwm_decoder_0|pwm_status_4~q  & (\u0|pwm_decoder_0|pwm_on_time_4 [0] & !\D9~input_o ))

	.dataa(gnd),
	.datab(\u0|pwm_decoder_0|pwm_status_4~q ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_4 [0]),
	.datad(\D9~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4~0 .lut_mask = 16'h00C0;
defparam \u0|pwm_decoder_0|pwm_count_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \u0|pwm_decoder_0|pwm_count_4[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_4~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_4[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_4[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_1~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_1~0_combout  = (!\D6~input_o  & (\u0|pwm_decoder_0|pwm_on_time_1 [0] & \u0|pwm_decoder_0|pwm_status_1~q ))

	.dataa(gnd),
	.datab(\D6~input_o ),
	.datac(\u0|pwm_decoder_0|pwm_on_time_1 [0]),
	.datad(\u0|pwm_decoder_0|pwm_status_1~q ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1~0 .lut_mask = 16'h3000;
defparam \u0|pwm_decoder_0|pwm_count_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \u0|pwm_decoder_0|pwm_count_1[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_1[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_1[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|pwm_count_3~0 (
// Equation(s):
// \u0|pwm_decoder_0|pwm_count_3~0_combout  = (\u0|pwm_decoder_0|pwm_status_3~q  & (\u0|pwm_decoder_0|pwm_on_time_3 [0] & !\D8~input_o ))

	.dataa(\u0|pwm_decoder_0|pwm_status_3~q ),
	.datab(gnd),
	.datac(\u0|pwm_decoder_0|pwm_on_time_3 [0]),
	.datad(\D8~input_o ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|pwm_count_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3~0 .lut_mask = 16'h00A0;
defparam \u0|pwm_decoder_0|pwm_count_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \u0|pwm_decoder_0|pwm_count_3[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|pwm_count_3~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|pwm_count_3[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|pwm_count_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|pwm_count_3[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|pwm_count_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux31~0 (
// Equation(s):
// \u0|pwm_decoder_0|Mux31~0_combout  = (\u0|packets_to_master_0|p2f|address [3] & (((\u0|pwm_decoder_0|pwm_count_3 [0]) # (\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|packets_to_master_0|p2f|address [3] & (\u0|pwm_decoder_0|pwm_count_1 [0] & 
// ((!\u0|packets_to_master_0|p2f|address [2]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_1 [0]),
	.datab(\u0|pwm_decoder_0|pwm_count_3 [0]),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux31~0 .lut_mask = 16'hF0CA;
defparam \u0|pwm_decoder_0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux31~1 (
// Equation(s):
// \u0|pwm_decoder_0|Mux31~1_combout  = (\u0|pwm_decoder_0|Mux31~0_combout  & (((\u0|pwm_decoder_0|pwm_count_4 [0]) # (!\u0|packets_to_master_0|p2f|address [2])))) # (!\u0|pwm_decoder_0|Mux31~0_combout  & (\u0|pwm_decoder_0|pwm_count_2 [0] & 
// ((\u0|packets_to_master_0|p2f|address [2]))))

	.dataa(\u0|pwm_decoder_0|pwm_count_2 [0]),
	.datab(\u0|pwm_decoder_0|pwm_count_4 [0]),
	.datac(\u0|pwm_decoder_0|Mux31~0_combout ),
	.datad(\u0|packets_to_master_0|p2f|address [2]),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux31~1 .lut_mask = 16'hCAF0;
defparam \u0|pwm_decoder_0|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux31~2 (
// Equation(s):
// \u0|pwm_decoder_0|Mux31~2_combout  = (\u0|pwm_dshot_0|Decoder0~3_combout  & (\u0|pwm_decoder_0|pwm_count_5 [0] & ((!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout )))) # (!\u0|pwm_dshot_0|Decoder0~3_combout  & (((\u0|pwm_decoder_0|Mux31~1_combout ) # 
// (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_count_5 [0]),
	.datab(\u0|pwm_decoder_0|Mux31~1_combout ),
	.datac(\u0|pwm_dshot_0|Decoder0~3_combout ),
	.datad(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux31~2 .lut_mask = 16'h0FAC;
defparam \u0|pwm_decoder_0|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cyclone10lp_lcell_comb \u0|pwm_decoder_0|Mux31~3 (
// Equation(s):
// \u0|pwm_decoder_0|Mux31~3_combout  = (\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & ((\u0|pwm_decoder_0|Mux31~2_combout  & (\u0|pwm_decoder_0|pwm_on_time_1 [0])) # (!\u0|pwm_decoder_0|Mux31~2_combout  & ((\u0|pwm_decoder_0|pwm_count_6 [0]))))) # 
// (!\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout  & (((\u0|pwm_decoder_0|Mux31~2_combout ))))

	.dataa(\u0|pwm_decoder_0|pwm_on_time_1 [0]),
	.datab(\u0|pwm_decoder_0|avs_s0_readdata[4]~0_combout ),
	.datac(\u0|pwm_decoder_0|pwm_count_6 [0]),
	.datad(\u0|pwm_decoder_0|Mux31~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|Mux31~3 .lut_mask = 16'hBBC0;
defparam \u0|pwm_decoder_0|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \u0|pwm_decoder_0|avs_s0_readdata[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|Mux31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_decoder_0|avs_s0_readdata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|avs_s0_readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|avs_s0_readdata[0] .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|avs_s0_readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_decoder_0|avs_s0_readdata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  = (\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [0]) # 
// ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0])))) # (!\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0])))

	.dataa(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|pwm_decoder_0_avs_s0_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cyclone10lp_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data [0] = (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data [0]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 16'hFFCC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \u0|packets_to_master_0|p2f|read_data_buffer[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|read_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|read_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|read_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [1] & (\u0|packets_to_master_0|p2f|read_data_buffer [16])) # (!\u0|packets_to_master_0|p2f|current_byte [1] & 
// ((\u0|packets_to_master_0|p2f|read_data_buffer [0])))

	.dataa(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datab(\u0|packets_to_master_0|p2f|read_data_buffer [16]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|fifo_data_buffer[0]~0_combout ),
	.asdata(\u0|packets_to_master_0|p2f|fifo_data_buffer[8]~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|packets_to_master_0|p2f|current_byte [0]),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector107~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector107~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|fifo_data_buffer [0]))) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & 
// (\u0|packets_to_master_0|p2f|command [0]))

	.dataa(\u0|packets_to_master_0|p2f|command [0]),
	.datab(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_data_buffer [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector107~0 .lut_mask = 16'hEE22;
defparam \u0|packets_to_master_0|p2f|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N15
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N19
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [0])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [0])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [0]),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Mux7~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Mux7~0_combout  = (\u0|packets_to_master_0|p2f|current_byte [0] & (\u0|packets_to_master_0|p2f|read_data_buffer [24])) # (!\u0|packets_to_master_0|p2f|current_byte [0] & ((\u0|packets_to_master_0|p2f|read_data_buffer [16])))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|current_byte [0]),
	.datac(\u0|packets_to_master_0|p2f|read_data_buffer [24]),
	.datad(\u0|packets_to_master_0|p2f|read_data_buffer [16]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Mux7~0 .lut_mask = 16'hF3C0;
defparam \u0|packets_to_master_0|p2f|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N9
dffeas \u0|packets_to_master_0|p2f|fifo_data_buffer[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|packets_to_master_0|p2f|current_byte [1]),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|state.PUSH_FIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_data_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_data_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|Selector91~0 (
// Equation(s):
// \u0|packets_to_master_0|p2f|Selector91~0_combout  = (\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & (\u0|packets_to_master_0|p2f|fifo_data_buffer [16])) # (!\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q  & ((\u0|packets_to_master_0|p2f|counter 
// [8])))

	.dataa(\u0|packets_to_master_0|p2f|state.PUSH_FIFO_WAIT~q ),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|fifo_data_buffer [16]),
	.datad(\u0|packets_to_master_0|p2f|counter [8]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|Selector91~0 .lut_mask = 16'hF5A0;
defparam \u0|packets_to_master_0|p2f|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \u0|packets_to_master_0|p2f|fifo_writedata[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|fifo_writedata[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|fifo_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|fifo_writedata[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|fifo_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder_combout  = \u0|packets_to_master_0|p2f|fifo_writedata [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|fifo_writedata [16]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N29
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N14
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder_combout  = \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [16]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N15
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|wrreq_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13 (
// Equation(s):
// \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13_combout  = 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [16])) # 
// (!\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0] & ((\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs 
// [16])))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|rd_ptr|auto_generated|counter_reg_bit [0]),
	.datab(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[1]|dffs [16]),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_data_node[0]|dffs [16]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13 .lut_mask = 16'hDD88;
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|last_row_data_out_mux|auto_generated|result_node[16]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \u0|packets_to_master_0|f2p|fifo_data_buffer[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [16]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|f2p|state.FIFO_DATA_WAIT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|fifo_data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[8] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|fifo_data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector19~0 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector19~0_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (((\u0|packets_to_master_0|f2p|out_data[0]~1_combout )))) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & 
// ((\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [8]))) # (!\u0|packets_to_master_0|f2p|out_data[0]~1_combout  & 
// (\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [0]))))

	.dataa(\u0|packets_to_master_0|fb|the_scfifo_with_controls|the_scfifo|single_clock_fifo|subfifo|output_buffer|dffs [0]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [8]),
	.datad(\u0|packets_to_master_0|f2p|out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector19~0 .lut_mask = 16'hFC22;
defparam \u0|packets_to_master_0|f2p|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cyclone10lp_lcell_comb \u0|packets_to_master_0|f2p|Selector19~1 (
// Equation(s):
// \u0|packets_to_master_0|f2p|Selector19~1_combout  = (\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & ((\u0|packets_to_master_0|f2p|Selector19~0_combout  & (\u0|packets_to_master_0|f2p|fifo_data_buffer [16])) # 
// (!\u0|packets_to_master_0|f2p|Selector19~0_combout  & ((\u0|packets_to_master_0|f2p|fifo_data_buffer [0]))))) # (!\u0|packets_to_master_0|f2p|out_data[0]~0_combout  & (((\u0|packets_to_master_0|f2p|Selector19~0_combout ))))

	.dataa(\u0|packets_to_master_0|f2p|fifo_data_buffer [16]),
	.datab(\u0|packets_to_master_0|f2p|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|fifo_data_buffer [0]),
	.datad(\u0|packets_to_master_0|f2p|Selector19~0_combout ),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|f2p|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|Selector19~1 .lut_mask = 16'hBBC0;
defparam \u0|packets_to_master_0|f2p|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \u0|packets_to_master_0|f2p|out_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|f2p|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|f2p|out_data[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|f2p|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|f2p|out_data[0] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|f2p|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~2 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~2_combout  = (\u0|st_packets_to_bytes_0|out_data[0]~1_combout  & (((\u0|packets_to_master_0|f2p|out_data [0])))) # (!\u0|st_packets_to_bytes_0|out_data[0]~1_combout  & (!\u0|st_packets_to_bytes_0|always0~0_combout  & 
// (!\u0|st_packets_to_bytes_0|always0~1_combout )))

	.dataa(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|always0~1_combout ),
	.datac(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.datad(\u0|packets_to_master_0|f2p|out_data [0]),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~2 .lut_mask = 16'hF101;
defparam \u0|st_packets_to_bytes_0|out_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \u0|st_packets_to_bytes_0|out_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~2_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[0] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cyclone10lp_lcell_comb \tx_lite|lcl_data[0]~3 (
// Equation(s):
// \tx_lite|lcl_data[0]~3_combout  = ((!\tx_lite|state [1] & ((\tx_lite|state [0]) # (!\tx_lite|q_fscts~q )))) # (!\tx_lite|state [2])

	.dataa(\tx_lite|state [0]),
	.datab(\tx_lite|state [2]),
	.datac(\tx_lite|state [1]),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[0]~3 .lut_mask = 16'h3B3F;
defparam \tx_lite|lcl_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cyclone10lp_lcell_comb \tx_lite|lcl_data[0]~4 (
// Equation(s):
// \tx_lite|lcl_data[0]~4_combout  = (\tx_lite|state[3]~4_combout ) # (((\tx_lite|lcl_data[0]~3_combout  & !\tx_lite|state [3])) # (!\clock_for_fastserial|fsclk~q ))

	.dataa(\tx_lite|lcl_data[0]~3_combout ),
	.datab(\tx_lite|state[3]~4_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\clock_for_fastserial|fsclk~q ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[0]~4 .lut_mask = 16'hCEFF;
defparam \tx_lite|lcl_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~7 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~7_combout  = (!\u0|st_packets_to_bytes_0|sent_channel~0_combout  & ((\u0|packets_to_master_0|f2p|out_data [4]) # (!\u0|st_packets_to_bytes_0|out_data[0]~1_combout )))

	.dataa(\u0|st_packets_to_bytes_0|sent_channel~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~7 .lut_mask = 16'h5151;
defparam \u0|st_packets_to_bytes_0|out_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \u0|st_packets_to_bytes_0|out_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[4] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~10 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~10_combout  = (!\u0|st_packets_to_bytes_0|sent_channel~0_combout  & ((\u0|packets_to_master_0|f2p|out_data [6]) # (!\u0|st_packets_to_bytes_0|out_data[0]~1_combout )))

	.dataa(\u0|st_packets_to_bytes_0|sent_channel~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~10 .lut_mask = 16'h5151;
defparam \u0|st_packets_to_bytes_0|out_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \u0|st_packets_to_bytes_0|out_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[6] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~11 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~11_combout  = (\u0|packets_to_master_0|f2p|out_data [7] & \u0|st_packets_to_bytes_0|out_data[0]~1_combout )

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|f2p|out_data [7]),
	.datac(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~11 .lut_mask = 16'hC0C0;
defparam \u0|st_packets_to_bytes_0|out_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \u0|st_packets_to_bytes_0|out_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[7] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cyclone10lp_lcell_comb \tx_lite|lcl_data~5 (
// Equation(s):
// \tx_lite|lcl_data~5_combout  = (\u0|st_packets_to_bytes_0|out_valid~q  & ((\tx_lite|busy~q  & (!\tx_lite|lcl_data [7])) # (!\tx_lite|busy~q  & ((\u0|st_packets_to_bytes_0|out_data [7]))))) # (!\u0|st_packets_to_bytes_0|out_valid~q  & (!\tx_lite|lcl_data 
// [7]))

	.dataa(\tx_lite|lcl_data [7]),
	.datab(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datac(\u0|st_packets_to_bytes_0|out_data [7]),
	.datad(\tx_lite|busy~q ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data~5 .lut_mask = 16'h55D1;
defparam \tx_lite|lcl_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cyclone10lp_lcell_comb \tx_lite|Selector0~0 (
// Equation(s):
// \tx_lite|Selector0~0_combout  = (\tx_lite|state [0] & (!\tx_lite|state [2])) # (!\tx_lite|state [0] & (\tx_lite|state [2] & (\clock_for_fastserial|fsclk~q  & \tx_lite|q_fscts~q )))

	.dataa(\tx_lite|state [0]),
	.datab(\tx_lite|state [2]),
	.datac(\clock_for_fastserial|fsclk~q ),
	.datad(\tx_lite|q_fscts~q ),
	.cin(gnd),
	.combout(\tx_lite|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~0 .lut_mask = 16'h6222;
defparam \tx_lite|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cyclone10lp_lcell_comb \tx_lite|Selector0~1 (
// Equation(s):
// \tx_lite|Selector0~1_combout  = (\tx_lite|state [2] & (\tx_lite|state~2_combout  $ (((\tx_lite|Selector0~0_combout  & !\tx_lite|state [3]))))) # (!\tx_lite|state [2] & (!\tx_lite|Selector0~0_combout  & (!\tx_lite|state [3] & \tx_lite|state~2_combout )))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|Selector0~0_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~1 .lut_mask = 16'hA308;
defparam \tx_lite|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cyclone10lp_lcell_comb \tx_lite|Selector0~2 (
// Equation(s):
// \tx_lite|Selector0~2_combout  = (\tx_lite|state [3] & (((\tx_lite|state~2_combout )))) # (!\tx_lite|state [3] & (\tx_lite|Selector0~0_combout  & ((\tx_lite|state [2]) # (\tx_lite|state~2_combout ))))

	.dataa(\tx_lite|state [2]),
	.datab(\tx_lite|Selector0~0_combout ),
	.datac(\tx_lite|state [3]),
	.datad(\tx_lite|state~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~2 .lut_mask = 16'hFC08;
defparam \tx_lite|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cyclone10lp_lcell_comb \tx_lite|Selector0~3 (
// Equation(s):
// \tx_lite|Selector0~3_combout  = (!\tx_lite|lcl_data~5_combout  & (\tx_lite|Selector0~2_combout  $ (((!\tx_lite|state [1]) # (!\tx_lite|Selector0~1_combout )))))

	.dataa(\tx_lite|lcl_data~5_combout ),
	.datab(\tx_lite|Selector0~1_combout ),
	.datac(\tx_lite|Selector0~2_combout ),
	.datad(\tx_lite|state [1]),
	.cin(gnd),
	.combout(\tx_lite|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector0~3 .lut_mask = 16'h4105;
defparam \tx_lite|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \tx_lite|lcl_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[7] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cyclone10lp_lcell_comb \tx_lite|Selector1~0 (
// Equation(s):
// \tx_lite|Selector1~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (!\u0|st_packets_to_bytes_0|out_data [6])) # (!\tx_lite|lcl_data[0]~4_combout  & (((\tx_lite|lcl_data [7] & !\tx_lite|lcl_data[0]~2_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|out_data [6]),
	.datab(\tx_lite|lcl_data [7]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\tx_lite|lcl_data[0]~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector1~0 .lut_mask = 16'h505C;
defparam \tx_lite|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cyclone10lp_lcell_comb \tx_lite|lcl_data[0]~6 (
// Equation(s):
// \tx_lite|lcl_data[0]~6_combout  = ((!\tx_lite|busy~q  & \u0|st_packets_to_bytes_0|out_valid~q )) # (!\tx_lite|lcl_data[0]~4_combout )

	.dataa(gnd),
	.datab(\tx_lite|busy~q ),
	.datac(\u0|st_packets_to_bytes_0|out_valid~q ),
	.datad(\tx_lite|lcl_data[0]~4_combout ),
	.cin(gnd),
	.combout(\tx_lite|lcl_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|lcl_data[0]~6 .lut_mask = 16'h30FF;
defparam \tx_lite|lcl_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \tx_lite|lcl_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[6] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~8 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~8_combout  = \u0|packets_to_master_0|f2p|out_data [5] $ (\u0|st_packets_to_bytes_0|sent_esc~q )

	.dataa(\u0|packets_to_master_0|f2p|out_data [5]),
	.datab(gnd),
	.datac(\u0|st_packets_to_bytes_0|sent_esc~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~8 .lut_mask = 16'h5A5A;
defparam \u0|st_packets_to_bytes_0|out_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~9 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~9_combout  = (\u0|st_packets_to_bytes_0|always0~0_combout  & (!\u0|st_packets_to_bytes_0|sent_channel_char~q )) # (!\u0|st_packets_to_bytes_0|always0~0_combout  & (((\u0|st_packets_to_bytes_0|out_data~8_combout ) # 
// (!\u0|st_packets_to_bytes_0|out_data[0]~0_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|sent_channel_char~q ),
	.datab(\u0|st_packets_to_bytes_0|out_data~8_combout ),
	.datac(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datad(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~9 .lut_mask = 16'h5C5F;
defparam \u0|st_packets_to_bytes_0|out_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \u0|st_packets_to_bytes_0|out_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[5] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cyclone10lp_lcell_comb \tx_lite|Selector2~0 (
// Equation(s):
// \tx_lite|Selector2~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [5])))) # (!\tx_lite|lcl_data[0]~4_combout  & (\tx_lite|lcl_data [6] & ((!\tx_lite|lcl_data[0]~2_combout ))))

	.dataa(\tx_lite|lcl_data [6]),
	.datab(\u0|st_packets_to_bytes_0|out_data [5]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\tx_lite|lcl_data[0]~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector2~0 .lut_mask = 16'h303A;
defparam \tx_lite|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \tx_lite|lcl_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[5] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cyclone10lp_lcell_comb \tx_lite|Selector3~0 (
// Equation(s):
// \tx_lite|Selector3~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [4])))) # (!\tx_lite|lcl_data[0]~4_combout  & (!\tx_lite|lcl_data[0]~2_combout  & ((\tx_lite|lcl_data [5]))))

	.dataa(\tx_lite|lcl_data[0]~2_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data [4]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\tx_lite|lcl_data [5]),
	.cin(gnd),
	.combout(\tx_lite|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector3~0 .lut_mask = 16'h3530;
defparam \tx_lite|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \tx_lite|lcl_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[4] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~6 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~6_combout  = (!\u0|st_packets_to_bytes_0|sent_channel~0_combout  & ((\u0|packets_to_master_0|f2p|out_data [3]) # (!\u0|st_packets_to_bytes_0|out_data[0]~1_combout )))

	.dataa(\u0|st_packets_to_bytes_0|sent_channel~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~6 .lut_mask = 16'h5151;
defparam \u0|st_packets_to_bytes_0|out_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \u0|st_packets_to_bytes_0|out_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[3] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cyclone10lp_lcell_comb \tx_lite|Selector4~0 (
// Equation(s):
// \tx_lite|Selector4~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [3])))) # (!\tx_lite|lcl_data[0]~4_combout  & (\tx_lite|lcl_data [4] & ((!\tx_lite|lcl_data[0]~2_combout ))))

	.dataa(\tx_lite|lcl_data [4]),
	.datab(\u0|st_packets_to_bytes_0|out_data [3]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\tx_lite|lcl_data[0]~2_combout ),
	.cin(gnd),
	.combout(\tx_lite|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector4~0 .lut_mask = 16'h303A;
defparam \tx_lite|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \tx_lite|lcl_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[3] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~4 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~4_combout  = (\u0|st_packets_to_bytes_0|out_data[0]~0_combout  & (!\u0|st_packets_to_bytes_0|always0~0_combout  & ((\u0|packets_to_master_0|f2p|out_data [2]) # (!\u0|st_packets_to_bytes_0|in_ready~5_combout ))))

	.dataa(\u0|st_packets_to_bytes_0|in_ready~5_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.datac(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datad(\u0|packets_to_master_0|f2p|out_data [2]),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~4 .lut_mask = 16'h0C04;
defparam \u0|st_packets_to_bytes_0|out_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~5 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~5_combout  = (\u0|st_packets_to_bytes_0|out_data~4_combout ) # ((\u0|st_packets_to_bytes_0|always0~0_combout  & !\u0|st_packets_to_bytes_0|sent_channel_char~q ))

	.dataa(gnd),
	.datab(\u0|st_packets_to_bytes_0|out_data~4_combout ),
	.datac(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datad(\u0|st_packets_to_bytes_0|sent_channel_char~q ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~5 .lut_mask = 16'hCCFC;
defparam \u0|st_packets_to_bytes_0|out_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \u0|st_packets_to_bytes_0|out_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[2] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cyclone10lp_lcell_comb \tx_lite|Selector5~0 (
// Equation(s):
// \tx_lite|Selector5~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [2])))) # (!\tx_lite|lcl_data[0]~4_combout  & (!\tx_lite|lcl_data[0]~2_combout  & (\tx_lite|lcl_data [3])))

	.dataa(\tx_lite|lcl_data[0]~2_combout ),
	.datab(\tx_lite|lcl_data [3]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\u0|st_packets_to_bytes_0|out_data [2]),
	.cin(gnd),
	.combout(\tx_lite|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector5~0 .lut_mask = 16'h04F4;
defparam \tx_lite|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \tx_lite|lcl_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[2] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cyclone10lp_lcell_comb \u0|st_packets_to_bytes_0|out_data~3 (
// Equation(s):
// \u0|st_packets_to_bytes_0|out_data~3_combout  = (\u0|st_packets_to_bytes_0|out_data[0]~1_combout  & (((\u0|packets_to_master_0|f2p|out_data [1])))) # (!\u0|st_packets_to_bytes_0|out_data[0]~1_combout  & (!\u0|st_packets_to_bytes_0|always0~0_combout  & 
// (!\u0|st_packets_to_bytes_0|out_data[0]~0_combout )))

	.dataa(\u0|st_packets_to_bytes_0|always0~0_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data[0]~0_combout ),
	.datac(\u0|packets_to_master_0|f2p|out_data [1]),
	.datad(\u0|st_packets_to_bytes_0|out_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|st_packets_to_bytes_0|out_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data~3 .lut_mask = 16'hF011;
defparam \u0|st_packets_to_bytes_0|out_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \u0|st_packets_to_bytes_0|out_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|st_packets_to_bytes_0|out_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|st_packets_to_bytes_0|in_ready~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|st_packets_to_bytes_0|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|st_packets_to_bytes_0|out_data[1] .is_wysiwyg = "true";
defparam \u0|st_packets_to_bytes_0|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cyclone10lp_lcell_comb \tx_lite|Selector6~0 (
// Equation(s):
// \tx_lite|Selector6~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [1])))) # (!\tx_lite|lcl_data[0]~4_combout  & (!\tx_lite|lcl_data[0]~2_combout  & (\tx_lite|lcl_data [2])))

	.dataa(\tx_lite|lcl_data[0]~2_combout ),
	.datab(\tx_lite|lcl_data [2]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\u0|st_packets_to_bytes_0|out_data [1]),
	.cin(gnd),
	.combout(\tx_lite|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector6~0 .lut_mask = 16'h04F4;
defparam \tx_lite|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \tx_lite|lcl_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[1] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cyclone10lp_lcell_comb \tx_lite|Selector7~0 (
// Equation(s):
// \tx_lite|Selector7~0_combout  = (\tx_lite|lcl_data[0]~4_combout  & (((!\u0|st_packets_to_bytes_0|out_data [0])))) # (!\tx_lite|lcl_data[0]~4_combout  & (!\tx_lite|lcl_data[0]~2_combout  & ((\tx_lite|lcl_data [1]))))

	.dataa(\tx_lite|lcl_data[0]~2_combout ),
	.datab(\u0|st_packets_to_bytes_0|out_data [0]),
	.datac(\tx_lite|lcl_data[0]~4_combout ),
	.datad(\tx_lite|lcl_data [1]),
	.cin(gnd),
	.combout(\tx_lite|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Selector7~0 .lut_mask = 16'h3530;
defparam \tx_lite|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \tx_lite|lcl_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tx_lite|lcl_data[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|lcl_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|lcl_data[0] .is_wysiwyg = "true";
defparam \tx_lite|lcl_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cyclone10lp_lcell_comb \tx_lite|Mux0~0 (
// Equation(s):
// \tx_lite|Mux0~0_combout  = (\tx_lite|state~2_combout  & (\tx_lite|lcl_data [0] $ (\tx_lite|fsdi~q )))

	.dataa(gnd),
	.datab(\tx_lite|lcl_data [0]),
	.datac(\tx_lite|state~2_combout ),
	.datad(\tx_lite|fsdi~q ),
	.cin(gnd),
	.combout(\tx_lite|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~0 .lut_mask = 16'h30C0;
defparam \tx_lite|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cyclone10lp_lcell_comb \tx_lite|Mux0~5 (
// Equation(s):
// \tx_lite|Mux0~5_combout  = (\tx_lite|Mux0~4_combout  & ((\tx_lite|Mux0~3_combout ) # ((\tx_lite|fsdi~q )))) # (!\tx_lite|Mux0~4_combout  & (\tx_lite|Mux0~3_combout  & (\tx_lite|fsdi~q  $ (\tx_lite|Mux0~0_combout ))))

	.dataa(\tx_lite|Mux0~4_combout ),
	.datab(\tx_lite|Mux0~3_combout ),
	.datac(\tx_lite|fsdi~q ),
	.datad(\tx_lite|Mux0~0_combout ),
	.cin(gnd),
	.combout(\tx_lite|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tx_lite|Mux0~5 .lut_mask = 16'hACE8;
defparam \tx_lite|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \tx_lite|fsdi (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tx_lite|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_lite|fsdi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx_lite|fsdi .is_wysiwyg = "true";
defparam \tx_lite|fsdi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cyclone10lp_lcell_comb \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1 (
// Equation(s):
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~0 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~0_combout  = \u0|ap102_led_0|tx|num_bits [0] $ (VCC)
// \u0|ap102_led_0|tx|Add0~1  = CARRY(\u0|ap102_led_0|tx|num_bits [0])

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|num_bits [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Add0~0_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~1 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~0 .lut_mask = 16'h33CC;
defparam \u0|ap102_led_0|tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[0]~9 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[0]~9_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~0_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [0])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [0]),
	.datad(\u0|ap102_led_0|tx|Add0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[0]~9 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \u0|ap102_led_0|tx|num_bits[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[0]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~2 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~2_combout  = (\u0|ap102_led_0|tx|num_bits [1] & (\u0|ap102_led_0|tx|Add0~1  & VCC)) # (!\u0|ap102_led_0|tx|num_bits [1] & (!\u0|ap102_led_0|tx|Add0~1 ))
// \u0|ap102_led_0|tx|Add0~3  = CARRY((!\u0|ap102_led_0|tx|num_bits [1] & !\u0|ap102_led_0|tx|Add0~1 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|num_bits [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~1 ),
	.combout(\u0|ap102_led_0|tx|Add0~2_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~3 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~2 .lut_mask = 16'hC303;
defparam \u0|ap102_led_0|tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[1]~8 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[1]~8_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~2_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [1])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [1]),
	.datad(\u0|ap102_led_0|tx|Add0~2_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[1]~8 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \u0|ap102_led_0|tx|num_bits[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[1]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~4 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~4_combout  = (\u0|ap102_led_0|tx|num_bits [2] & ((GND) # (!\u0|ap102_led_0|tx|Add0~3 ))) # (!\u0|ap102_led_0|tx|num_bits [2] & (\u0|ap102_led_0|tx|Add0~3  $ (GND)))
// \u0|ap102_led_0|tx|Add0~5  = CARRY((\u0|ap102_led_0|tx|num_bits [2]) # (!\u0|ap102_led_0|tx|Add0~3 ))

	.dataa(\u0|ap102_led_0|tx|num_bits [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~3 ),
	.combout(\u0|ap102_led_0|tx|Add0~4_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~5 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~4 .lut_mask = 16'h5AAF;
defparam \u0|ap102_led_0|tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~6 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~6_combout  = (\u0|ap102_led_0|tx|num_bits [3] & (\u0|ap102_led_0|tx|Add0~5  & VCC)) # (!\u0|ap102_led_0|tx|num_bits [3] & (!\u0|ap102_led_0|tx|Add0~5 ))
// \u0|ap102_led_0|tx|Add0~7  = CARRY((!\u0|ap102_led_0|tx|num_bits [3] & !\u0|ap102_led_0|tx|Add0~5 ))

	.dataa(\u0|ap102_led_0|tx|num_bits [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~5 ),
	.combout(\u0|ap102_led_0|tx|Add0~6_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~7 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~6 .lut_mask = 16'hA505;
defparam \u0|ap102_led_0|tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|comb~0 (
// Equation(s):
// \u0|ap102_led_0|comb~0_combout  = ((\u0|packets_to_master_0|p2f|address [5] $ (\u0|pwm_dshot_0|Decoder0~0_combout )) # (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout )) # 
// (!\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q )

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datab(\u0|packets_to_master_0|p2f|address [5]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.datad(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|comb~0 .lut_mask = 16'h7FDF;
defparam \u0|ap102_led_0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|state~18 (
// Equation(s):
// \u0|ap102_led_0|state~18_combout  = (\u0|ap102_led_0|tx|state.IDLE~q  & ((\u0|ap102_led_0|state.INIT~q ) # ((\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// \u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout )))) # (!\u0|ap102_led_0|tx|state.IDLE~q  & (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & 
// ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ))))

	.dataa(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|ap102_led_0|state.INIT~q ),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~18 .lut_mask = 16'hECA0;
defparam \u0|ap102_led_0|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N3
dffeas \u0|ap102_led_0|state.INIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|state~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|state.INIT .is_wysiwyg = "true";
defparam \u0|ap102_led_0|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|leds~33 (
// Equation(s):
// \u0|ap102_led_0|leds~33_combout  = (!\u0|ap102_led_0|state.WAIT~q  & !\u0|ap102_led_0|state.INIT~q )

	.dataa(\u0|ap102_led_0|state.WAIT~q ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|state.INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds~33 .lut_mask = 16'h0505;
defparam \u0|ap102_led_0|leds~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~4 (
// Equation(s):
// \u0|ap102_led_0|which_led~4_combout  = (\u0|ap102_led_0|which_led [0] & ((\u0|ap102_led_0|state.INIT~q ) # ((\u0|ap102_led_0|state.WAIT~q )))) # (!\u0|ap102_led_0|which_led [0] & (((\u0|ap102_led_0|state.START~q ))))

	.dataa(\u0|ap102_led_0|state.INIT~q ),
	.datab(\u0|ap102_led_0|state.START~q ),
	.datac(\u0|ap102_led_0|state.WAIT~q ),
	.datad(\u0|ap102_led_0|which_led [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~4 .lut_mask = 16'hFACC;
defparam \u0|ap102_led_0|which_led~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~5 (
// Equation(s):
// \u0|ap102_led_0|which_led~5_combout  = (\u0|ap102_led_0|comb~0_combout  & (((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & \u0|ap102_led_0|which_led~4_combout )))) # (!\u0|ap102_led_0|comb~0_combout  & ((\u0|ap102_led_0|which_led 
// [0]) # ((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & \u0|ap102_led_0|which_led~4_combout ))))

	.dataa(\u0|ap102_led_0|comb~0_combout ),
	.datab(\u0|ap102_led_0|which_led [0]),
	.datac(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datad(\u0|ap102_led_0|which_led~4_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~5 .lut_mask = 16'h4F44;
defparam \u0|ap102_led_0|which_led~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N21
dffeas \u0|ap102_led_0|which_led[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|ap102_led_0|which_led~5_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|which_led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|which_led[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|which_led[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~8 (
// Equation(s):
// \u0|ap102_led_0|which_led~8_combout  = (\u0|ap102_led_0|which_led [1] & (((\u0|ap102_led_0|state.START~q  & !\u0|ap102_led_0|which_led [0])) # (!\u0|ap102_led_0|leds~33_combout ))) # (!\u0|ap102_led_0|which_led [1] & (((\u0|ap102_led_0|state.START~q  & 
// \u0|ap102_led_0|which_led [0]))))

	.dataa(\u0|ap102_led_0|leds~33_combout ),
	.datab(\u0|ap102_led_0|state.START~q ),
	.datac(\u0|ap102_led_0|which_led [1]),
	.datad(\u0|ap102_led_0|which_led [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~8 .lut_mask = 16'h5CD0;
defparam \u0|ap102_led_0|which_led~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~9 (
// Equation(s):
// \u0|ap102_led_0|which_led~9_combout  = (\u0|ap102_led_0|comb~0_combout  & (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & ((\u0|ap102_led_0|which_led~8_combout )))) # (!\u0|ap102_led_0|comb~0_combout  & ((\u0|ap102_led_0|which_led 
// [1]) # ((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & \u0|ap102_led_0|which_led~8_combout ))))

	.dataa(\u0|ap102_led_0|comb~0_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datac(\u0|ap102_led_0|which_led [1]),
	.datad(\u0|ap102_led_0|which_led~8_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~9 .lut_mask = 16'h7350;
defparam \u0|ap102_led_0|which_led~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \u0|ap102_led_0|which_led[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|ap102_led_0|which_led~9_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|which_led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|which_led[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|which_led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~2 (
// Equation(s):
// \u0|ap102_led_0|which_led~2_combout  = (\u0|ap102_led_0|state.START~q  & (\u0|ap102_led_0|which_led [2] $ (((\u0|ap102_led_0|which_led [1] & \u0|ap102_led_0|which_led [0])))))

	.dataa(\u0|ap102_led_0|which_led [2]),
	.datab(\u0|ap102_led_0|which_led [1]),
	.datac(\u0|ap102_led_0|which_led [0]),
	.datad(\u0|ap102_led_0|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~2 .lut_mask = 16'h6A00;
defparam \u0|ap102_led_0|which_led~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~10 (
// Equation(s):
// \u0|ap102_led_0|which_led~10_combout  = (\u0|ap102_led_0|which_led~2_combout ) # ((\u0|ap102_led_0|which_led [2] & ((\u0|ap102_led_0|state.WAIT~q ) # (\u0|ap102_led_0|state.INIT~q ))))

	.dataa(\u0|ap102_led_0|which_led~2_combout ),
	.datab(\u0|ap102_led_0|state.WAIT~q ),
	.datac(\u0|ap102_led_0|which_led [2]),
	.datad(\u0|ap102_led_0|state.INIT~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~10 .lut_mask = 16'hFAEA;
defparam \u0|ap102_led_0|which_led~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~3 (
// Equation(s):
// \u0|ap102_led_0|which_led~3_combout  = (\u0|ap102_led_0|comb~0_combout  & (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & ((\u0|ap102_led_0|which_led~10_combout )))) # (!\u0|ap102_led_0|comb~0_combout  & ((\u0|ap102_led_0|which_led 
// [2]) # ((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & \u0|ap102_led_0|which_led~10_combout ))))

	.dataa(\u0|ap102_led_0|comb~0_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datac(\u0|ap102_led_0|which_led [2]),
	.datad(\u0|ap102_led_0|which_led~10_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~3 .lut_mask = 16'h7350;
defparam \u0|ap102_led_0|which_led~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N27
dffeas \u0|ap102_led_0|which_led[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|ap102_led_0|which_led~3_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|which_led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|which_led[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|which_led[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|Add0~0 (
// Equation(s):
// \u0|ap102_led_0|Add0~0_combout  = \u0|ap102_led_0|which_led [3] $ (((\u0|ap102_led_0|which_led [2] & (\u0|ap102_led_0|which_led [1] & \u0|ap102_led_0|which_led [0]))))

	.dataa(\u0|ap102_led_0|which_led [2]),
	.datab(\u0|ap102_led_0|which_led [1]),
	.datac(\u0|ap102_led_0|which_led [3]),
	.datad(\u0|ap102_led_0|which_led [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|Add0~0 .lut_mask = 16'h78F0;
defparam \u0|ap102_led_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~6 (
// Equation(s):
// \u0|ap102_led_0|which_led~6_combout  = (\u0|ap102_led_0|Add0~0_combout  & ((\u0|ap102_led_0|state.START~q ) # ((\u0|ap102_led_0|which_led [3] & !\u0|ap102_led_0|leds~33_combout )))) # (!\u0|ap102_led_0|Add0~0_combout  & (\u0|ap102_led_0|which_led [3] & 
// (!\u0|ap102_led_0|leds~33_combout )))

	.dataa(\u0|ap102_led_0|Add0~0_combout ),
	.datab(\u0|ap102_led_0|which_led [3]),
	.datac(\u0|ap102_led_0|leds~33_combout ),
	.datad(\u0|ap102_led_0|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~6 .lut_mask = 16'hAE0C;
defparam \u0|ap102_led_0|which_led~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|which_led~7 (
// Equation(s):
// \u0|ap102_led_0|which_led~7_combout  = (\u0|ap102_led_0|comb~0_combout  & (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & ((\u0|ap102_led_0|which_led~6_combout )))) # (!\u0|ap102_led_0|comb~0_combout  & ((\u0|ap102_led_0|which_led 
// [3]) # ((!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & \u0|ap102_led_0|which_led~6_combout ))))

	.dataa(\u0|ap102_led_0|comb~0_combout ),
	.datab(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datac(\u0|ap102_led_0|which_led [3]),
	.datad(\u0|ap102_led_0|which_led~6_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|which_led~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|which_led~7 .lut_mask = 16'h7350;
defparam \u0|ap102_led_0|which_led~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \u0|ap102_led_0|which_led[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|ap102_led_0|which_led~7_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|which_led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|which_led[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|which_led[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|Equal0~0 (
// Equation(s):
// \u0|ap102_led_0|Equal0~0_combout  = (\u0|ap102_led_0|which_led [2]) # (((\u0|ap102_led_0|which_led [0]) # (!\u0|ap102_led_0|which_led [1])) # (!\u0|ap102_led_0|which_led [3]))

	.dataa(\u0|ap102_led_0|which_led [2]),
	.datab(\u0|ap102_led_0|which_led [3]),
	.datac(\u0|ap102_led_0|which_led [1]),
	.datad(\u0|ap102_led_0|which_led [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|Equal0~0 .lut_mask = 16'hFFBF;
defparam \u0|ap102_led_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|state~20 (
// Equation(s):
// \u0|ap102_led_0|state~20_combout  = (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & ((\u0|ap102_led_0|state.WAIT~q  & ((\u0|ap102_led_0|Equal0~0_combout ))) # (!\u0|ap102_led_0|state.WAIT~q  & (!\u0|ap102_led_0|state.START~q ))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datab(\u0|ap102_led_0|state.WAIT~q ),
	.datac(\u0|ap102_led_0|state.START~q ),
	.datad(\u0|ap102_led_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~20 .lut_mask = 16'h4501;
defparam \u0|ap102_led_0|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|state~15 (
// Equation(s):
// \u0|ap102_led_0|state~15_combout  = ((\u0|ap102_led_0|Equal0~0_combout ) # ((\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout  & \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ))) # 
// (!\u0|ap102_led_0|state.WAIT~q )

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datac(\u0|ap102_led_0|state.WAIT~q ),
	.datad(\u0|ap102_led_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~15 .lut_mask = 16'hFF8F;
defparam \u0|ap102_led_0|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \u0|ap102_led_0|state.IDLE (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|state~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|state.IDLE .is_wysiwyg = "true";
defparam \u0|ap102_led_0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|state~16 (
// Equation(s):
// \u0|ap102_led_0|state~16_combout  = ((\u0|ap102_led_0|tx|state.IDLE~q  & ((\u0|ap102_led_0|state.WAIT~q ) # (\u0|ap102_led_0|state.INIT~q )))) # (!\u0|ap102_led_0|state.IDLE~q )

	.dataa(\u0|ap102_led_0|state.WAIT~q ),
	.datab(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datac(\u0|ap102_led_0|state.INIT~q ),
	.datad(\u0|ap102_led_0|state.IDLE~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~16 .lut_mask = 16'hC8FF;
defparam \u0|ap102_led_0|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|state~17 (
// Equation(s):
// \u0|ap102_led_0|state~17_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & (\u0|pwm_dshot_0|Decoder0~0_combout  $ ((\u0|packets_to_master_0|p2f|address [5])))) # 
// (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & (((!\u0|ap102_led_0|state~16_combout ))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datab(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.datac(\u0|packets_to_master_0|p2f|address [5]),
	.datad(\u0|ap102_led_0|state~16_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~17 .lut_mask = 16'h287D;
defparam \u0|ap102_led_0|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \u0|ap102_led_0|state.START (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|state~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|state.START .is_wysiwyg = "true";
defparam \u0|ap102_led_0|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|state~19 (
// Equation(s):
// \u0|ap102_led_0|state~19_combout  = (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & ((\u0|ap102_led_0|state.START~q ) # ((\u0|ap102_led_0|tx|state.IDLE~q  & \u0|ap102_led_0|state.WAIT~q ))))

	.dataa(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datab(\u0|ap102_led_0|state.START~q ),
	.datac(\u0|ap102_led_0|state.WAIT~q ),
	.datad(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|state~19 .lut_mask = 16'h00EC;
defparam \u0|ap102_led_0|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \u0|ap102_led_0|state.WAIT (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|state~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|state.WAIT .is_wysiwyg = "true";
defparam \u0|ap102_led_0|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|Selector3~0 (
// Equation(s):
// \u0|ap102_led_0|Selector3~0_combout  = (\u0|ap102_led_0|which_led [2]) # (((\u0|ap102_led_0|which_led [1]) # (!\u0|ap102_led_0|which_led [0])) # (!\u0|ap102_led_0|which_led [3]))

	.dataa(\u0|ap102_led_0|which_led [2]),
	.datab(\u0|ap102_led_0|which_led [3]),
	.datac(\u0|ap102_led_0|which_led [1]),
	.datad(\u0|ap102_led_0|which_led [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|Selector3~0 .lut_mask = 16'hFBFF;
defparam \u0|ap102_led_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|Selector3~1 (
// Equation(s):
// \u0|ap102_led_0|Selector3~1_combout  = (\u0|ap102_led_0|Selector3~0_combout ) # (!\u0|ap102_led_0|state.WAIT~q )

	.dataa(\u0|ap102_led_0|state.WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|ap102_led_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|Selector3~1 .lut_mask = 16'hFF55;
defparam \u0|ap102_led_0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \u0|ap102_led_0|num_bits[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|num_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|num_bits[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|num_bits[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[3]~1 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[3]~1_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (\u0|ap102_led_0|tx|Add0~6_combout )) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & ((!\u0|ap102_led_0|num_bits [5])))

	.dataa(\u0|ap102_led_0|tx|Add0~6_combout ),
	.datab(\u0|ap102_led_0|num_bits [5]),
	.datac(gnd),
	.datad(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[3]~1 .lut_mask = 16'hAA33;
defparam \u0|ap102_led_0|tx|num_bits[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[1]~10 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[1]~10_combout  = (!\u0|ap102_led_0|start_tx~q  & !\u0|ap102_led_0|tx|num_bits~3_combout )

	.dataa(gnd),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(gnd),
	.datad(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[1]~10 .lut_mask = 16'h0033;
defparam \u0|ap102_led_0|tx|num_bits[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \u0|ap102_led_0|tx|num_bits[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[3]~1_combout ),
	.asdata(\u0|ap102_led_0|tx|num_bits [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|ap102_led_0|tx|num_bits[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~8 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~8_combout  = (\u0|ap102_led_0|tx|num_bits [4] & ((GND) # (!\u0|ap102_led_0|tx|Add0~7 ))) # (!\u0|ap102_led_0|tx|num_bits [4] & (\u0|ap102_led_0|tx|Add0~7  $ (GND)))
// \u0|ap102_led_0|tx|Add0~9  = CARRY((\u0|ap102_led_0|tx|num_bits [4]) # (!\u0|ap102_led_0|tx|Add0~7 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|num_bits [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~7 ),
	.combout(\u0|ap102_led_0|tx|Add0~8_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~9 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~8 .lut_mask = 16'h3CCF;
defparam \u0|ap102_led_0|tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[4]~6 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[4]~6_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~8_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [4])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [4]),
	.datad(\u0|ap102_led_0|tx|Add0~8_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[4]~6 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \u0|ap102_led_0|tx|num_bits[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[4]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[4] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~10 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~10_combout  = (\u0|ap102_led_0|tx|num_bits [5] & (\u0|ap102_led_0|tx|Add0~9  & VCC)) # (!\u0|ap102_led_0|tx|num_bits [5] & (!\u0|ap102_led_0|tx|Add0~9 ))
// \u0|ap102_led_0|tx|Add0~11  = CARRY((!\u0|ap102_led_0|tx|num_bits [5] & !\u0|ap102_led_0|tx|Add0~9 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|num_bits [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~9 ),
	.combout(\u0|ap102_led_0|tx|Add0~10_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~11 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~10 .lut_mask = 16'hC303;
defparam \u0|ap102_led_0|tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[5]~0 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[5]~0_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (\u0|ap102_led_0|tx|Add0~10_combout )) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & ((\u0|ap102_led_0|num_bits [5])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|tx|Add0~10_combout ),
	.datac(gnd),
	.datad(\u0|ap102_led_0|num_bits [5]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[5]~0 .lut_mask = 16'hDD88;
defparam \u0|ap102_led_0|tx|num_bits[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \u0|ap102_led_0|tx|num_bits[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[5]~0_combout ),
	.asdata(\u0|ap102_led_0|tx|num_bits [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|ap102_led_0|tx|num_bits[1]~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|LessThan0~1 (
// Equation(s):
// \u0|ap102_led_0|tx|LessThan0~1_combout  = (\u0|ap102_led_0|tx|num_bits [3]) # ((\u0|ap102_led_0|tx|num_bits [1]) # ((\u0|ap102_led_0|tx|num_bits [0]) # (\u0|ap102_led_0|tx|num_bits [5])))

	.dataa(\u0|ap102_led_0|tx|num_bits [3]),
	.datab(\u0|ap102_led_0|tx|num_bits [1]),
	.datac(\u0|ap102_led_0|tx|num_bits [0]),
	.datad(\u0|ap102_led_0|tx|num_bits [5]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u0|ap102_led_0|tx|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|state.DONE~0 (
// Equation(s):
// \u0|ap102_led_0|tx|state.DONE~0_combout  = (\u0|ap102_led_0|tx|Selector3~1_combout ) # ((\u0|ap102_led_0|tx|sclk_divider|div_clk~q  & (\u0|ap102_led_0|tx|state.DONE~q  & !\u0|ap102_led_0|start_tx~q )))

	.dataa(\u0|ap102_led_0|tx|Selector3~1_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datac(\u0|ap102_led_0|tx|state.DONE~q ),
	.datad(\u0|ap102_led_0|start_tx~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|state.DONE~0 .lut_mask = 16'hAAEA;
defparam \u0|ap102_led_0|tx|state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \u0|ap102_led_0|tx|state.DONE (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|state.DONE .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Selector0~0 (
// Equation(s):
// \u0|ap102_led_0|tx|Selector0~0_combout  = ((!\u0|ap102_led_0|tx|state.START~q  & ((!\u0|ap102_led_0|tx|sclk_divider|div_clk~q ) # (!\u0|ap102_led_0|tx|state.DONE~q )))) # (!\u0|ap102_led_0|start_tx~q )

	.dataa(\u0|ap102_led_0|tx|state.DONE~q ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datad(\u0|ap102_led_0|tx|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Selector0~0 .lut_mask = 16'h337F;
defparam \u0|ap102_led_0|tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \u0|ap102_led_0|tx|i_sclk_reset (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|i_sclk_reset .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|i_sclk_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[14] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y21_N19
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[21] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[14]~28 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [14] & (\u0|ap102_led_0|tx|sclk_divider|r_next[13]~27  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [14] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[13]~27  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[14]~29  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [14] & !\u0|ap102_led_0|tx|sclk_divider|r_next[13]~27 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[13]~27 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[14]~28 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[15]~30 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [15] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [15] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[15]~31  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [15]))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[14]~29 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[15]~31 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[15]~30 .lut_mask = 16'h5A5F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[15] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[16]~32 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [16] & (\u0|ap102_led_0|tx|sclk_divider|r_next[15]~31  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [16] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[15]~31  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[16]~33  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [16] & !\u0|ap102_led_0|tx|sclk_divider|r_next[15]~31 ))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[15]~31 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[16]~32 .lut_mask = 16'hA50A;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[16] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[17]~34 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [17] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [17] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[17]~35  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [17]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[16]~33 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[17]~35 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[17]~34 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[17] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[18]~36 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [18] & (\u0|ap102_led_0|tx|sclk_divider|r_next[17]~35  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [18] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[17]~35  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[18]~37  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [18] & !\u0|ap102_led_0|tx|sclk_divider|r_next[17]~35 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[17]~35 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[18]~36 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[18] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[19]~38 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [19] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [19] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[19]~39  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [19]))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[18]~37 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[19]~39 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[19]~38 .lut_mask = 16'h5A5F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N15
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[19] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[20]~40 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [20] & (\u0|ap102_led_0|tx|sclk_divider|r_next[19]~39  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [20] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[19]~39  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[20]~41  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [20] & !\u0|ap102_led_0|tx|sclk_divider|r_next[19]~39 ))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[19]~39 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[20]~40 .lut_mask = 16'hA50A;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[20] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[21]~42 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [21] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [21] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[21]~43  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [21]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~41 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~43 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[21]~42 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[23] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[22]~44 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [22] & (\u0|ap102_led_0|tx|sclk_divider|r_next[21]~43  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [22] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[21]~43  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[22]~45  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [22] & !\u0|ap102_led_0|tx|sclk_divider|r_next[21]~43 ))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~43 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~45 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[22]~44 .lut_mask = 16'hA50A;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[22] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[23]~46 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout  = \u0|ap102_led_0|tx|sclk_divider|r_next[22]~45  $ (\u0|ap102_led_0|tx|sclk_divider|counter [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|ap102_led_0|tx|sclk_divider|counter [23]),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~45 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[23]~46 .lut_mask = 16'h0FF0;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|counter~0 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|counter~0_combout  = (\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ) # ((\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ) # ((\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ) # 
// (\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter~0 .lut_mask = 16'hFFFE;
defparam \u0|ap102_led_0|tx|sclk_divider|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~5 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout  & 
// !\u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[17]~34_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[19]~38_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[16]~32_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[18]~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~5 .lut_mask = 16'h0001;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[0]~0 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout  = \u0|ap102_led_0|tx|sclk_divider|counter [0] $ (VCC)
// \u0|ap102_led_0|tx|sclk_divider|r_next[0]~1  = CARRY(\u0|ap102_led_0|tx|sclk_divider|counter [0])

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[0]~0 .lut_mask = 16'h55AA;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N9
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[1]~2 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [1] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [1] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 ) # 
// (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[1]~3  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [1]))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[0]~1 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[1]~3 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[1]~2 .lut_mask = 16'h5A5F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|counter~2 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|counter~2_combout  = (\u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout  & ((\u0|ap102_led_0|tx|sclk_divider|counter~0_combout ) # ((!\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ) # 
// (!\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ))))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter~0_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter~2 .lut_mask = 16'hB0F0;
defparam \u0|ap102_led_0|tx|sclk_divider|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|counter~2_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[2]~4 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [2] & (\u0|ap102_led_0|tx|sclk_divider|r_next[1]~3  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [2] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[1]~3  
// & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[2]~5  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [2] & !\u0|ap102_led_0|tx|sclk_divider|r_next[1]~3 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[1]~3 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[2]~4 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N13
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[3]~6 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [3] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [3] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 ) # 
// (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[3]~7  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [3]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[2]~5 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[3]~7 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|counter~1 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|counter~1_combout  = (\u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout  & (((\u0|ap102_led_0|tx|sclk_divider|counter~0_combout ) # (!\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout )) # 
// (!\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter~0_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter~1 .lut_mask = 16'hDF00;
defparam \u0|ap102_led_0|tx|sclk_divider|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N25
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|counter~1_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[4]~8 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [4] & (\u0|ap102_led_0|tx|sclk_divider|r_next[3]~7  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [4] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[3]~7  
// & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[4]~9  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [4] & !\u0|ap102_led_0|tx|sclk_divider|r_next[3]~7 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[3]~7 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[4]~8 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N17
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[4] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[5]~10 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [5] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [5] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 ) # 
// (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[5]~11  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [5]))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[4]~9 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[5]~11 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[5]~10 .lut_mask = 16'h5A5F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N19
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[6]~12 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [6] & (\u0|ap102_led_0|tx|sclk_divider|r_next[5]~11  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [6] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[5]~11  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[6]~13  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [6] & !\u0|ap102_led_0|tx|sclk_divider|r_next[5]~11 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[5]~11 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[6]~12 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N21
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[6] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[7]~14 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [7] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [7] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 ) # 
// (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[7]~15  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [7]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[6]~13 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[7]~15 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[7]~14 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N23
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[7] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[8]~16 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [8] & (\u0|ap102_led_0|tx|sclk_divider|r_next[7]~15  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [8] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[7]~15  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[8]~17  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [8] & !\u0|ap102_led_0|tx|sclk_divider|r_next[7]~15 ))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[7]~15 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[8]~16 .lut_mask = 16'hA50A;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N25
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[8] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[9]~18 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [9] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [9] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 ) # 
// (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[9]~19  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [9]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[8]~17 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[9]~19 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[9]~18 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N27
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[9] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[10]~20 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [10] & (\u0|ap102_led_0|tx|sclk_divider|r_next[9]~19  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [10] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[9]~19  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[10]~21  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [10] & !\u0|ap102_led_0|tx|sclk_divider|r_next[9]~19 ))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[9]~19 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[10]~20 .lut_mask = 16'hA50A;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N29
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[10] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[11]~22 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [11] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [11] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[11]~23  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [11]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[10]~21 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[11]~23 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[11]~22 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y22_N31
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[11] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[12]~24 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [12] & (\u0|ap102_led_0|tx|sclk_divider|r_next[11]~23  $ (GND))) # (!\u0|ap102_led_0|tx|sclk_divider|counter [12] & 
// (!\u0|ap102_led_0|tx|sclk_divider|r_next[11]~23  & VCC))
// \u0|ap102_led_0|tx|sclk_divider|r_next[12]~25  = CARRY((\u0|ap102_led_0|tx|sclk_divider|counter [12] & !\u0|ap102_led_0|tx|sclk_divider|r_next[11]~23 ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[11]~23 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[12]~24 .lut_mask = 16'hC30C;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N1
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[12] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|r_next[13]~26 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout  = (\u0|ap102_led_0|tx|sclk_divider|counter [13] & (!\u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 )) # (!\u0|ap102_led_0|tx|sclk_divider|counter [13] & ((\u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 
// ) # (GND)))
// \u0|ap102_led_0|tx|sclk_divider|r_next[13]~27  = CARRY((!\u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 ) # (!\u0|ap102_led_0|tx|sclk_divider|counter [13]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|sclk_divider|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|sclk_divider|r_next[12]~25 ),
	.combout(\u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout ),
	.cout(\u0|ap102_led_0|tx|sclk_divider|r_next[13]~27 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[13]~26 .lut_mask = 16'h3C3F;
defparam \u0|ap102_led_0|tx|sclk_divider|r_next[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N3
dffeas \u0|ap102_led_0|tx|sclk_divider|counter[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|counter[13] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~0 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~0_combout  = (\u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout  & (\u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout  & 
// !\u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[1]~2_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[3]~6_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[0]~0_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~0 .lut_mask = 16'h0008;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~1 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~1_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout  & 
// \u0|ap102_led_0|tx|sclk_divider|Equal0~0_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[6]~12_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[5]~10_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[4]~8_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~1 .lut_mask = 16'h0100;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~2 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~2_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout  & (\u0|ap102_led_0|tx|sclk_divider|Equal0~1_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout  & 
// !\u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[7]~14_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|Equal0~1_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[9]~18_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~2 .lut_mask = 16'h0004;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~3 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~3_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout  & (\u0|ap102_led_0|tx|sclk_divider|Equal0~2_combout  & 
// !\u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[11]~22_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[10]~20_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|Equal0~2_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[12]~24_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~3 .lut_mask = 16'h0010;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~4 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout  & 
// \u0|ap102_led_0|tx|sclk_divider|Equal0~3_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[14]~28_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[13]~26_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[15]~30_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~4 .lut_mask = 16'h0100;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|Equal0~6 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|Equal0~6_combout  = (!\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout  & (!\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout  & 
// !\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout )))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|r_next[21]~42_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|r_next[20]~40_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|r_next[23]~46_combout ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|r_next[22]~44_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~6 .lut_mask = 16'h0001;
defparam \u0|ap102_led_0|tx|sclk_divider|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|sclk_divider|div_clk~0 (
// Equation(s):
// \u0|ap102_led_0|tx|sclk_divider|div_clk~0_combout  = \u0|ap102_led_0|tx|sclk_divider|div_clk~q  $ (((\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout  & (\u0|ap102_led_0|tx|sclk_divider|Equal0~6_combout  & \u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout 
// ))))

	.dataa(\u0|ap102_led_0|tx|sclk_divider|Equal0~4_combout ),
	.datab(\u0|ap102_led_0|tx|sclk_divider|Equal0~6_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datad(\u0|ap102_led_0|tx|sclk_divider|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|sclk_divider|div_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|div_clk~0 .lut_mask = 16'h78F0;
defparam \u0|ap102_led_0|tx|sclk_divider|div_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \u0|ap102_led_0|tx|sclk_divider|div_clk (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|sclk_divider|div_clk~0_combout ),
	.asdata(vcc),
	.clrn(\u0|ap102_led_0|tx|i_sclk_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|sclk_divider|div_clk .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|sclk_divider|div_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Selector3~0 (
// Equation(s):
// \u0|ap102_led_0|tx|Selector3~0_combout  = (!\u0|ap102_led_0|tx|sclk_divider|div_clk~q  & \u0|ap102_led_0|tx|state.DONE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datad(\u0|ap102_led_0|tx|state.DONE~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Selector3~0 .lut_mask = 16'h0F00;
defparam \u0|ap102_led_0|tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Selector2~0 (
// Equation(s):
// \u0|ap102_led_0|tx|Selector2~0_combout  = (!\u0|ap102_led_0|tx|Selector3~1_combout  & (!\u0|ap102_led_0|tx|Selector3~0_combout  & ((\u0|ap102_led_0|start_tx~q ) # (\u0|ap102_led_0|tx|state.START~q ))))

	.dataa(\u0|ap102_led_0|tx|Selector3~1_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|state.START~q ),
	.datad(\u0|ap102_led_0|tx|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Selector2~0 .lut_mask = 16'h0054;
defparam \u0|ap102_led_0|tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \u0|ap102_led_0|tx|state.START (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|state.START .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Selector3~1 (
// Equation(s):
// \u0|ap102_led_0|tx|Selector3~1_combout  = (!\u0|ap102_led_0|tx|LessThan0~0_combout  & (!\u0|ap102_led_0|tx|LessThan0~1_combout  & \u0|ap102_led_0|tx|state.START~q ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|LessThan0~0_combout ),
	.datac(\u0|ap102_led_0|tx|LessThan0~1_combout ),
	.datad(\u0|ap102_led_0|tx|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Selector3~1 .lut_mask = 16'h0300;
defparam \u0|ap102_led_0|tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Selector1~0 (
// Equation(s):
// \u0|ap102_led_0|tx|Selector1~0_combout  = (\u0|ap102_led_0|tx|Selector3~1_combout ) # ((!\u0|ap102_led_0|tx|Selector3~0_combout  & ((\u0|ap102_led_0|start_tx~q ) # (\u0|ap102_led_0|tx|state.IDLE~q ))))

	.dataa(\u0|ap102_led_0|tx|Selector3~1_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datad(\u0|ap102_led_0|tx|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Selector1~0 .lut_mask = 16'hAAFE;
defparam \u0|ap102_led_0|tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \u0|ap102_led_0|tx|state.IDLE (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|state.IDLE .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[31]~0 (
// Equation(s):
// \u0|ap102_led_0|led_data[31]~0_combout  = (!\u0|ap102_led_0|state.INIT~q  & ((!\u0|ap102_led_0|Equal0~0_combout ) # (!\u0|ap102_led_0|state.WAIT~q )))

	.dataa(\u0|ap102_led_0|state.WAIT~q ),
	.datab(\u0|ap102_led_0|Equal0~0_combout ),
	.datac(\u0|ap102_led_0|state.INIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[31]~0 .lut_mask = 16'h0707;
defparam \u0|ap102_led_0|led_data[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|num_bits[5]~0 (
// Equation(s):
// \u0|ap102_led_0|num_bits[5]~0_combout  = (!\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & (!\u0|ap102_led_0|tx|state.IDLE~q  & (!\u0|ap102_led_0|led_data[31]~0_combout  & 
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datab(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datac(\u0|ap102_led_0|led_data[31]~0_combout ),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|num_bits[5]~0 .lut_mask = 16'h0100;
defparam \u0|ap102_led_0|num_bits[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|start_tx~0 (
// Equation(s):
// \u0|ap102_led_0|start_tx~0_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ) # (((!\u0|ap102_led_0|state.IDLE~q ) # (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )) # 
// (!\u0|ap102_led_0|leds~33_combout ))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datab(\u0|ap102_led_0|leds~33_combout ),
	.datac(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u0|ap102_led_0|state.IDLE~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|start_tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|start_tx~0 .lut_mask = 16'hBFFF;
defparam \u0|ap102_led_0|start_tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|start_tx~1 (
// Equation(s):
// \u0|ap102_led_0|start_tx~1_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout ) # ((\u0|ap102_led_0|start_tx~q  & \u0|ap102_led_0|start_tx~0_combout ))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|start_tx~q ),
	.datad(\u0|ap102_led_0|start_tx~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|start_tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|start_tx~1 .lut_mask = 16'hFCCC;
defparam \u0|ap102_led_0|start_tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \u0|ap102_led_0|start_tx (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|start_tx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|start_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|start_tx .is_wysiwyg = "true";
defparam \u0|ap102_led_0|start_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[2]~7 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[2]~7_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~4_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [2])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [2]),
	.datad(\u0|ap102_led_0|tx|Add0~4_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[2]~7 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \u0|ap102_led_0|tx|num_bits[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[2]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~12 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~12_combout  = (\u0|ap102_led_0|tx|num_bits [6] & ((GND) # (!\u0|ap102_led_0|tx|Add0~11 ))) # (!\u0|ap102_led_0|tx|num_bits [6] & (\u0|ap102_led_0|tx|Add0~11  $ (GND)))
// \u0|ap102_led_0|tx|Add0~13  = CARRY((\u0|ap102_led_0|tx|num_bits [6]) # (!\u0|ap102_led_0|tx|Add0~11 ))

	.dataa(\u0|ap102_led_0|tx|num_bits [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|ap102_led_0|tx|Add0~11 ),
	.combout(\u0|ap102_led_0|tx|Add0~12_combout ),
	.cout(\u0|ap102_led_0|tx|Add0~13 ));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~12 .lut_mask = 16'h5AAF;
defparam \u0|ap102_led_0|tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[6]~5 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[6]~5_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~12_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [6])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [6]),
	.datad(\u0|ap102_led_0|tx|Add0~12_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[6]~5 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \u0|ap102_led_0|tx|num_bits[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[6]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[6] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|Add0~14 (
// Equation(s):
// \u0|ap102_led_0|tx|Add0~14_combout  = \u0|ap102_led_0|tx|Add0~13  $ (!\u0|ap102_led_0|tx|num_bits [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|ap102_led_0|tx|num_bits [7]),
	.cin(\u0|ap102_led_0|tx|Add0~13 ),
	.combout(\u0|ap102_led_0|tx|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|Add0~14 .lut_mask = 16'hF00F;
defparam \u0|ap102_led_0|tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits[7]~4 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits[7]~4_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout  & (((\u0|ap102_led_0|tx|Add0~14_combout )))) # (!\u0|ap102_led_0|tx|num_bits~3_combout  & (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|num_bits [7])))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|start_tx~q ),
	.datac(\u0|ap102_led_0|tx|num_bits [7]),
	.datad(\u0|ap102_led_0|tx|Add0~14_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[7]~4 .lut_mask = 16'hBA10;
defparam \u0|ap102_led_0|tx|num_bits[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \u0|ap102_led_0|tx|num_bits[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|num_bits[7]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|num_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits[7] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|num_bits[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|LessThan0~0 (
// Equation(s):
// \u0|ap102_led_0|tx|LessThan0~0_combout  = (\u0|ap102_led_0|tx|num_bits [2]) # ((\u0|ap102_led_0|tx|num_bits [4]) # ((\u0|ap102_led_0|tx|num_bits [6]) # (\u0|ap102_led_0|tx|num_bits [7])))

	.dataa(\u0|ap102_led_0|tx|num_bits [2]),
	.datab(\u0|ap102_led_0|tx|num_bits [4]),
	.datac(\u0|ap102_led_0|tx|num_bits [6]),
	.datad(\u0|ap102_led_0|tx|num_bits [7]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \u0|ap102_led_0|tx|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits~2 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits~2_combout  = (\u0|ap102_led_0|tx|sclk_divider|div_clk~q  & !\u0|ap102_led_0|tx|serial_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits~2 .lut_mask = 16'h00F0;
defparam \u0|ap102_led_0|tx|num_bits~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|num_bits~3 (
// Equation(s):
// \u0|ap102_led_0|tx|num_bits~3_combout  = (\u0|ap102_led_0|tx|num_bits~2_combout  & (\u0|ap102_led_0|tx|state.START~q  & ((\u0|ap102_led_0|tx|LessThan0~0_combout ) # (\u0|ap102_led_0|tx|LessThan0~1_combout ))))

	.dataa(\u0|ap102_led_0|tx|LessThan0~0_combout ),
	.datab(\u0|ap102_led_0|tx|num_bits~2_combout ),
	.datac(\u0|ap102_led_0|tx|LessThan0~1_combout ),
	.datad(\u0|ap102_led_0|tx|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|num_bits~3 .lut_mask = 16'hC800;
defparam \u0|ap102_led_0|tx|num_bits~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~0 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~0_combout  = (!\u0|ap102_led_0|tx|sclk_divider|div_clk~q  & (\u0|ap102_led_0|tx|state.START~q  & ((\u0|ap102_led_0|tx|LessThan0~1_combout ) # (\u0|ap102_led_0|tx|LessThan0~0_combout ))))

	.dataa(\u0|ap102_led_0|tx|LessThan0~1_combout ),
	.datab(\u0|ap102_led_0|tx|LessThan0~0_combout ),
	.datac(\u0|ap102_led_0|tx|sclk_divider|div_clk~q ),
	.datad(\u0|ap102_led_0|tx|state.START~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~0 .lut_mask = 16'h0E00;
defparam \u0|ap102_led_0|tx|serial_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_clk~0 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_clk~0_combout  = (\u0|ap102_led_0|tx|num_bits~3_combout ) # ((!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_clk~q  & !\u0|ap102_led_0|start_tx~q )))

	.dataa(\u0|ap102_led_0|tx|num_bits~3_combout ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_clk~q ),
	.datad(\u0|ap102_led_0|start_tx~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_clk~0 .lut_mask = 16'hAABA;
defparam \u0|ap102_led_0|tx|serial_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \u0|ap102_led_0|tx|serial_clk (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_clk .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|o_serial_clock~0 (
// Equation(s):
// \u0|ap102_led_0|tx|o_serial_clock~0_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & \u0|ap102_led_0|tx|state.IDLE~q )

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|serial_clk~q ),
	.datac(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|o_serial_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|o_serial_clock~0 .lut_mask = 16'hC0C0;
defparam \u0|ap102_led_0|tx|o_serial_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[72] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|leds~0feeder (
// Equation(s):
// \u0|ap102_led_0|leds~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds~0feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \u0|ap102_led_0|leds~0 (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds~0feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds~0 .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|comb~1 (
// Equation(s):
// \u0|ap102_led_0|comb~1_combout  = (\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout  & (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (\u0|packets_to_master_0|p2f|address [5] $ 
// (!\u0|pwm_dshot_0|Decoder0~0_combout ))))

	.dataa(\u0|mm_interconnect_0|ap102_led_0_avs_s0_agent|m0_write~1_combout ),
	.datab(\u0|packets_to_master_0|p2f|address [5]),
	.datac(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|comb~1 .lut_mask = 16'h8020;
defparam \u0|ap102_led_0|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|address [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|which_led~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|which_led~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|leds~35 (
// Equation(s):
// \u0|ap102_led_0|leds~35_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [7] & (\u0|ap102_led_0|leds_rtl_0_bypass [8] & (\u0|ap102_led_0|leds_rtl_0_bypass [5] $ (!\u0|ap102_led_0|leds_rtl_0_bypass [6])))) # (!\u0|ap102_led_0|leds_rtl_0_bypass [7] & 
// (!\u0|ap102_led_0|leds_rtl_0_bypass [8] & (\u0|ap102_led_0|leds_rtl_0_bypass [5] $ (!\u0|ap102_led_0|leds_rtl_0_bypass [6]))))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [7]),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [8]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [5]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds~35 .lut_mask = 16'h9009;
defparam \u0|ap102_led_0|leds~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|which_led~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|which_led~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder_combout  = \u0|packets_to_master_0|p2f|address [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|address [3]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|leds~34 (
// Equation(s):
// \u0|ap102_led_0|leds~34_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [4] & (\u0|ap102_led_0|leds_rtl_0_bypass [3] & (\u0|ap102_led_0|leds_rtl_0_bypass [2] $ (!\u0|ap102_led_0|leds_rtl_0_bypass [1])))) # (!\u0|ap102_led_0|leds_rtl_0_bypass [4] & 
// (!\u0|ap102_led_0|leds_rtl_0_bypass [3] & (\u0|ap102_led_0|leds_rtl_0_bypass [2] $ (!\u0|ap102_led_0|leds_rtl_0_bypass [1]))))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [4]),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [2]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [1]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds~34 .lut_mask = 16'h8241;
defparam \u0|ap102_led_0|leds~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|leds~36 (
// Equation(s):
// \u0|ap102_led_0|leds~36_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [0] & (\u0|ap102_led_0|leds~35_combout  & \u0|ap102_led_0|leds~34_combout ))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds~35_combout ),
	.datad(\u0|ap102_led_0|leds~34_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds~36 .lut_mask = 16'hA000;
defparam \u0|ap102_led_0|leds~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[16]~2 (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[16]~2_combout  = (\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q  & (\u0|packets_to_master_0|p2f|current_byte [1] & !\u0|packets_to_master_0|p2f|current_byte [0]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|state.GET_WRITE_DATA~q ),
	.datac(\u0|packets_to_master_0|p2f|current_byte [1]),
	.datad(\u0|packets_to_master_0|p2f|current_byte [0]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[16]~2 .lut_mask = 16'h00C0;
defparam \u0|packets_to_master_0|p2f|writedata[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \u0|packets_to_master_0|p2f|writedata[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[16] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[17]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[17]~feeder_combout  = \rx_lite|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [1]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[17]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \u0|packets_to_master_0|p2f|writedata[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[17] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \u0|packets_to_master_0|p2f|writedata[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[18] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \u0|packets_to_master_0|p2f|writedata[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[19] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \u0|packets_to_master_0|p2f|writedata[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[20] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \u0|packets_to_master_0|p2f|writedata[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[21] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \u0|packets_to_master_0|p2f|writedata[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[22] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N5
dffeas \u0|packets_to_master_0|p2f|writedata[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[23] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cyclone10lp_ram_block \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\u0|ap102_led_0|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,\u0|packets_to_master_0|p2f|writedata [23],\u0|packets_to_master_0|p2f|writedata [22],\u0|packets_to_master_0|p2f|writedata [21],\u0|packets_to_master_0|p2f|writedata [20],\u0|packets_to_master_0|p2f|writedata [19],
\u0|packets_to_master_0|p2f|writedata [18],\u0|packets_to_master_0|p2f|writedata [17],\u0|packets_to_master_0|p2f|writedata [16],\u0|packets_to_master_0|p2f|writedata [15],\u0|packets_to_master_0|p2f|writedata [14],\u0|packets_to_master_0|p2f|writedata [13],
\u0|packets_to_master_0|p2f|writedata [12],\u0|packets_to_master_0|p2f|writedata [11],\u0|packets_to_master_0|p2f|writedata [10],\u0|packets_to_master_0|p2f|writedata [9],\u0|packets_to_master_0|p2f|writedata [8],\u0|packets_to_master_0|p2f|writedata [7],
\u0|packets_to_master_0|p2f|writedata [6],\u0|packets_to_master_0|p2f|writedata [5],\u0|packets_to_master_0|p2f|writedata [4],\u0|packets_to_master_0|p2f|writedata [3],\u0|packets_to_master_0|p2f|writedata [2],\u0|packets_to_master_0|p2f|writedata [1],
\u0|packets_to_master_0|p2f|writedata [0]}),
	.portaaddr({\u0|packets_to_master_0|p2f|address [5],\u0|packets_to_master_0|p2f|address [4],\u0|packets_to_master_0|p2f|address [3],\u0|packets_to_master_0|p2f|address [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|ap102_led_0|which_led~7_combout ,\u0|ap102_led_0|which_led~3_combout ,\u0|ap102_led_0|which_led~9_combout ,\u0|ap102_led_0|which_led~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .init_file = "db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "avalonBus:u0|ap102_component:ap102_led_0|altsyncram:leds_rtl_0|altsyncram_5jn1:auto_generated|ALTSYNCRAM";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 11;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 11;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 576'h0000000000000000000000000000000000000000000000000000000FFFFFFFF0FF0000000FF0000000FF0000000FF0000000FF0000000FFFF00000FF00FF000FF0000FF000000000;
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[31]~2 (
// Equation(s):
// \u0|ap102_led_0|led_data[31]~2_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [72] & (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [72]),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[31]~2 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[71] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[31]~1 (
// Equation(s):
// \u0|ap102_led_0|led_data[31]~1_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [71] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [72])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [72]),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [71]),
	.datac(gnd),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[31]~1 .lut_mask = 16'hCC44;
defparam \u0|ap102_led_0|led_data[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[31]~3 (
// Equation(s):
// \u0|ap102_led_0|led_data[31]~3_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[31]~2_combout ) # ((\u0|ap102_led_0|led_data[31]~1_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [31]))))

	.dataa(\u0|ap102_led_0|led_data[31]~2_combout ),
	.datab(\u0|ap102_led_0|led_data[31]~1_combout ),
	.datac(\u0|ap102_led_0|led_data [31]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[31]~3 .lut_mask = 16'hEEF0;
defparam \u0|ap102_led_0|led_data[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \u0|ap102_led_0|led_data[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[31]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[31] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[69] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[70] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[30]~4 (
// Equation(s):
// \u0|ap102_led_0|led_data[30]~4_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [69] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [70])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [69]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[30]~4 .lut_mask = 16'hA0AA;
defparam \u0|ap102_led_0|led_data[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[30]~5 (
// Equation(s):
// \u0|ap102_led_0|led_data[30]~5_combout  = (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a30  & \u0|ap102_led_0|leds_rtl_0_bypass [70])))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[30]~5 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[30]~6 (
// Equation(s):
// \u0|ap102_led_0|led_data[30]~6_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[30]~4_combout ) # ((\u0|ap102_led_0|led_data[30]~5_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [30]))))

	.dataa(\u0|ap102_led_0|led_data[30]~4_combout ),
	.datab(\u0|ap102_led_0|led_data[30]~5_combout ),
	.datac(\u0|ap102_led_0|led_data [30]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[30]~6 .lut_mask = 16'hEEF0;
defparam \u0|ap102_led_0|led_data[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \u0|ap102_led_0|led_data[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[30]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[30] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[62] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[26]~16 (
// Equation(s):
// \u0|ap102_led_0|led_data[26]~16_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a26  & \u0|ap102_led_0|leds_rtl_0_bypass [62])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[26]~16 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[61] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[26]~17 (
// Equation(s):
// \u0|ap102_led_0|led_data[26]~17_combout  = (\u0|ap102_led_0|led_data[26]~16_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [61] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [62]))))

	.dataa(\u0|ap102_led_0|led_data[26]~16_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [62]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [61]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[26]~17 .lut_mask = 16'hFBAA;
defparam \u0|ap102_led_0|led_data[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[26]~18 (
// Equation(s):
// \u0|ap102_led_0|led_data[26]~18_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data[26]~17_combout )) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data [26])))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[26]~17_combout ),
	.datac(\u0|ap102_led_0|led_data [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[26]~18 .lut_mask = 16'hD8D8;
defparam \u0|ap102_led_0|led_data[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \u0|ap102_led_0|led_data[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[26]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[26] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[56] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[23]~26 (
// Equation(s):
// \u0|ap102_led_0|led_data[23]~26_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [56] & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [56]),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[23]~26 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[55] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[23]~25 (
// Equation(s):
// \u0|ap102_led_0|led_data[23]~25_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [55] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [56])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [56]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [55]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[23]~25 .lut_mask = 16'hF030;
defparam \u0|ap102_led_0|led_data[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[23]~27 (
// Equation(s):
// \u0|ap102_led_0|led_data[23]~27_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[23]~26_combout ) # ((\u0|ap102_led_0|led_data[23]~25_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [23]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[23]~26_combout ),
	.datac(\u0|ap102_led_0|led_data [23]),
	.datad(\u0|ap102_led_0|led_data[23]~25_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[23]~27 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \u0|ap102_led_0|led_data[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[23]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[23] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[52] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[21]~31 (
// Equation(s):
// \u0|ap102_led_0|led_data[21]~31_combout  = (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [52] & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [52]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[21]~31 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[51] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[21]~32 (
// Equation(s):
// \u0|ap102_led_0|led_data[21]~32_combout  = (\u0|ap102_led_0|led_data[21]~31_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [51] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [52]))))

	.dataa(\u0|ap102_led_0|led_data[21]~31_combout ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [51]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[21]~32 .lut_mask = 16'hEAFA;
defparam \u0|ap102_led_0|led_data[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[21]~33 (
// Equation(s):
// \u0|ap102_led_0|led_data[21]~33_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[21]~32_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [21]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [21]),
	.datad(\u0|ap102_led_0|led_data[21]~32_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[21]~33 .lut_mask = 16'hFC30;
defparam \u0|ap102_led_0|led_data[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \u0|ap102_led_0|led_data[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[21]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[21] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[46] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[18]~40 (
// Equation(s):
// \u0|ap102_led_0|led_data[18]~40_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [46] & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [46]),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[18]~40 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[45] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[18]~41 (
// Equation(s):
// \u0|ap102_led_0|led_data[18]~41_combout  = (\u0|ap102_led_0|led_data[18]~40_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [45] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [46]))))

	.dataa(\u0|ap102_led_0|led_data[18]~40_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [46]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [45]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[18]~41 .lut_mask = 16'hFABA;
defparam \u0|ap102_led_0|led_data[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[18]~42 (
// Equation(s):
// \u0|ap102_led_0|led_data[18]~42_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[18]~41_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [18]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [18]),
	.datad(\u0|ap102_led_0|led_data[18]~41_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[18]~42 .lut_mask = 16'hFC30;
defparam \u0|ap102_led_0|led_data[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \u0|ap102_led_0|led_data[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[18]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[18] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[40] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[15]~50 (
// Equation(s):
// \u0|ap102_led_0|led_data[15]~50_combout  = (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a15  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [40])))

	.dataa(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[15]~50 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[39] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[15]~49 (
// Equation(s):
// \u0|ap102_led_0|led_data[15]~49_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [39] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [40])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [39]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[15]~49 .lut_mask = 16'hC0F0;
defparam \u0|ap102_led_0|led_data[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[15]~51 (
// Equation(s):
// \u0|ap102_led_0|led_data[15]~51_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[15]~50_combout ) # ((\u0|ap102_led_0|led_data[15]~49_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [15]))))

	.dataa(\u0|ap102_led_0|led_data[15]~50_combout ),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [15]),
	.datad(\u0|ap102_led_0|led_data[15]~49_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[15]~51 .lut_mask = 16'hFCB8;
defparam \u0|ap102_led_0|led_data[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \u0|ap102_led_0|led_data[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[15]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[15] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[38] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[14]~53 (
// Equation(s):
// \u0|ap102_led_0|led_data[14]~53_combout  = (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a14  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [38])))

	.dataa(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[14]~53 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[37] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[14]~52 (
// Equation(s):
// \u0|ap102_led_0|led_data[14]~52_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [37] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [38])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [38]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [37]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[14]~52 .lut_mask = 16'hF030;
defparam \u0|ap102_led_0|led_data[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[14]~54 (
// Equation(s):
// \u0|ap102_led_0|led_data[14]~54_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[14]~53_combout ) # ((\u0|ap102_led_0|led_data[14]~52_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [14]))))

	.dataa(\u0|ap102_led_0|led_data[14]~53_combout ),
	.datab(\u0|ap102_led_0|led_data[14]~52_combout ),
	.datac(\u0|ap102_led_0|led_data [14]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[14]~54 .lut_mask = 16'hEEF0;
defparam \u0|ap102_led_0|led_data[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \u0|ap102_led_0|led_data[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[14] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[34] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[12]~58 (
// Equation(s):
// \u0|ap102_led_0|led_data[12]~58_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a12  & \u0|ap102_led_0|leds_rtl_0_bypass [34])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[12]~58 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[33] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[12]~59 (
// Equation(s):
// \u0|ap102_led_0|led_data[12]~59_combout  = (\u0|ap102_led_0|led_data[12]~58_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [33] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [34]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|led_data[12]~58_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [33]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[12]~59 .lut_mask = 16'hECFC;
defparam \u0|ap102_led_0|led_data[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[12]~60 (
// Equation(s):
// \u0|ap102_led_0|led_data[12]~60_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[12]~59_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [12]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [12]),
	.datad(\u0|ap102_led_0|led_data[12]~59_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[12]~60 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \u0|ap102_led_0|led_data[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[12]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[12] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[8]~70 (
// Equation(s):
// \u0|ap102_led_0|led_data[8]~70_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [25] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [26])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [25]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[8]~70 .lut_mask = 16'hA0F0;
defparam \u0|ap102_led_0|led_data[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[8]~71 (
// Equation(s):
// \u0|ap102_led_0|led_data[8]~71_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a8  & (\u0|ap102_led_0|leds_rtl_0_bypass [26] & \u0|ap102_led_0|leds~0_q )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [26]),
	.datad(\u0|ap102_led_0|leds~0_q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[8]~71 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[8]~72 (
// Equation(s):
// \u0|ap102_led_0|led_data[8]~72_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[8]~70_combout ) # ((\u0|ap102_led_0|led_data[8]~71_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [8]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[8]~70_combout ),
	.datac(\u0|ap102_led_0|led_data [8]),
	.datad(\u0|ap102_led_0|led_data[8]~71_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[8]~72 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \u0|ap102_led_0|led_data[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[8]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[8] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[4]~82 (
// Equation(s):
// \u0|ap102_led_0|led_data[4]~82_combout  = (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a4  & \u0|ap102_led_0|leds_rtl_0_bypass [18])))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[4]~82 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[4]~83 (
// Equation(s):
// \u0|ap102_led_0|led_data[4]~83_combout  = (\u0|ap102_led_0|led_data[4]~82_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [17] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [18]))))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [18]),
	.datab(\u0|ap102_led_0|led_data[4]~82_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [17]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[4]~83 .lut_mask = 16'hFCDC;
defparam \u0|ap102_led_0|led_data[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[4]~84 (
// Equation(s):
// \u0|ap102_led_0|led_data[4]~84_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[4]~83_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [4]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [4]),
	.datad(\u0|ap102_led_0|led_data[4]~83_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[4]~84 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \u0|ap102_led_0|led_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[4]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[4] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[3]~85 (
// Equation(s):
// \u0|ap102_led_0|led_data[3]~85_combout  = (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [16] & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [16]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[3]~85 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[3]~86 (
// Equation(s):
// \u0|ap102_led_0|led_data[3]~86_combout  = (\u0|ap102_led_0|led_data[3]~85_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [15] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [16]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [16]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [15]),
	.datad(\u0|ap102_led_0|led_data[3]~85_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[3]~86 .lut_mask = 16'hFFB0;
defparam \u0|ap102_led_0|led_data[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[3]~87 (
// Equation(s):
// \u0|ap102_led_0|led_data[3]~87_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data[3]~86_combout )) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data [3])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|led_data[3]~86_combout ),
	.datac(\u0|ap102_led_0|led_data [3]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[3]~87 .lut_mask = 16'hCCF0;
defparam \u0|ap102_led_0|led_data[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \u0|ap102_led_0|led_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[3]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[1]~91 (
// Equation(s):
// \u0|ap102_led_0|led_data[1]~91_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a1  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [12])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[1]~91 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[1]~92 (
// Equation(s):
// \u0|ap102_led_0|led_data[1]~92_combout  = (\u0|ap102_led_0|led_data[1]~91_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [11] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [12]))))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [12]),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [11]),
	.datad(\u0|ap102_led_0|led_data[1]~91_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[1]~92 .lut_mask = 16'hFFD0;
defparam \u0|ap102_led_0|led_data[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[1]~93 (
// Equation(s):
// \u0|ap102_led_0|led_data[1]~93_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[1]~92_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [1]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [1]),
	.datad(\u0|ap102_led_0|led_data[1]~92_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[1]~93 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \u0|ap102_led_0|led_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[1]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[0]~95 (
// Equation(s):
// \u0|ap102_led_0|led_data[0]~95_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [10] & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [10]),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[0]~95 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[0]~94 (
// Equation(s):
// \u0|ap102_led_0|led_data[0]~94_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [9] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [10])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [10]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [9]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[0]~94 .lut_mask = 16'hF030;
defparam \u0|ap102_led_0|led_data[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[0]~96 (
// Equation(s):
// \u0|ap102_led_0|led_data[0]~96_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[0]~95_combout ) # ((\u0|ap102_led_0|led_data[0]~94_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [0]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[0]~95_combout ),
	.datac(\u0|ap102_led_0|led_data [0]),
	.datad(\u0|ap102_led_0|led_data[0]~94_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[0]~96 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \u0|ap102_led_0|led_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[0]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~33 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~33_combout  = (\u0|ap102_led_0|start_tx~q  & ((\u0|ap102_led_0|led_data [0]))) # (!\u0|ap102_led_0|start_tx~q  & (\u0|ap102_led_0|tx|serial_data [0]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|tx|serial_data [0]),
	.datac(\u0|ap102_led_0|start_tx~q ),
	.datad(\u0|ap102_led_0|led_data [0]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~33 .lut_mask = 16'hFC0C;
defparam \u0|ap102_led_0|tx|serial_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~34 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~34_combout  = (\u0|ap102_led_0|tx|serial_data~33_combout  & ((!\u0|ap102_led_0|tx|serial_clk~q ) # (!\u0|ap102_led_0|tx|serial_data~0_combout )))

	.dataa(\u0|ap102_led_0|tx|serial_data~33_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~34 .lut_mask = 16'h0AAA;
defparam \u0|ap102_led_0|tx|serial_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \u0|ap102_led_0|tx|serial_data[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[0] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~32 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~32_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [0]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [1])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [1]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [1]),
	.datac(\u0|ap102_led_0|tx|serial_data [0]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~32 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data[11]~2 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data[11]~2_combout  = (\u0|ap102_led_0|start_tx~q ) # ((\u0|ap102_led_0|tx|serial_data~0_combout  & \u0|ap102_led_0|tx|serial_clk~q ))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|start_tx~q ),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[11]~2 .lut_mask = 16'hFAF0;
defparam \u0|ap102_led_0|tx|serial_data[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \u0|ap102_led_0|tx|serial_data[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[1] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[2]~89 (
// Equation(s):
// \u0|ap102_led_0|led_data[2]~89_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0_bypass [14] & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [14]),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[2]~89 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[2]~88 (
// Equation(s):
// \u0|ap102_led_0|led_data[2]~88_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [13] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [14])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [14]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [13]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[2]~88 .lut_mask = 16'hF050;
defparam \u0|ap102_led_0|led_data[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[2]~90 (
// Equation(s):
// \u0|ap102_led_0|led_data[2]~90_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[2]~89_combout ) # ((\u0|ap102_led_0|led_data[2]~88_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [2]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[2]~89_combout ),
	.datac(\u0|ap102_led_0|led_data [2]),
	.datad(\u0|ap102_led_0|led_data[2]~88_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[2]~90 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \u0|ap102_led_0|led_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[2]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~31 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~31_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [1])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [2]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [2]))))

	.dataa(\u0|ap102_led_0|tx|serial_data [1]),
	.datab(\u0|ap102_led_0|led_data [2]),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~31 .lut_mask = 16'hACCC;
defparam \u0|ap102_led_0|tx|serial_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \u0|ap102_led_0|tx|serial_data[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~31_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[2] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~30 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~30_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [2]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [3])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [3]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [3]),
	.datac(\u0|ap102_led_0|tx|serial_data [2]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~30 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \u0|ap102_led_0|tx|serial_data[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[3] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~29 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~29_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [3]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [4])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [4]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [4]),
	.datac(\u0|ap102_led_0|tx|serial_data [3]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~29 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \u0|ap102_led_0|tx|serial_data[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~29_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[4] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[5]~79 (
// Equation(s):
// \u0|ap102_led_0|led_data[5]~79_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [19] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [20])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [19]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[5]~79 .lut_mask = 16'hF050;
defparam \u0|ap102_led_0|led_data[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[5]~80 (
// Equation(s):
// \u0|ap102_led_0|led_data[5]~80_combout  = (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a5  & (\u0|ap102_led_0|leds_rtl_0_bypass [20] & !\u0|ap102_led_0|leds~36_combout )))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [20]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[5]~80 .lut_mask = 16'h0080;
defparam \u0|ap102_led_0|led_data[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[5]~81 (
// Equation(s):
// \u0|ap102_led_0|led_data[5]~81_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[5]~79_combout ) # ((\u0|ap102_led_0|led_data[5]~80_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [5]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[5]~79_combout ),
	.datac(\u0|ap102_led_0|led_data [5]),
	.datad(\u0|ap102_led_0|led_data[5]~80_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[5]~81 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \u0|ap102_led_0|led_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[5]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~28 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~28_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [4])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [5]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [5]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data [4]),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|led_data [5]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~28 .lut_mask = 16'hDF80;
defparam \u0|ap102_led_0|tx|serial_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \u0|ap102_led_0|tx|serial_data[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[5] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[6]~76 (
// Equation(s):
// \u0|ap102_led_0|led_data[6]~76_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [21] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [22])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [22]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [21]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[6]~76 .lut_mask = 16'hF050;
defparam \u0|ap102_led_0|led_data[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[6]~77 (
// Equation(s):
// \u0|ap102_led_0|led_data[6]~77_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [22] & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a6  & \u0|ap102_led_0|leds~0_q )))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [22]),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\u0|ap102_led_0|leds~0_q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[6]~77 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[6]~78 (
// Equation(s):
// \u0|ap102_led_0|led_data[6]~78_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[6]~76_combout ) # ((\u0|ap102_led_0|led_data[6]~77_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [6]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[6]~76_combout ),
	.datac(\u0|ap102_led_0|led_data [6]),
	.datad(\u0|ap102_led_0|led_data[6]~77_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[6]~78 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \u0|ap102_led_0|led_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[6]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[6] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~27 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~27_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [5])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [6]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [6]))))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|tx|serial_data [5]),
	.datac(\u0|ap102_led_0|led_data [6]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~27 .lut_mask = 16'hD8F0;
defparam \u0|ap102_led_0|tx|serial_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \u0|ap102_led_0|tx|serial_data[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~27_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[6] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[7]~73 (
// Equation(s):
// \u0|ap102_led_0|led_data[7]~73_combout  = (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a7  & \u0|ap102_led_0|leds_rtl_0_bypass [24])))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[7]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[7]~73 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[7]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[7]~74 (
// Equation(s):
// \u0|ap102_led_0|led_data[7]~74_combout  = (\u0|ap102_led_0|led_data[7]~73_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [23] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [24]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|led_data[7]~73_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [23]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[7]~74 .lut_mask = 16'hECFC;
defparam \u0|ap102_led_0|led_data[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[7]~75 (
// Equation(s):
// \u0|ap102_led_0|led_data[7]~75_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[7]~74_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [7]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [7]),
	.datad(\u0|ap102_led_0|led_data[7]~74_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[7]~75 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \u0|ap102_led_0|led_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[7]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[7] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~26 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~26_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [6])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [7]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [7]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data [6]),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|led_data [7]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~26 .lut_mask = 16'hDF80;
defparam \u0|ap102_led_0|tx|serial_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \u0|ap102_led_0|tx|serial_data[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[7] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~25 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~25_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [7]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [8])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [8]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [8]),
	.datac(\u0|ap102_led_0|tx|serial_data [7]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~25 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \u0|ap102_led_0|tx|serial_data[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~25_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[8] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[9]~68 (
// Equation(s):
// \u0|ap102_led_0|led_data[9]~68_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a9  & \u0|ap102_led_0|leds_rtl_0_bypass [28])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[9]~68 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[9]~67 (
// Equation(s):
// \u0|ap102_led_0|led_data[9]~67_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [27] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [28])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [27]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[9]~67 .lut_mask = 16'hA0F0;
defparam \u0|ap102_led_0|led_data[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[9]~69 (
// Equation(s):
// \u0|ap102_led_0|led_data[9]~69_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[9]~68_combout ) # ((\u0|ap102_led_0|led_data[9]~67_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data [9]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[9]~68_combout ),
	.datac(\u0|ap102_led_0|led_data [9]),
	.datad(\u0|ap102_led_0|led_data[9]~67_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[9]~69 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \u0|ap102_led_0|led_data[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[9]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[9] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~24 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~24_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [8])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [9]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [9]))))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|tx|serial_data [8]),
	.datac(\u0|ap102_led_0|led_data [9]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~24 .lut_mask = 16'hD8F0;
defparam \u0|ap102_led_0|tx|serial_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \u0|ap102_led_0|tx|serial_data[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[9] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[10]~64 (
// Equation(s):
// \u0|ap102_led_0|led_data[10]~64_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a10  & \u0|ap102_led_0|leds_rtl_0_bypass [30])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[10]~64 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[10]~65 (
// Equation(s):
// \u0|ap102_led_0|led_data[10]~65_combout  = (\u0|ap102_led_0|led_data[10]~64_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [29] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [30]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|led_data[10]~64_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [29]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[10]~65 .lut_mask = 16'hECFC;
defparam \u0|ap102_led_0|led_data[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[10]~66 (
// Equation(s):
// \u0|ap102_led_0|led_data[10]~66_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[10]~65_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [10]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [10]),
	.datad(\u0|ap102_led_0|led_data[10]~65_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[10]~66 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \u0|ap102_led_0|led_data[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[10]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[10] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~23 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~23_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [9])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [10]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [10]))))

	.dataa(\u0|ap102_led_0|tx|serial_data [9]),
	.datab(\u0|ap102_led_0|led_data [10]),
	.datac(\u0|ap102_led_0|tx|serial_clk~q ),
	.datad(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~23 .lut_mask = 16'hACCC;
defparam \u0|ap102_led_0|tx|serial_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \u0|ap102_led_0|tx|serial_data[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~23_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[10] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[32] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[11]~61 (
// Equation(s):
// \u0|ap102_led_0|led_data[11]~61_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [32] & (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [32]),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[11]~61 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[11]~62 (
// Equation(s):
// \u0|ap102_led_0|led_data[11]~62_combout  = (\u0|ap102_led_0|led_data[11]~61_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [31] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [32]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|led_data[11]~61_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [31]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[11]~62 .lut_mask = 16'hECFC;
defparam \u0|ap102_led_0|led_data[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[11]~63 (
// Equation(s):
// \u0|ap102_led_0|led_data[11]~63_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[11]~62_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [11]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [11]),
	.datad(\u0|ap102_led_0|led_data[11]~62_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[11]~63 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \u0|ap102_led_0|led_data[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[11]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[11] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~22 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~22_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [10])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [11]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [11]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [10]),
	.datad(\u0|ap102_led_0|led_data [11]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~22 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \u0|ap102_led_0|tx|serial_data[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[11] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~21 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~21_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_data [11]))) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [12])))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [12]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|led_data [12]),
	.datad(\u0|ap102_led_0|tx|serial_data [11]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~21 .lut_mask = 16'hF870;
defparam \u0|ap102_led_0|tx|serial_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \u0|ap102_led_0|tx|serial_data[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~21_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[12] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[36] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[13]~56 (
// Equation(s):
// \u0|ap102_led_0|led_data[13]~56_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a13  & \u0|ap102_led_0|leds_rtl_0_bypass [36])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[13]~56 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[35] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[13]~55 (
// Equation(s):
// \u0|ap102_led_0|led_data[13]~55_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [35] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [36])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [35]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[13]~55 .lut_mask = 16'hA0F0;
defparam \u0|ap102_led_0|led_data[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[13]~57 (
// Equation(s):
// \u0|ap102_led_0|led_data[13]~57_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[13]~56_combout ) # ((\u0|ap102_led_0|led_data[13]~55_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [13]))))

	.dataa(\u0|ap102_led_0|led_data[13]~56_combout ),
	.datab(\u0|ap102_led_0|led_data[13]~55_combout ),
	.datac(\u0|ap102_led_0|led_data [13]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[13]~57 .lut_mask = 16'hEEF0;
defparam \u0|ap102_led_0|led_data[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \u0|ap102_led_0|led_data[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[13]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[13] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~20 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~20_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [12])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [13]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [13]))))

	.dataa(\u0|ap102_led_0|tx|serial_data [12]),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_clk~q ),
	.datad(\u0|ap102_led_0|led_data [13]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~20 .lut_mask = 16'hBF80;
defparam \u0|ap102_led_0|tx|serial_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \u0|ap102_led_0|tx|serial_data[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[13] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~19 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~19_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_data [13]))) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [14])))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [14]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|led_data [14]),
	.datad(\u0|ap102_led_0|tx|serial_data [13]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~19 .lut_mask = 16'hF870;
defparam \u0|ap102_led_0|tx|serial_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \u0|ap102_led_0|tx|serial_data[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~19_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[14] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~18 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~18_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_data [14]))) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [15])))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [15]))

	.dataa(\u0|ap102_led_0|led_data [15]),
	.datab(\u0|ap102_led_0|tx|serial_data [14]),
	.datac(\u0|ap102_led_0|tx|serial_clk~q ),
	.datad(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~18 .lut_mask = 16'hCAAA;
defparam \u0|ap102_led_0|tx|serial_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \u0|ap102_led_0|tx|serial_data[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[15] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[41] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[42] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[16]~46 (
// Equation(s):
// \u0|ap102_led_0|led_data[16]~46_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [41] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [42])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [41]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[16]~46 .lut_mask = 16'hC0F0;
defparam \u0|ap102_led_0|led_data[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[16]~47 (
// Equation(s):
// \u0|ap102_led_0|led_data[16]~47_combout  = (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a16  & (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0_bypass [42])))

	.dataa(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[16]~47 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[16]~48 (
// Equation(s):
// \u0|ap102_led_0|led_data[16]~48_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[16]~46_combout ) # ((\u0|ap102_led_0|led_data[16]~47_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [16]))))

	.dataa(\u0|ap102_led_0|led_data[16]~46_combout ),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [16]),
	.datad(\u0|ap102_led_0|led_data[16]~47_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[16]~48 .lut_mask = 16'hFCB8;
defparam \u0|ap102_led_0|led_data[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \u0|ap102_led_0|led_data[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[16]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[16] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~17 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~17_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [15])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [16]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [16]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [15]),
	.datad(\u0|ap102_led_0|led_data [16]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~17 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \u0|ap102_led_0|tx|serial_data[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~17_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[16] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[44] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[17]~43 (
// Equation(s):
// \u0|ap102_led_0|led_data[17]~43_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a17  & \u0|ap102_led_0|leds_rtl_0_bypass [44])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[17]~43 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[43] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[17]~44 (
// Equation(s):
// \u0|ap102_led_0|led_data[17]~44_combout  = (\u0|ap102_led_0|led_data[17]~43_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [43] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [44]))))

	.dataa(\u0|ap102_led_0|led_data[17]~43_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [44]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [43]),
	.datad(\u0|ap102_led_0|leds~36_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[17]~44 .lut_mask = 16'hFABA;
defparam \u0|ap102_led_0|led_data[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[17]~45 (
// Equation(s):
// \u0|ap102_led_0|led_data[17]~45_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[17]~44_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [17]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [17]),
	.datad(\u0|ap102_led_0|led_data[17]~44_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[17]~45 .lut_mask = 16'hFC30;
defparam \u0|ap102_led_0|led_data[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \u0|ap102_led_0|led_data[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[17]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[17] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~16 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~16_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [16])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [17]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [17]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [16]),
	.datad(\u0|ap102_led_0|led_data [17]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~16 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \u0|ap102_led_0|tx|serial_data[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[17] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~15 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~15_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [17]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [18])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [18]))

	.dataa(\u0|ap102_led_0|led_data [18]),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [17]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~15 .lut_mask = 16'hE2AA;
defparam \u0|ap102_led_0|tx|serial_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \u0|ap102_led_0|tx|serial_data[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[18] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[48] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[19]~37 (
// Equation(s):
// \u0|ap102_led_0|led_data[19]~37_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a19  & \u0|ap102_led_0|leds_rtl_0_bypass [48])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[19]~37 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[47] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[19]~38 (
// Equation(s):
// \u0|ap102_led_0|led_data[19]~38_combout  = (\u0|ap102_led_0|led_data[19]~37_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [47] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [48]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|led_data[19]~37_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [47]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[19]~38 .lut_mask = 16'hECFC;
defparam \u0|ap102_led_0|led_data[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[19]~39 (
// Equation(s):
// \u0|ap102_led_0|led_data[19]~39_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[19]~38_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [19]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [19]),
	.datad(\u0|ap102_led_0|led_data[19]~38_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[19]~39 .lut_mask = 16'hFC30;
defparam \u0|ap102_led_0|led_data[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \u0|ap102_led_0|led_data[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[19]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[19] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~14 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~14_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [18])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [19]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [19]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [18]),
	.datad(\u0|ap102_led_0|led_data [19]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~14 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \u0|ap102_led_0|tx|serial_data[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~14_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[19] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[49] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[50] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[20]~34 (
// Equation(s):
// \u0|ap102_led_0|led_data[20]~34_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [49] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [50])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [49]),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[20]~34 .lut_mask = 16'hC0F0;
defparam \u0|ap102_led_0|led_data[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[20]~35 (
// Equation(s):
// \u0|ap102_led_0|led_data[20]~35_combout  = (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a20  & (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & \u0|ap102_led_0|leds_rtl_0_bypass [50])))

	.dataa(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[20]~35 .lut_mask = 16'h0800;
defparam \u0|ap102_led_0|led_data[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[20]~36 (
// Equation(s):
// \u0|ap102_led_0|led_data[20]~36_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[20]~34_combout ) # ((\u0|ap102_led_0|led_data[20]~35_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [20]))))

	.dataa(\u0|ap102_led_0|led_data[20]~34_combout ),
	.datab(\u0|ap102_led_0|led_data[20]~35_combout ),
	.datac(\u0|ap102_led_0|led_data [20]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[20]~36 .lut_mask = 16'hEEF0;
defparam \u0|ap102_led_0|led_data[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \u0|ap102_led_0|led_data[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[20]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[20] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~13 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~13_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [19])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [20]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [20]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [19]),
	.datad(\u0|ap102_led_0|led_data [20]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~13 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \u0|ap102_led_0|tx|serial_data[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[20] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~12 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~12_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [20]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [21])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [21]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [21]),
	.datac(\u0|ap102_led_0|tx|serial_clk~q ),
	.datad(\u0|ap102_led_0|tx|serial_data [20]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~12 .lut_mask = 16'hEC4C;
defparam \u0|ap102_led_0|tx|serial_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \u0|ap102_led_0|tx|serial_data[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[21] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[54] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[53] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[22]~28 (
// Equation(s):
// \u0|ap102_led_0|led_data[22]~28_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0_bypass [54] & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [54]),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[22]~28 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[22]~29 (
// Equation(s):
// \u0|ap102_led_0|led_data[22]~29_combout  = (\u0|ap102_led_0|led_data[22]~28_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [53] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [54]))))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [54]),
	.datac(\u0|ap102_led_0|leds_rtl_0_bypass [53]),
	.datad(\u0|ap102_led_0|led_data[22]~28_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[22]~29 .lut_mask = 16'hFFB0;
defparam \u0|ap102_led_0|led_data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[22]~30 (
// Equation(s):
// \u0|ap102_led_0|led_data[22]~30_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[22]~29_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [22]))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datac(\u0|ap102_led_0|led_data [22]),
	.datad(\u0|ap102_led_0|led_data[22]~29_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[22]~30 .lut_mask = 16'hFC30;
defparam \u0|ap102_led_0|led_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \u0|ap102_led_0|led_data[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[22]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[22] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~11 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~11_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [21])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [22]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [22]))))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|tx|serial_clk~q ),
	.datac(\u0|ap102_led_0|tx|serial_data [21]),
	.datad(\u0|ap102_led_0|led_data [22]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~11 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \u0|ap102_led_0|tx|serial_data[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[22] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~10 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~10_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [22]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [23])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [23]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [23]),
	.datac(\u0|ap102_led_0|tx|serial_data [22]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~10 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \u0|ap102_led_0|tx|serial_data[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[23] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[58] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[57] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[24]~22 (
// Equation(s):
// \u0|ap102_led_0|led_data[24]~22_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a24  & \u0|ap102_led_0|leds_rtl_0_bypass [58])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds~0_q ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[24]~22 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[24]~23 (
// Equation(s):
// \u0|ap102_led_0|led_data[24]~23_combout  = (\u0|ap102_led_0|led_data[24]~22_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [57] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [58]))))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [58]),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [57]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|led_data[24]~22_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[24]~23 .lut_mask = 16'hFFC4;
defparam \u0|ap102_led_0|led_data[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[24]~24 (
// Equation(s):
// \u0|ap102_led_0|led_data[24]~24_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data[24]~23_combout )) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data [24])))

	.dataa(\u0|ap102_led_0|led_data[24]~23_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [24]),
	.datad(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[24]~24 .lut_mask = 16'hAAF0;
defparam \u0|ap102_led_0|led_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \u0|ap102_led_0|led_data[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[24] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~9 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~9_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [23])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [24]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [24]))))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|tx|serial_data [23]),
	.datac(\u0|ap102_led_0|led_data [24]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~9 .lut_mask = 16'hD8F0;
defparam \u0|ap102_led_0|tx|serial_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \u0|ap102_led_0|tx|serial_data[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[24] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[59] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[60] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[25]~19 (
// Equation(s):
// \u0|ap102_led_0|led_data[25]~19_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [59] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [60])))

	.dataa(gnd),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [59]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[25]~19 .lut_mask = 16'hC0CC;
defparam \u0|ap102_led_0|led_data[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[25]~20 (
// Equation(s):
// \u0|ap102_led_0|led_data[25]~20_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a25  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [60])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[25]~20 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[25]~21 (
// Equation(s):
// \u0|ap102_led_0|led_data[25]~21_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[25]~19_combout ) # ((\u0|ap102_led_0|led_data[25]~20_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [25]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[25]~19_combout ),
	.datac(\u0|ap102_led_0|led_data [25]),
	.datad(\u0|ap102_led_0|led_data[25]~20_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[25]~21 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \u0|ap102_led_0|led_data[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[25]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[25] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~8 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~8_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|tx|serial_data [24])) # (!\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|led_data [25]))))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (((\u0|ap102_led_0|led_data [25]))))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|tx|serial_data [24]),
	.datac(\u0|ap102_led_0|led_data [25]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~8 .lut_mask = 16'hD8F0;
defparam \u0|ap102_led_0|tx|serial_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \u0|ap102_led_0|tx|serial_data[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[25] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~7 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~7_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [25]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [26])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [26]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [26]),
	.datac(\u0|ap102_led_0|tx|serial_data [25]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~7 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \u0|ap102_led_0|tx|serial_data[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[26] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[64] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[27]~13 (
// Equation(s):
// \u0|ap102_led_0|led_data[27]~13_combout  = (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a27  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [64])))

	.dataa(\u0|ap102_led_0|leds~36_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[27]~13 .lut_mask = 16'h4000;
defparam \u0|ap102_led_0|led_data[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[63] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[27]~14 (
// Equation(s):
// \u0|ap102_led_0|led_data[27]~14_combout  = (\u0|ap102_led_0|led_data[27]~13_combout ) # ((\u0|ap102_led_0|leds_rtl_0_bypass [63] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [64]))))

	.dataa(\u0|ap102_led_0|led_data[27]~13_combout ),
	.datab(\u0|ap102_led_0|leds_rtl_0_bypass [63]),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[27]~14 .lut_mask = 16'hEAEE;
defparam \u0|ap102_led_0|led_data[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[27]~15 (
// Equation(s):
// \u0|ap102_led_0|led_data[27]~15_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[27]~14_combout ))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (\u0|ap102_led_0|led_data [27]))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|led_data [27]),
	.datad(\u0|ap102_led_0|led_data[27]~14_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[27]~15 .lut_mask = 16'hFA50;
defparam \u0|ap102_led_0|led_data[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \u0|ap102_led_0|led_data[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[27]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[27] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~6 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~6_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [26])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [27]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [27]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datac(\u0|ap102_led_0|tx|serial_data [26]),
	.datad(\u0|ap102_led_0|led_data [27]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~6 .lut_mask = 16'hF780;
defparam \u0|ap102_led_0|tx|serial_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \u0|ap102_led_0|tx|serial_data[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[27] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N1
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[66] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[28]~11 (
// Equation(s):
// \u0|ap102_led_0|led_data[28]~11_combout  = (\u0|ap102_led_0|leds~0_q  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a28  & \u0|ap102_led_0|leds_rtl_0_bypass [66])))

	.dataa(\u0|ap102_led_0|leds~0_q ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[28]~11 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N31
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[65] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[28]~10 (
// Equation(s):
// \u0|ap102_led_0|led_data[28]~10_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [65] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [66])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [65]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[28]~10 .lut_mask = 16'hA0AA;
defparam \u0|ap102_led_0|led_data[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[28]~12 (
// Equation(s):
// \u0|ap102_led_0|led_data[28]~12_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[28]~11_combout ) # ((\u0|ap102_led_0|led_data[28]~10_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [28]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[28]~11_combout ),
	.datac(\u0|ap102_led_0|led_data [28]),
	.datad(\u0|ap102_led_0|led_data[28]~10_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[28]~12 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \u0|ap102_led_0|led_data[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[28]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[28] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~5 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~5_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [27])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [28]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [28]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data [27]),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|led_data [28]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~5 .lut_mask = 16'hDF80;
defparam \u0|ap102_led_0|tx|serial_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \u0|ap102_led_0|tx|serial_data[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[28] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N25
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[68] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[29]~8 (
// Equation(s):
// \u0|ap102_led_0|led_data[29]~8_combout  = (\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a29  & (!\u0|ap102_led_0|leds~36_combout  & (\u0|ap102_led_0|leds~0_q  & \u0|ap102_led_0|leds_rtl_0_bypass [68])))

	.dataa(\u0|ap102_led_0|leds_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\u0|ap102_led_0|leds~36_combout ),
	.datac(\u0|ap102_led_0|leds~0_q ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[29]~8 .lut_mask = 16'h2000;
defparam \u0|ap102_led_0|led_data[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cyclone10lp_lcell_comb \u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder (
// Equation(s):
// \u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder .lut_mask = 16'hFFFF;
defparam \u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N7
dffeas \u0|ap102_led_0|leds_rtl_0_bypass[67] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|leds_rtl_0_bypass[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|leds_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|leds_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|leds_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[29]~7 (
// Equation(s):
// \u0|ap102_led_0|led_data[29]~7_combout  = (\u0|ap102_led_0|leds_rtl_0_bypass [67] & ((\u0|ap102_led_0|leds~36_combout ) # (!\u0|ap102_led_0|leds_rtl_0_bypass [68])))

	.dataa(\u0|ap102_led_0|leds_rtl_0_bypass [67]),
	.datab(gnd),
	.datac(\u0|ap102_led_0|leds~36_combout ),
	.datad(\u0|ap102_led_0|leds_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[29]~7 .lut_mask = 16'hA0AA;
defparam \u0|ap102_led_0|led_data[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cyclone10lp_lcell_comb \u0|ap102_led_0|led_data[29]~9 (
// Equation(s):
// \u0|ap102_led_0|led_data[29]~9_combout  = (\u0|ap102_led_0|num_bits[5]~0_combout  & ((\u0|ap102_led_0|led_data[29]~8_combout ) # ((\u0|ap102_led_0|led_data[29]~7_combout )))) # (!\u0|ap102_led_0|num_bits[5]~0_combout  & (((\u0|ap102_led_0|led_data 
// [29]))))

	.dataa(\u0|ap102_led_0|num_bits[5]~0_combout ),
	.datab(\u0|ap102_led_0|led_data[29]~8_combout ),
	.datac(\u0|ap102_led_0|led_data [29]),
	.datad(\u0|ap102_led_0|led_data[29]~7_combout ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|led_data[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[29]~9 .lut_mask = 16'hFAD8;
defparam \u0|ap102_led_0|led_data[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \u0|ap102_led_0|led_data[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|led_data[29]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|led_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|led_data[29] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|led_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~4 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~4_combout  = (\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|tx|serial_data [28])) # (!\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|led_data [29]))))) # 
// (!\u0|ap102_led_0|tx|serial_clk~q  & (((\u0|ap102_led_0|led_data [29]))))

	.dataa(\u0|ap102_led_0|tx|serial_clk~q ),
	.datab(\u0|ap102_led_0|tx|serial_data [28]),
	.datac(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datad(\u0|ap102_led_0|led_data [29]),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~4 .lut_mask = 16'hDF80;
defparam \u0|ap102_led_0|tx|serial_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \u0|ap102_led_0|tx|serial_data[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[29] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~3 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~3_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [29]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [30])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [30]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [30]),
	.datac(\u0|ap102_led_0|tx|serial_data [29]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~3 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N27
dffeas \u0|ap102_led_0|tx|serial_data[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[30] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|serial_data~1 (
// Equation(s):
// \u0|ap102_led_0|tx|serial_data~1_combout  = (\u0|ap102_led_0|tx|serial_data~0_combout  & ((\u0|ap102_led_0|tx|serial_clk~q  & ((\u0|ap102_led_0|tx|serial_data [30]))) # (!\u0|ap102_led_0|tx|serial_clk~q  & (\u0|ap102_led_0|led_data [31])))) # 
// (!\u0|ap102_led_0|tx|serial_data~0_combout  & (\u0|ap102_led_0|led_data [31]))

	.dataa(\u0|ap102_led_0|tx|serial_data~0_combout ),
	.datab(\u0|ap102_led_0|led_data [31]),
	.datac(\u0|ap102_led_0|tx|serial_data [30]),
	.datad(\u0|ap102_led_0|tx|serial_clk~q ),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|serial_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data~1 .lut_mask = 16'hE4CC;
defparam \u0|ap102_led_0|tx|serial_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \u0|ap102_led_0|tx|serial_data[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|ap102_led_0|tx|serial_data~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|ap102_led_0|tx|serial_data[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ap102_led_0|tx|serial_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ap102_led_0|tx|serial_data[31] .is_wysiwyg = "true";
defparam \u0|ap102_led_0|tx|serial_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cyclone10lp_lcell_comb \u0|ap102_led_0|tx|o_serial_data~0 (
// Equation(s):
// \u0|ap102_led_0|tx|o_serial_data~0_combout  = (\u0|ap102_led_0|tx|state.IDLE~q  & \u0|ap102_led_0|tx|serial_data [31])

	.dataa(\u0|ap102_led_0|tx|state.IDLE~q ),
	.datab(gnd),
	.datac(\u0|ap102_led_0|tx|serial_data [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|ap102_led_0|tx|o_serial_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ap102_led_0|tx|o_serial_data~0 .lut_mask = 16'hA0A0;
defparam \u0|ap102_led_0|tx|o_serial_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cyclone10lp_lcell_comb \u0|pwm_decoder_0|clk~0 (
// Equation(s):
// \u0|pwm_decoder_0|clk~0_combout  = (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\u0|pwm_decoder_0|Equal0~4_combout  & (\D11~input_o )) # (!\u0|pwm_decoder_0|Equal0~4_combout  & ((\u0|pwm_decoder_0|clk~q ))))) # 
// (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (((\u0|pwm_decoder_0|clk~q ))))

	.dataa(\D11~input_o ),
	.datab(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u0|pwm_decoder_0|clk~q ),
	.datad(\u0|pwm_decoder_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_decoder_0|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_decoder_0|clk~0 .lut_mask = 16'hB8F0;
defparam \u0|pwm_decoder_0|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \u0|pwm_decoder_0|clk (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_decoder_0|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_decoder_0|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_decoder_0|clk .is_wysiwyg = "true";
defparam \u0|pwm_decoder_0|clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16_combout  = \u0|pwm_dshot_0|motor_out_1|pwm_low [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17  = CARRY(\u0|pwm_dshot_0|motor_out_1|pwm_low [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18_combout  = \u0|pwm_dshot_0|motor_out_1|pwm_high [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19  = CARRY(\u0|pwm_dshot_0|motor_out_1|pwm_high [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout  = (\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50 .lut_mask = 16'hFF0F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_4_write~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_4_write~0_combout  = (\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|router|always1~1_combout ))

	.dataa(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|pwm_dshot_0_avs_s0_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_4_write~0 .lut_mask = 16'h2020;
defparam \u0|pwm_dshot_0|motor_4_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_1_write~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_1_write~0_combout  = (\u0|pwm_dshot_0|motor_4_write~0_combout  & ((\u0|pwm_dshot_0|motor_1_write~q ) # (\u0|pwm_dshot_0|Decoder0~0_combout )))

	.dataa(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_1_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_1_write~0 .lut_mask = 16'hAAA0;
defparam \u0|pwm_dshot_0|motor_1_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \u0|pwm_dshot_0|motor_1_write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_1_write~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_1_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_1_write .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_1_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  = (!\u0|pwm_dshot_0|motor_1_write~q  & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & \u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout )))

	.dataa(\u0|pwm_dshot_0|motor_1_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14 .lut_mask = 16'h0100;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~0_combout  = \u0|pwm_dshot_0|motor_out_1|tick_microsec [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_1|Add0~1  = CARRY(\u0|pwm_dshot_0|motor_out_1|tick_microsec [0])

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~0_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~1 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~0 .lut_mask = 16'h55AA;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~35 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~35_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  & \u0|pwm_dshot_0|motor_out_1|Add0~0_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~35 .lut_mask = 16'hC0C0;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[0]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[0]~32_combout  = \u0|pwm_dshot_0|motor_out_1|guard_time [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_1|guard_time[0]~33  = CARRY(\u0|pwm_dshot_0|motor_out_1|guard_time [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[0]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[0]~32 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout  = (\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout  & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~4 .lut_mask = 16'h000A;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[30]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout  = (\u0|pwm_dshot_0|motor_1_write~q ) # ((!\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout  & \u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_1_write~q ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30]~46 .lut_mask = 16'hCFCC;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[0]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[1]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[1]~34_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [1] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [1] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[1]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[0]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[1]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[1]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[1]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[2]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[2]~36_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [2] & (\u0|pwm_dshot_0|motor_out_1|guard_time[1]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [2] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[1]~35  
// & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[2]~37  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [2] & !\u0|pwm_dshot_0|motor_out_1|guard_time[1]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[1]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[2]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[2]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[2]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[3]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[3]~38_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [3] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [3] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[3]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[2]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[3]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[3]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[3]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[4]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[4]~40_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [4] & (\u0|pwm_dshot_0|motor_out_1|guard_time[3]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [4] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[3]~39  
// & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[4]~41  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [4] & !\u0|pwm_dshot_0|motor_out_1|guard_time[3]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[3]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[4]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[4]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[4]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[5]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[5]~42_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [5] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [5] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[5]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[4]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[5]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[5]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[5]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[6]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[6]~44_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [6] & (\u0|pwm_dshot_0|motor_out_1|guard_time[5]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [6] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[5]~43  
// & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[6]~45  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [6] & !\u0|pwm_dshot_0|motor_out_1|guard_time[5]~43 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[5]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[6]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[6]~44 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[6]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[7]~47 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[7]~47_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [7] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[7]~48  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[6]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[7]~47_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[7]~48 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[7]~47 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[7]~47_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[8]~49 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[8]~49_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [8] & (\u0|pwm_dshot_0|motor_out_1|guard_time[7]~48  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [8] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[7]~48  
// & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[8]~50  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [8] & !\u0|pwm_dshot_0|motor_out_1|guard_time[7]~48 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[7]~48 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[8]~49_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[8]~49 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[8]~49_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[9]~51 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[9]~51_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [9] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [9] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[9]~52  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[8]~50 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[9]~51_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[9]~52 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[9]~51 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[9]~51_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[10]~53 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[10]~53_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [10] & (\u0|pwm_dshot_0|motor_out_1|guard_time[9]~52  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [10] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[9]~52  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[10]~54  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [10] & !\u0|pwm_dshot_0|motor_out_1|guard_time[9]~52 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[9]~52 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[10]~53_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[10]~53 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[10]~53_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[11]~55 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[11]~55_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [11] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [11] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[11]~56  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[10]~54 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[11]~55_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[11]~56 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[11]~55 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[11]~55_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[12]~57 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[12]~57_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [12] & (\u0|pwm_dshot_0|motor_out_1|guard_time[11]~56  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [12] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[11]~56  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[12]~58  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [12] & !\u0|pwm_dshot_0|motor_out_1|guard_time[11]~56 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[11]~56 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[12]~57_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[12]~57 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[12]~57_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[13]~59 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[13]~59_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [13] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[13]~60  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[12]~58 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[13]~59_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[13]~60 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[13]~59 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[13]~59_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[14]~61 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[14]~61_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [14] & (\u0|pwm_dshot_0|motor_out_1|guard_time[13]~60  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [14] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[13]~60  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[14]~62  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [14] & !\u0|pwm_dshot_0|motor_out_1|guard_time[13]~60 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[13]~60 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[14]~61_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[14]~61 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[14]~61_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[15]~63 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[15]~63_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [15] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [15] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[15]~64  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [15]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[14]~62 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[15]~63_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[15]~64 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[15]~63 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[15]~63_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[16]~65 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[16]~65_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [16] & (\u0|pwm_dshot_0|motor_out_1|guard_time[15]~64  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [16] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[15]~64  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[16]~66  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [16] & !\u0|pwm_dshot_0|motor_out_1|guard_time[15]~64 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[15]~64 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[16]~65_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[16]~65 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[16]~65_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[16] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[17]~67 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[17]~67_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [17] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [17] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[17]~68  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [17]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[16]~66 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[17]~67_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[17]~68 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[17]~67 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[17]~67_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[17] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[18]~69 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[18]~69_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [18] & (\u0|pwm_dshot_0|motor_out_1|guard_time[17]~68  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [18] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[17]~68  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[18]~70  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [18] & !\u0|pwm_dshot_0|motor_out_1|guard_time[17]~68 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[17]~68 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[18]~69_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[18]~69 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[18]~69_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[18] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[19]~71 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[19]~71_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [19] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [19] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[19]~72  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [19]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[18]~70 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[19]~71_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[19]~72 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[19]~71 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[19]~71_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[19] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[20]~73 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[20]~73_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [20] & (\u0|pwm_dshot_0|motor_out_1|guard_time[19]~72  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [20] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[19]~72  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[20]~74  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [20] & !\u0|pwm_dshot_0|motor_out_1|guard_time[19]~72 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[19]~72 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[20]~73_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[20]~73 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[20]~73_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[20] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[21]~75 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[21]~75_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [21] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[21]~76  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [21]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[20]~74 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[21]~75_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[21]~76 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[21]~75 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[21]~75_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[21] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[22]~77 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[22]~77_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [22] & (\u0|pwm_dshot_0|motor_out_1|guard_time[21]~76  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [22] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[21]~76  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[22]~78  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [22] & !\u0|pwm_dshot_0|motor_out_1|guard_time[21]~76 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[21]~76 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[22]~77_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[22]~77 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[22]~77_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[22] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[23]~79 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[23]~79_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [23] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[23]~80  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [23]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[22]~78 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[23]~79_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[23]~80 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[23]~79 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[23]~79_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[23] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~5_combout  = (!\u0|pwm_dshot_0|motor_out_1|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [22] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [20] & !\u0|pwm_dshot_0|motor_out_1|guard_time [23])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [21]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [22]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [20]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [23]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~5 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[24]~81 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[24]~81_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [24] & (\u0|pwm_dshot_0|motor_out_1|guard_time[23]~80  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [24] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[23]~80  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[24]~82  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [24] & !\u0|pwm_dshot_0|motor_out_1|guard_time[23]~80 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[23]~80 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[24]~81_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[24]~81 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[24]~81_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[24] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[25]~83 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[25]~83_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [25] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[25]~84  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [25]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[24]~82 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[25]~83_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[25]~84 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[25]~83 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[25]~83_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[25] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[26]~85 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[26]~85_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [26] & (\u0|pwm_dshot_0|motor_out_1|guard_time[25]~84  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [26] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[25]~84  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[26]~86  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [26] & !\u0|pwm_dshot_0|motor_out_1|guard_time[25]~84 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[25]~84 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[26]~85_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[26]~85 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[26]~85_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[26] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[27]~87 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[27]~87_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [27] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[27]~88  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [27]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[26]~86 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[27]~87_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[27]~88 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[27]~87 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[27]~87_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[27] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~6_combout  = (!\u0|pwm_dshot_0|motor_out_1|guard_time [26] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [27] & !\u0|pwm_dshot_0|motor_out_1|guard_time [24])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [26]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [25]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [27]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [24]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~6 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[28]~89 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[28]~89_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [28] & (\u0|pwm_dshot_0|motor_out_1|guard_time[27]~88  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [28] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[27]~88  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[28]~90  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [28] & !\u0|pwm_dshot_0|motor_out_1|guard_time[27]~88 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[27]~88 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[28]~89_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[28]~89 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[28]~89_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[28] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[29]~91 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[29]~91_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [29] & ((\u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_1|guard_time[29]~92  = CARRY((!\u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 ) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [29]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[28]~90 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[29]~91_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[29]~92 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[29]~91 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[29]~91_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[29] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[30]~93 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[30]~93_combout  = (\u0|pwm_dshot_0|motor_out_1|guard_time [30] & (\u0|pwm_dshot_0|motor_out_1|guard_time[29]~92  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [30] & 
// (!\u0|pwm_dshot_0|motor_out_1|guard_time[29]~92  & VCC))
// \u0|pwm_dshot_0|motor_out_1|guard_time[30]~94  = CARRY((\u0|pwm_dshot_0|motor_out_1|guard_time [30] & !\u0|pwm_dshot_0|motor_out_1|guard_time[29]~92 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[29]~92 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~93_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~94 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30]~93 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~93_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|guard_time[31]~95 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|guard_time[31]~95_combout  = \u0|pwm_dshot_0|motor_out_1|guard_time [31] $ (\u0|pwm_dshot_0|motor_out_1|guard_time[30]~94 )

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~94 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|guard_time[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[31]~95 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \u0|pwm_dshot_0|motor_out_1|guard_time[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|guard_time[31]~95_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|guard_time[30]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|guard_time [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[31] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|guard_time[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~7_combout  = (!\u0|pwm_dshot_0|motor_out_1|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [30] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [28] & !\u0|pwm_dshot_0|motor_out_1|guard_time [31])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [29]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [30]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [28]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [31]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~7 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~3_combout  = (((!\u0|pwm_dshot_0|motor_out_1|guard_time [17]) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [16])) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [19])) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [18])

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [18]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [19]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [16]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [17]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~0_combout  = ((!\u0|pwm_dshot_0|motor_out_1|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [6] & !\u0|pwm_dshot_0|motor_out_1|guard_time [8]))) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [9])

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [9]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [7]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [6]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~0 .lut_mask = 16'h5557;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~1_combout  = (!\u0|pwm_dshot_0|motor_out_1|guard_time [12] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_1|guard_time [10] & !\u0|pwm_dshot_0|motor_out_1|guard_time [11])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|guard_time [12]),
	.datab(\u0|pwm_dshot_0|motor_out_1|guard_time [13]),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [10]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [11]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~2_combout  = (!\u0|pwm_dshot_0|motor_out_1|guard_time [15] & (((\u0|pwm_dshot_0|motor_out_1|LessThan1~0_combout  & \u0|pwm_dshot_0|motor_out_1|LessThan1~1_combout )) # (!\u0|pwm_dshot_0|motor_out_1|guard_time [14])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan1~0_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan1~1_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|guard_time [15]),
	.datad(\u0|pwm_dshot_0|motor_out_1|guard_time [14]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~2 .lut_mask = 16'h080F;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~4_combout  = (\u0|pwm_dshot_0|motor_out_1|LessThan1~3_combout ) # (\u0|pwm_dshot_0|motor_out_1|LessThan1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan1~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~4 .lut_mask = 16'hFFF0;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan1~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout  = (\u0|pwm_dshot_0|motor_out_1|LessThan1~5_combout  & (\u0|pwm_dshot_0|motor_out_1|LessThan1~6_combout  & (\u0|pwm_dshot_0|motor_out_1|LessThan1~7_combout  & \u0|pwm_dshot_0|motor_out_1|LessThan1~4_combout 
// )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan1~5_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan1~6_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan1~7_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~8 .lut_mask = 16'h8000;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~16_combout  = (!\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout  & (((!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q  & \u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q )) # (!\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~16 .lut_mask = 16'h0075;
defparam \u0|pwm_dshot_0|motor_out_1|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~17_combout  = (\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q  & (((\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q )))) # (!\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q  & 
// (\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout  & ((\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~17 .lut_mask = 16'hE0EE;
defparam \u0|pwm_dshot_0|motor_out_1|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~18_combout  = (\u0|pwm_dshot_0|motor_out_1|state~16_combout  & ((\u0|pwm_dshot_0|motor_out_1|state~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|state~16_combout  & 
// (\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_out_1|state~17_combout ) # (\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|state~16_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|state~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~18 .lut_mask = 16'hFAC8;
defparam \u0|pwm_dshot_0|motor_out_1|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|state~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_1_write~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout  = (\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_1_write~q ) # (\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ))) # (!\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q  & 
// (!\u0|pwm_dshot_0|motor_1_write~q ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3 .lut_mask = 16'hCFC3;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~2_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [1] & (!\u0|pwm_dshot_0|motor_out_1|Add0~1 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [1] & ((\u0|pwm_dshot_0|motor_out_1|Add0~1 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~3  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~1 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~1 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~2_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~3 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~34_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  & \u0|pwm_dshot_0|motor_out_1|Add0~2_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_1|Add0~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~34 .lut_mask = 16'hCC00;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~4_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [2] & (\u0|pwm_dshot_0|motor_out_1|Add0~3  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_1|Add0~3  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~5  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [2] & !\u0|pwm_dshot_0|motor_out_1|Add0~3 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~3 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~4_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~5 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~4 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~33 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~33_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  & \u0|pwm_dshot_0|motor_out_1|Add0~4_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~33 .lut_mask = 16'hC0C0;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|Add0~33_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~6_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_1|Add0~5 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [3] & ((\u0|pwm_dshot_0|motor_out_1|Add0~5 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~7  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~5 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~5 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~6_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~7 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~6 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~32_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  & \u0|pwm_dshot_0|motor_out_1|Add0~6_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_1|Add0~6_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~32 .lut_mask = 16'hCC00;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~8_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [4] & (\u0|pwm_dshot_0|motor_out_1|Add0~7  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [4] & (!\u0|pwm_dshot_0|motor_out_1|Add0~7  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~9  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_1|Add0~7 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~7 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~8_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~9 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~8 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout  = (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_1_write~q  & (\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_1|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datab(\u0|pwm_dshot_0|motor_1_write~q ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~8_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [4] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~8_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~8_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [4]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~10_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [5] & (!\u0|pwm_dshot_0|motor_out_1|Add0~9 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [5] & ((\u0|pwm_dshot_0|motor_out_1|Add0~9 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~11  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~9 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [5]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~9 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~10_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~11 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~10 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~10_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [5] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~10_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [5] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~10_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[5]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~12_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_1|Add0~11  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_out_1|Add0~11  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~13  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_1|Add0~11 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~11 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~12_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~13 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~12 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~12_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~12_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~12_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[6]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~14_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_1|Add0~13 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [7] & ((\u0|pwm_dshot_0|motor_out_1|Add0~13 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~15  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~13 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~13 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~14_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~15 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~14_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [7] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~14_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [7] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~14_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[7]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~16_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [8] & (\u0|pwm_dshot_0|motor_out_1|Add0~15  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [8] & (!\u0|pwm_dshot_0|motor_out_1|Add0~15  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~17  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_1|Add0~15 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~15 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~16 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~16_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [8] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~16_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~16_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [8]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[8]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~18_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_1|Add0~17 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [9] & ((\u0|pwm_dshot_0|motor_out_1|Add0~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~19  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~17 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~18_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [9] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~18_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [9] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~18_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[9]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~20_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & (\u0|pwm_dshot_0|motor_out_1|Add0~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_1|Add0~19  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~21  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_1|Add0~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~20_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~20_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~20_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[10]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~22_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_1|Add0~21 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [11] & ((\u0|pwm_dshot_0|motor_out_1|Add0~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~23  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~21 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~22_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [11] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~22_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [11] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~22_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [11]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan0~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan0~1_combout  = (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec [8])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [11]),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [9]),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~24_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [12] & (\u0|pwm_dshot_0|motor_out_1|Add0~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [12] & (!\u0|pwm_dshot_0|motor_out_1|Add0~23  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~25  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_1|Add0~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~24_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [12] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~24_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~24_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[12]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~26_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_1|Add0~25 )) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [13] & ((\u0|pwm_dshot_0|motor_out_1|Add0~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|Add0~27  = CARRY((!\u0|pwm_dshot_0|motor_out_1|Add0~25 ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [13]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~26 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~26_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [13] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~26_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [13] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~26_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [13]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[13]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~28_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & (\u0|pwm_dshot_0|motor_out_1|Add0~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_1|Add0~27  & VCC))
// \u0|pwm_dshot_0|motor_out_1|Add0~29  = CARRY((\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_1|Add0~27 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|Add0~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~28 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_1|Add0~28_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|Add0~28_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [14]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[14]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|Add0~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|Add0~30_combout  = \u0|pwm_dshot_0|motor_out_1|Add0~29  $ (\u0|pwm_dshot_0|motor_out_1|tick_microsec [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [15]),
	.cin(\u0|pwm_dshot_0|motor_out_1|Add0~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|pwm_dshot_0|motor_out_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6_combout  = (\u0|pwm_dshot_0|motor_out_1|Add0~30_combout  & ((\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ) # ((\u0|pwm_dshot_0|motor_out_1|tick_microsec [15] & 
// !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_1|Add0~30_combout  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [15] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|Add0~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[4]~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [15]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_1|tick_microsec[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|tick_microsec[15]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|tick_microsec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan0~0_combout  = (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [15] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec [12])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [15]),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [13]),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [14]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [12]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan0~2_combout  = ((!\u0|pwm_dshot_0|motor_out_1|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [1] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec [3]))) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [5])

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec [2]),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [1]),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [3]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~2 .lut_mask = 16'h01FF;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan0~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout  = (\u0|pwm_dshot_0|motor_out_1|LessThan0~1_combout  & (\u0|pwm_dshot_0|motor_out_1|LessThan0~0_combout  & ((\u0|pwm_dshot_0|motor_out_1|LessThan0~2_combout ) # (!\u0|pwm_dshot_0|motor_out_1|tick_microsec 
// [4]))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan0~1_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan0~0_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan0~2_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [4]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~3 .lut_mask = 16'h8088;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53_combout  = (\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ) # ((\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout  & (!\u0|pwm_dshot_0|motor_out_1|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_1|tick_microsec 
// [7])))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.datac(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53 .lut_mask = 16'hCCCE;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout  = (!\u0|pwm_dshot_0|motor_1_write~q  & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53_combout  & ((!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_1_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~53_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51 .lut_mask = 16'h0111;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [1] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [1] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[0]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [2] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [2] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[1]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [3] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [3] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[2]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [4] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[3]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [5] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [5] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[4]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [6] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[5]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [7] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [7] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [8] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[7]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [9] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [9] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[8]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [10] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[9]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [11] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [11] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[10]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [12] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [12] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[11]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [13] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [13] & ((\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[12]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [14] & (\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [14] & (!\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~47  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[13]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_high[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48_combout  = \u0|pwm_dshot_0|motor_out_1|pwm_high [15] $ (\u0|pwm_dshot_0|motor_out_1|pwm_high[14]~47 )

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_high[14]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[31]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[31]~feeder_combout  = \rx_lite|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [7]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N1
dffeas \u0|packets_to_master_0|p2f|writedata[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[31] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[15]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[15]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [31]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|always0~0 (
// Equation(s):
// \u0|pwm_dshot_0|always0~0_combout  = (\u0|pwm_dshot_0|motor_4_write~0_combout  & ((\u0|packets_to_master_0|p2f|write~q ) # (\u0|packets_to_master_0|p2f|read~q )))

	.dataa(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.datab(\u0|packets_to_master_0|p2f|write~q ),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|read~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|always0~0 .lut_mask = 16'hAA88;
defparam \u0|pwm_dshot_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N25
dffeas \u0|pwm_dshot_0|motor_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder_combout  = \u0|pwm_dshot_0|motor_high [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N3
dffeas \u0|packets_to_master_0|p2f|writedata[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[30] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[14]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[14]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [30]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \u0|pwm_dshot_0|motor_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N5
dffeas \u0|packets_to_master_0|p2f|writedata[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|st_bytes_to_packets_0|out_data[5]~0_combout ),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[29] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \u0|pwm_dshot_0|motor_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [29]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[28]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[28]~feeder_combout  = \rx_lite|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [4]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \u0|packets_to_master_0|p2f|writedata[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[28] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[12]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[12]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [28]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \u0|pwm_dshot_0|motor_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder_combout  = \u0|pwm_dshot_0|motor_high [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [12]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cyclone10lp_lcell_comb \u0|packets_to_master_0|p2f|writedata[27]~feeder (
// Equation(s):
// \u0|packets_to_master_0|p2f|writedata[27]~feeder_combout  = \rx_lite|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_lite|rx_data [3]),
	.cin(gnd),
	.combout(\u0|packets_to_master_0|p2f|writedata[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[27]~feeder .lut_mask = 16'hFF00;
defparam \u0|packets_to_master_0|p2f|writedata[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \u0|packets_to_master_0|p2f|writedata[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|packets_to_master_0|p2f|writedata[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[27] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[11]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[11]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [27]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \u0|pwm_dshot_0|motor_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N11
dffeas \u0|packets_to_master_0|p2f|writedata[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[26] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[10]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [26]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \u0|pwm_dshot_0|motor_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder_combout  = \u0|pwm_dshot_0|motor_high [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \u0|packets_to_master_0|p2f|writedata[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[25] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[9]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[9]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [25]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \u0|pwm_dshot_0|motor_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder_combout  = \u0|pwm_dshot_0|motor_high [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [9]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \u0|packets_to_master_0|p2f|writedata[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_lite|rx_data [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|packets_to_master_0|p2f|writedata[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|packets_to_master_0|p2f|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|packets_to_master_0|p2f|writedata[24] .is_wysiwyg = "true";
defparam \u0|packets_to_master_0|p2f|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \u0|pwm_dshot_0|motor_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [24]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder_combout  = \u0|pwm_dshot_0|motor_high [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[7]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [23]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \u0|pwm_dshot_0|motor_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder_combout  = \u0|pwm_dshot_0|motor_high [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[6]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [22]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \u0|pwm_dshot_0|motor_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder_combout  = \u0|pwm_dshot_0|motor_high [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_high[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[5]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [21]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N9
dffeas \u0|pwm_dshot_0|motor_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \u0|pwm_dshot_0|motor_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [20]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \u0|pwm_dshot_0|motor_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [19]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[2]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[2]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [18]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \u0|pwm_dshot_0|motor_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[1]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[1]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [17]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \u0|pwm_dshot_0|motor_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_high[0]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_high[0]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [16]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_high[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_high[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \u0|pwm_dshot_0|motor_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_high[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_high[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_high [0] & \u0|pwm_dshot_0|motor_out_1|pwm_set_high [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [0]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [1] & (\u0|pwm_dshot_0|motor_out_1|pwm_high [1] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [1] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_high [1]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [1]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~3 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [2] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [2]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [2] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_high [2] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [2]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~5 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [3] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [3]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [3] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [3] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [3]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [4] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [4] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [4]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [4]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~9 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [5] & (\u0|pwm_dshot_0|motor_out_1|pwm_high [5] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [5] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_high [5]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [5]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [6] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [6] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [6]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [6]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~13 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [7] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [7]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [7] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [7] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [7]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~15 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [8] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [8] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [8]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [8]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~17 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [9] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [9]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [9] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [9] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [9]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~19 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [10] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [10] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [10]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [10]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~21 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [11] & (\u0|pwm_dshot_0|motor_out_1|pwm_high [11] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [11] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_high [11]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [11]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [12] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [12]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [12] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [12]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [13] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [13]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [13] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_high [13] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [13]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~27 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_high [14] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [14] & !\u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [14] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_high [14]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_high [14]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~29 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan2~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_high [15] & (\u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout  & \u0|pwm_dshot_0|motor_out_1|pwm_set_high [15])) # (!\u0|pwm_dshot_0|motor_out_1|pwm_high [15] & 
// ((\u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout ) # (\u0|pwm_dshot_0|motor_out_1|pwm_set_high [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_high [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_1|pwm_set_high [15]),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan2~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~15_combout  = (!\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout  & (!\u0|pwm_dshot_0|motor_1_write~q  & !\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~15 .lut_mask = 16'h0003;
defparam \u0|pwm_dshot_0|motor_out_1|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~13_combout  = (\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout  & (\u0|pwm_dshot_0|motor_out_1|state~12_combout  & ((\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ) # (\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan1~8_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|state~12_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~13 .lut_mask = 16'h8880;
defparam \u0|pwm_dshot_0|motor_out_1|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~14_combout  = (!\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout  & (!\u0|pwm_dshot_0|motor_out_1|state~13_combout  & ((\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ) # (!\u0|pwm_dshot_0|motor_1_write~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~14_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|state~13_combout ),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~14 .lut_mask = 16'h1101;
defparam \u0|pwm_dshot_0|motor_out_1|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \u0|pwm_dshot_0|motor_out_1|state.PWM_LOW (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|state~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state.PWM_LOW .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|state.PWM_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout  = (!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52 .lut_mask = 16'h0FFF;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout  = (!\u0|pwm_dshot_0|motor_1_write~q  & (((\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]) # (\u0|pwm_dshot_0|motor_out_1|tick_microsec [7])) # (!\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|LessThan0~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2 .lut_mask = 16'h0F0D;
defparam \u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout  & (!\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ) # 
// (!\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48 .lut_mask = 16'h008C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [1] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [1] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[0]~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [2] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[1]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [3] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [3] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[2]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [4] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[3]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [5] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [5] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[4]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [6] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [6] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[5]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [7] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [7] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[6]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [8] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[7]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [9] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [9] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[8]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [10] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [10] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[9]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [11] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [11] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[10]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [12] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [12] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[11]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [13] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [13] & ((\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[12]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [14] & (!\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43  & VCC))
// \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~45  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [14] & !\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[13]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_1|pwm_low[14]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[14]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46_combout  = \u0|pwm_dshot_0|motor_out_1|pwm_low [15] $ (\u0|pwm_dshot_0|motor_out_1|pwm_low[14]~45 )

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_1|pwm_low[14]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_1|pwm_high[6]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_low[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[15]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[15]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \u0|pwm_dshot_0|motor_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder_combout  = \u0|pwm_dshot_0|motor_low [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \u0|pwm_dshot_0|motor_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[13]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \u0|pwm_dshot_0|motor_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder_combout  = \u0|pwm_dshot_0|motor_low [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \u0|pwm_dshot_0|motor_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \u0|pwm_dshot_0|motor_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[10]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \u0|pwm_dshot_0|motor_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder_combout  = \u0|pwm_dshot_0|motor_low [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \u0|pwm_dshot_0|motor_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[8]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[8]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N9
dffeas \u0|pwm_dshot_0|motor_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \u0|pwm_dshot_0|motor_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[6]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \u0|pwm_dshot_0|motor_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N31
dffeas \u0|pwm_dshot_0|motor_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[4]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[4]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [4]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \u0|pwm_dshot_0|motor_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder_combout  = \u0|pwm_dshot_0|motor_low [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [4]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[3]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[3]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [3]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \u0|pwm_dshot_0|motor_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_low[2]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_low[2]~feeder_combout  = \u0|packets_to_master_0|p2f|writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|packets_to_master_0|p2f|writedata [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_low[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_low[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N5
dffeas \u0|pwm_dshot_0|motor_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_low[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \u0|pwm_dshot_0|motor_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder_combout  = \u0|pwm_dshot_0|motor_low [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [1]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \u0|pwm_dshot_0|motor_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|packets_to_master_0|p2f|writedata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder_combout  = \u0|pwm_dshot_0|motor_low [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [0]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm_set_low[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_1_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm_set_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [0] & !\u0|pwm_dshot_0|motor_out_1|pwm_low [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [0]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~1 .lut_mask = 16'h0022;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [1] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [1]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [1] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [1] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [1]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_low [2] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [2] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [2]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [2]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~5 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [3] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [3]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [3] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [3] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [3]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [4] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [4]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [4] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [4]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~9 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [5] & (\u0|pwm_dshot_0|motor_out_1|pwm_low [5] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [5] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_low [5]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [5]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_low [6] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [6] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [6]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [6]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~13 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [7] & (\u0|pwm_dshot_0|motor_out_1|pwm_low [7] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [7] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_low [7]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [7]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~15 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [8] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [8]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [8] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [8]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~17 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [9] & (\u0|pwm_dshot_0|motor_out_1|pwm_low [9] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [9] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_low [9]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [9]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [10] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [10]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [10] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_low [10] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [10]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~21 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [11] & (\u0|pwm_dshot_0|motor_out_1|pwm_low [11] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [11] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_low [11]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [11]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [12] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [12]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [12] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [12]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [13] & (\u0|pwm_dshot_0|motor_out_1|pwm_low [13] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [13] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_low [13]) # (!\u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [13]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~27 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [14] & ((!\u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout ) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [14]))) # (!\u0|pwm_dshot_0|motor_out_1|pwm_set_low [14] & 
// (!\u0|pwm_dshot_0|motor_out_1|pwm_low [14] & !\u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [14]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~29 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|LessThan3~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout  = (\u0|pwm_dshot_0|motor_out_1|pwm_low [15] & (\u0|pwm_dshot_0|motor_out_1|pwm_set_low [15] & \u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout )) # (!\u0|pwm_dshot_0|motor_out_1|pwm_low [15] & 
// ((\u0|pwm_dshot_0|motor_out_1|pwm_set_low [15]) # (\u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_1|pwm_low [15]),
	.datab(\u0|pwm_dshot_0|motor_out_1|pwm_set_low [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_1|LessThan3~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~30 .lut_mask = 16'hD4D4;
defparam \u0|pwm_dshot_0|motor_out_1|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|state~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|state~12_combout  = (!\u0|pwm_dshot_0|motor_1_write~q  & ((\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q )))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_1|LessThan3~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_1_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state~12 .lut_mask = 16'h0C0F;
defparam \u0|pwm_dshot_0|motor_out_1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|state~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_1|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_1|pwm~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_1|pwm~0_combout  = (\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout  & (!\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q  & ((\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout  & (((\u0|pwm_dshot_0|motor_out_1|pwm~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_1|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_1|tick_microsec[11]~2_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_1|pwm~q ),
	.datad(\u0|pwm_dshot_0|motor_out_1|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_1|pwm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm~0 .lut_mask = 16'h7430;
defparam \u0|pwm_dshot_0|motor_out_1|pwm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \u0|pwm_dshot_0|motor_out_1|pwm (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_1|pwm~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_1|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_1|pwm .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_1|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_2_write~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_2_write~0_combout  = (\u0|pwm_dshot_0|motor_4_write~0_combout  & ((\u0|timer_0|read_mux_out~0_combout ) # (\u0|pwm_dshot_0|motor_2_write~q )))

	.dataa(\u0|timer_0|read_mux_out~0_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_2_write~q ),
	.datad(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_2_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_2_write~0 .lut_mask = 16'hFA00;
defparam \u0|pwm_dshot_0|motor_2_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \u0|pwm_dshot_0|motor_2_write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_2_write~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_2_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_2_write .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_2_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[0]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[0]~32_combout  = \u0|pwm_dshot_0|motor_out_2|guard_time [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_2|guard_time[0]~33  = CARRY(\u0|pwm_dshot_0|motor_out_2|guard_time [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[0]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[0]~32 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~0_combout  = \u0|pwm_dshot_0|motor_out_2|tick_microsec [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_2|Add0~1  = CARRY(\u0|pwm_dshot_0|motor_out_2|tick_microsec [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~0_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~1 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~0 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~4_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [2] & (\u0|pwm_dshot_0|motor_out_2|Add0~3  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_2|Add0~3  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~5  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [2] & !\u0|pwm_dshot_0|motor_out_2|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~3 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~4_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~5 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~4 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~6_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_2|Add0~5 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [3] & ((\u0|pwm_dshot_0|motor_out_2|Add0~5 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~7  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~5 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~5 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~6_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~7 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~6 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~32_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~6_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_2|Add0~6_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~32 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N21
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~8_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [4] & (\u0|pwm_dshot_0|motor_out_2|Add0~7  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [4] & (!\u0|pwm_dshot_0|motor_out_2|Add0~7  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~9  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_2|Add0~7 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~7 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~8_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~9 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~8 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout  = (!\u0|pwm_dshot_0|motor_2_write~q  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~8_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [4]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~8_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~8_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [4]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N15
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~10_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [5] & (!\u0|pwm_dshot_0|motor_out_2|Add0~9 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [5] & ((\u0|pwm_dshot_0|motor_out_2|Add0~9 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~11  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~9 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~9 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~10_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~11 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~10 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~10_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~10_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~10_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[5]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~12_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_2|Add0~11  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_out_2|Add0~11  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~13  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_2|Add0~11 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~11 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~12_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~13 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~12 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~14_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_2|Add0~13 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [7] & ((\u0|pwm_dshot_0|motor_out_2|Add0~13 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~15  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~13 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~13 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~14_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~15 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~14_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~14_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[7]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout  = (!\u0|pwm_dshot_0|motor_2_write~q  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~35 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~35_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~0_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_2|Add0~0_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~35 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N11
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|Add0~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~2_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [1] & (!\u0|pwm_dshot_0|motor_out_2|Add0~1 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [1] & ((\u0|pwm_dshot_0|motor_out_2|Add0~1 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~3  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~1 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~1 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~2_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~3 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~34_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~2_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout )

	.dataa(\u0|pwm_dshot_0|motor_out_2|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~34 .lut_mask = 16'hAA00;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N17
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~33 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~33_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~4_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_2|Add0~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~33 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N23
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|Add0~33_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan0~2_combout  = ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [3] & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [1]))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [5])

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [2]),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [3]),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [1]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~2 .lut_mask = 16'h0F1F;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~16_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [8] & (\u0|pwm_dshot_0|motor_out_2|Add0~15  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [8] & (!\u0|pwm_dshot_0|motor_out_2|Add0~15  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~17  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_2|Add0~15 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~15 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~16 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~16_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [8]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~16_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~16_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [8]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N25
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[8]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~18_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_2|Add0~17 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [9] & ((\u0|pwm_dshot_0|motor_out_2|Add0~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~19  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~17 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [9]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~18 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~18_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_2|tick_microsec [9])))) # (!\u0|pwm_dshot_0|motor_out_2|Add0~18_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|tick_microsec [9])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|Add0~18_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[9]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~20_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [10] & (\u0|pwm_dshot_0|motor_out_2|Add0~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_2|Add0~19  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~21  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_2|Add0~19 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~20 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~20_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [10]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~20_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~20_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N31
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[10]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~22_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_2|Add0~21 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [11] & ((\u0|pwm_dshot_0|motor_out_2|Add0~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~23  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~21 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~22_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~22_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~22_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[11]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan0~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan0~1_combout  = (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [9] & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [8])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [10]),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [11]),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~24_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [12] & (\u0|pwm_dshot_0|motor_out_2|Add0~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [12] & (!\u0|pwm_dshot_0|motor_out_2|Add0~23  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~25  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_2|Add0~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_2|Add0~24_combout ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_2|tick_microsec [12])))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|tick_microsec [12])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_2|Add0~24_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[12]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~26_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_2|Add0~25 )) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [13] & ((\u0|pwm_dshot_0|motor_out_2|Add0~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|Add0~27  = CARRY((!\u0|pwm_dshot_0|motor_out_2|Add0~25 ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~26_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_2|tick_microsec [13])))) # (!\u0|pwm_dshot_0|motor_out_2|Add0~26_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|tick_microsec [13])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|Add0~26_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [13]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[13]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~28_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec [14] & (\u0|pwm_dshot_0|motor_out_2|Add0~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_2|Add0~27  & VCC))
// \u0|pwm_dshot_0|motor_out_2|Add0~29  = CARRY((\u0|pwm_dshot_0|motor_out_2|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_2|Add0~27 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|Add0~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~28 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~28_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_2|tick_microsec [14])))) # (!\u0|pwm_dshot_0|motor_out_2|Add0~28_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|tick_microsec [14])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|Add0~28_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [14]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[14]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|Add0~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|Add0~30_combout  = \u0|pwm_dshot_0|motor_out_2|Add0~29  $ (\u0|pwm_dshot_0|motor_out_2|tick_microsec [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [15]),
	.cin(\u0|pwm_dshot_0|motor_out_2|Add0~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|pwm_dshot_0|motor_out_2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6_combout  = (\u0|pwm_dshot_0|motor_out_2|Add0~30_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_2|tick_microsec [15])))) # (!\u0|pwm_dshot_0|motor_out_2|Add0~30_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|tick_microsec [15])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|Add0~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [15]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y22_N9
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[15]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan0~0_combout  = (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [12] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [15] & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [13])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [12]),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [14]),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [15]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan0~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout  = (\u0|pwm_dshot_0|motor_out_2|LessThan0~1_combout  & (\u0|pwm_dshot_0|motor_out_2|LessThan0~0_combout  & ((\u0|pwm_dshot_0|motor_out_2|LessThan0~2_combout ) # (!\u0|pwm_dshot_0|motor_out_2|tick_microsec 
// [4]))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|LessThan0~2_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan0~1_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [4]),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~3 .lut_mask = 16'h8C00;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout  = (\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~4 .lut_mask = 16'h000C;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[21]~74 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout  = (\u0|pwm_dshot_0|motor_2_write~q ) # ((\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout  & !\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_2_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21]~74 .lut_mask = 16'hF0FA;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N1
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[0]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[1]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[1]~34_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [1] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [1] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[1]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[0]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[1]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[1]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N3
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[1]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[2]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[2]~36_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [2] & (\u0|pwm_dshot_0|motor_out_2|guard_time[1]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [2] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[1]~35  
// & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[2]~37  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [2] & !\u0|pwm_dshot_0|motor_out_2|guard_time[1]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[1]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[2]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[2]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[2]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[3]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[3]~38_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [3] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [3] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[3]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[2]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[3]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[3]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N7
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[3]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[4]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[4]~40_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [4] & (\u0|pwm_dshot_0|motor_out_2|guard_time[3]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [4] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[3]~39  
// & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[4]~41  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [4] & !\u0|pwm_dshot_0|motor_out_2|guard_time[3]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[3]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[4]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[4]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N9
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[4]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[5]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[5]~42_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [5] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [5] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[5]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[4]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[5]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[5]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[5]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[6]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[6]~44_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [6] & (\u0|pwm_dshot_0|motor_out_2|guard_time[5]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [6] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[5]~43  
// & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[6]~45  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [6] & !\u0|pwm_dshot_0|motor_out_2|guard_time[5]~43 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[5]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[6]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[6]~44 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N13
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[6]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[7]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[7]~46_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [7] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[7]~47  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[6]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[7]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[7]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N15
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[7]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[8]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[8]~48_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [8] & (\u0|pwm_dshot_0|motor_out_2|guard_time[7]~47  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [8] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[7]~47  
// & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[8]~49  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [8] & !\u0|pwm_dshot_0|motor_out_2|guard_time[7]~47 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[7]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[8]~48_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[8]~48 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[8]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[9]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[9]~50_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [9] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [9] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[9]~51  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[8]~49 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[9]~50_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[9]~51 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[9]~50_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[10]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[10]~52_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [10] & (\u0|pwm_dshot_0|motor_out_2|guard_time[9]~51  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [10] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[9]~51  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[10]~53  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [10] & !\u0|pwm_dshot_0|motor_out_2|guard_time[9]~51 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[9]~51 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[10]~52_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[10]~52 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N21
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[10]~52_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[11]~54 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[11]~54_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [11] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [11] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[11]~55  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[10]~53 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[11]~54_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[11]~55 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[11]~54_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[12]~56 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[12]~56_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [12] & (\u0|pwm_dshot_0|motor_out_2|guard_time[11]~55  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [12] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[11]~55  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[12]~57  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [12] & !\u0|pwm_dshot_0|motor_out_2|guard_time[11]~55 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[11]~55 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[12]~56_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[12]~56 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[12]~56_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[13]~58 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[13]~58_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [13] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[13]~59  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[12]~57 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[13]~58_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[13]~59 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N27
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[13]~58_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[14]~60 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[14]~60_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [14] & (\u0|pwm_dshot_0|motor_out_2|guard_time[13]~59  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [14] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[13]~59  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[14]~61  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [14] & !\u0|pwm_dshot_0|motor_out_2|guard_time[13]~59 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[13]~59 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[14]~60_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[14]~60 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[14]~60_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[15]~62 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[15]~62_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [15] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [15] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[15]~63  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [15]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[14]~61 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[15]~62_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[15]~63 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y23_N31
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[15]~62_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~4_combout  = ((!\u0|pwm_dshot_0|motor_out_2|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [8] & !\u0|pwm_dshot_0|motor_out_2|guard_time [6]))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [9])

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [7]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [9]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [8]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~4 .lut_mask = 16'h3337;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~5_combout  = (!\u0|pwm_dshot_0|motor_out_2|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [12] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [10] & !\u0|pwm_dshot_0|motor_out_2|guard_time [11])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [13]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [12]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [10]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [11]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~5 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~6_combout  = (!\u0|pwm_dshot_0|motor_out_2|guard_time [15] & (((\u0|pwm_dshot_0|motor_out_2|LessThan1~4_combout  & \u0|pwm_dshot_0|motor_out_2|LessThan1~5_combout )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [14])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [15]),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan1~4_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [14]),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~6 .lut_mask = 16'h4505;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[16]~64 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[16]~64_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [16] & (\u0|pwm_dshot_0|motor_out_2|guard_time[15]~63  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [16] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[15]~63  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[16]~65  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [16] & !\u0|pwm_dshot_0|motor_out_2|guard_time[15]~63 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[15]~63 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[16]~64_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[16]~64 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[16]~64_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[16] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[17]~66 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[17]~66_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [17] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [17] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[17]~67  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [17]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[16]~65 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[17]~66_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[17]~67 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[17]~66_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[17] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[18]~68 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[18]~68_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [18] & (\u0|pwm_dshot_0|motor_out_2|guard_time[17]~67  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [18] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[17]~67  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[18]~69  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [18] & !\u0|pwm_dshot_0|motor_out_2|guard_time[17]~67 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[17]~67 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[18]~68_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[18]~68 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[18]~68_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[18] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[19]~70 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[19]~70_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [19] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [19] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[19]~71  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [19]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[18]~69 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[19]~70_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[19]~71 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[19]~70_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[19] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~7_combout  = (((!\u0|pwm_dshot_0|motor_out_2|guard_time [16]) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [19])) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [18])) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [17])

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [17]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [18]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [19]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [16]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~7 .lut_mask = 16'h7FFF;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[20]~72 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[20]~72_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [20] & (\u0|pwm_dshot_0|motor_out_2|guard_time[19]~71  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [20] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[19]~71  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[20]~73  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [20] & !\u0|pwm_dshot_0|motor_out_2|guard_time[19]~71 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[19]~71 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[20]~72_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[20]~72 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N9
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[20]~72_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[20] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[21]~75 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[21]~75_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [21] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[21]~76  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [21]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[20]~73 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~75_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~76 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21]~75 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~75_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[22]~77 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[22]~77_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [22] & (\u0|pwm_dshot_0|motor_out_2|guard_time[21]~76  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [22] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[21]~76  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[22]~78  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [22] & !\u0|pwm_dshot_0|motor_out_2|guard_time[21]~76 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~76 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[22]~77_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[22]~77 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[22]~77_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[22] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[23]~79 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[23]~79_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [23] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[23]~80  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [23]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[22]~78 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[23]~79_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[23]~80 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[23]~79 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N15
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[23]~79_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[23] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[24]~81 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[24]~81_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [24] & (\u0|pwm_dshot_0|motor_out_2|guard_time[23]~80  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [24] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[23]~80  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[24]~82  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [24] & !\u0|pwm_dshot_0|motor_out_2|guard_time[23]~80 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[23]~80 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[24]~81_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[24]~81 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N17
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[24]~81_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[24] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[25]~83 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[25]~83_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [25] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[25]~84  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [25]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[24]~82 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[25]~83_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[25]~84 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[25]~83 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[25]~83_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[25] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[26]~85 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[26]~85_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [26] & (\u0|pwm_dshot_0|motor_out_2|guard_time[25]~84  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [26] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[25]~84  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[26]~86  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [26] & !\u0|pwm_dshot_0|motor_out_2|guard_time[25]~84 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[25]~84 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[26]~85_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[26]~85 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N21
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[26]~85_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[26] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[27]~87 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[27]~87_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [27] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[27]~88  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [27]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[26]~86 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[27]~87_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[27]~88 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[27]~87 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[27]~87_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[27] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[28]~89 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[28]~89_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [28] & (\u0|pwm_dshot_0|motor_out_2|guard_time[27]~88  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [28] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[27]~88  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[28]~90  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [28] & !\u0|pwm_dshot_0|motor_out_2|guard_time[27]~88 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[27]~88 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[28]~89_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[28]~89 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N25
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[28]~89_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[28] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[29]~91 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[29]~91_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 )) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [29] & ((\u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_2|guard_time[29]~92  = CARRY((!\u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 ) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [29]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[28]~90 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[29]~91_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[29]~92 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[29]~91 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[29]~91_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[29] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[30]~93 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[30]~93_combout  = (\u0|pwm_dshot_0|motor_out_2|guard_time [30] & (\u0|pwm_dshot_0|motor_out_2|guard_time[29]~92  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|guard_time [30] & 
// (!\u0|pwm_dshot_0|motor_out_2|guard_time[29]~92  & VCC))
// \u0|pwm_dshot_0|motor_out_2|guard_time[30]~94  = CARRY((\u0|pwm_dshot_0|motor_out_2|guard_time [30] & !\u0|pwm_dshot_0|motor_out_2|guard_time[29]~92 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[29]~92 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[30]~93_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|guard_time[30]~94 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[30]~93 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[30]~93_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[30] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|guard_time[31]~95 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|guard_time[31]~95_combout  = \u0|pwm_dshot_0|motor_out_2|guard_time [31] $ (\u0|pwm_dshot_0|motor_out_2|guard_time[30]~94 )

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_2|guard_time[30]~94 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|guard_time[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[31]~95 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y22_N31
dffeas \u0|pwm_dshot_0|motor_out_2|guard_time[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|guard_time[31]~95_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|guard_time[21]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|guard_time [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[31] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|guard_time[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~2_combout  = (!\u0|pwm_dshot_0|motor_out_2|guard_time [31] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [30] & !\u0|pwm_dshot_0|motor_out_2|guard_time [28])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [31]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [29]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [30]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [28]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~2 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~0_combout  = (!\u0|pwm_dshot_0|motor_out_2|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [22] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [23] & !\u0|pwm_dshot_0|motor_out_2|guard_time [20])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [21]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [22]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [23]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [20]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~1_combout  = (!\u0|pwm_dshot_0|motor_out_2|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_2|guard_time [26] & !\u0|pwm_dshot_0|motor_out_2|guard_time [24])))

	.dataa(\u0|pwm_dshot_0|motor_out_2|guard_time [25]),
	.datab(\u0|pwm_dshot_0|motor_out_2|guard_time [27]),
	.datac(\u0|pwm_dshot_0|motor_out_2|guard_time [26]),
	.datad(\u0|pwm_dshot_0|motor_out_2|guard_time [24]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~3_combout  = (\u0|pwm_dshot_0|motor_out_2|LessThan1~2_combout  & (\u0|pwm_dshot_0|motor_out_2|LessThan1~0_combout  & \u0|pwm_dshot_0|motor_out_2|LessThan1~1_combout ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|LessThan1~2_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan1~0_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~3 .lut_mask = 16'h8800;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan1~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout  = (\u0|pwm_dshot_0|motor_out_2|LessThan1~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|LessThan1~6_combout ) # (\u0|pwm_dshot_0|motor_out_2|LessThan1~7_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|LessThan1~6_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan1~7_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~8 .lut_mask = 16'hE0E0;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18_combout  = \u0|pwm_dshot_0|motor_out_2|pwm_high [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19  = CARRY(\u0|pwm_dshot_0|motor_out_2|pwm_high [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout  = (\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50 .lut_mask = 16'hCFCF;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16_combout  = \u0|pwm_dshot_0|motor_out_2|pwm_low [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17  = CARRY(\u0|pwm_dshot_0|motor_out_2|pwm_low [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout  = (!\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52 .lut_mask = 16'h3F3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout  & (!\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ) # 
// (!\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48 .lut_mask = 16'h008A;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [1] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [1] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[0]~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [2] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[1]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [3] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [3] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[2]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [4] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[3]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [5] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [5] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[4]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [6] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [6] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[5]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [7] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [7] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[6]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [8] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[7]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [9] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [9] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[8]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [10] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [10] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[9]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [11] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [11] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[10]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [12] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [12] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[11]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [13] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [13] & ((\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[12]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [14] & (!\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~45  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [14] & !\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[13]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_low[14]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[14]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46_combout  = \u0|pwm_dshot_0|motor_out_2|pwm_low [15] $ (\u0|pwm_dshot_0|motor_out_2|pwm_low[14]~45 )

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_low[14]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_low[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder_combout  = \u0|pwm_dshot_0|motor_low [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [13]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder_combout  = \u0|pwm_dshot_0|motor_low [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [11]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder_combout  = \u0|pwm_dshot_0|motor_low [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [9]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder_combout  = \u0|pwm_dshot_0|motor_low [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N27
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder_combout  = \u0|pwm_dshot_0|motor_low [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder_combout  = \u0|pwm_dshot_0|motor_low [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [3]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_low[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_low [0] & \u0|pwm_dshot_0|motor_out_2|pwm_set_low [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [0]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [1] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [1]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [1] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [1] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [1]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_low [2] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [2] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [2]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [2]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~5 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [3] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [3]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [3] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [3] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [3]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [4] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [4]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [4] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [4]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~9 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [5] & (\u0|pwm_dshot_0|motor_out_2|pwm_low [5] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [5] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_low [5]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [5]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [6] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [6]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [6] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_low [6] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [6]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~13 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [7] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [7]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [7] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [7] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [7]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~15 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [8] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [8]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [8] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [8]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~17 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [9] & (\u0|pwm_dshot_0|motor_out_2|pwm_low [9] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [9] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_low [9]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [9]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_low [10] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [10] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [10]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [10]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~21 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [11] & (\u0|pwm_dshot_0|motor_out_2|pwm_low [11] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [11] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_low [11]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [11]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [12] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [12]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [12] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [12]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [13] & (\u0|pwm_dshot_0|motor_out_2|pwm_low [13] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_low [13] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_low [13]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [13]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~27 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_low [14] & !\u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [14] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_low [14]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_low [14]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~29 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan3~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_low [15] & (\u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout  & \u0|pwm_dshot_0|motor_out_2|pwm_set_low [15])) # (!\u0|pwm_dshot_0|motor_out_2|pwm_low [15] & 
// ((\u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout ) # (\u0|pwm_dshot_0|motor_out_2|pwm_set_low [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_low [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_2|pwm_set_low [15]),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan3~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53_combout  = (\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ) # ((!\u0|pwm_dshot_0|motor_out_2|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec [7] & \u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout 
// )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53 .lut_mask = 16'hFF10;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout  = (!\u0|pwm_dshot_0|motor_2_write~q  & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53_combout  & ((!\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~53_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51 .lut_mask = 16'h0015;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N1
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [1] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [1] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[0]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [2] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [2] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[1]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [3] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [3] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [4] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[3]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [5] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [5] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[4]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [6] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29 ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[5]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [7] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [7] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[6]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [8] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33  & VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[7]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [9] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [9] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[8]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [10] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[9]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [11] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [11] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[10]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N23
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [12] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [12] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[11]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [13] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [13] & ((\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45  = CARRY((!\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[12]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [14] & (\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [14] & (!\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~47  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[13]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_2|pwm_high[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48_combout  = \u0|pwm_dshot_0|motor_out_2|pwm_high [15] $ (\u0|pwm_dshot_0|motor_out_2|pwm_high[14]~47 )

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_2|pwm_high[14]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_2|pwm_high[2]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder_combout  = \u0|pwm_dshot_0|motor_high [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder_combout  = \u0|pwm_dshot_0|motor_high [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [11]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y24_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder_combout  = \u0|pwm_dshot_0|motor_high [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder_combout  = \u0|pwm_dshot_0|motor_high [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder_combout  = \u0|pwm_dshot_0|motor_high [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder_combout  = \u0|pwm_dshot_0|motor_high [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [4]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder_combout  = \u0|pwm_dshot_0|motor_high [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [3]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder_combout  = \u0|pwm_dshot_0|motor_high [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [1]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder_combout  = \u0|pwm_dshot_0|motor_high [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [0]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm_set_high[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_2_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm_set_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [0] & !\u0|pwm_dshot_0|motor_out_2|pwm_high [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [0]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~1 .lut_mask = 16'h0022;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [1] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [1]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [1] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [1] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [1]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_high [2] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [2] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [2]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [2]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~5 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [3] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [3]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [3] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [3] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [3]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [4] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [4]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [4] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [4]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~9 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [5] & (\u0|pwm_dshot_0|motor_out_2|pwm_high [5] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [5] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_high [5]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [5]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [6] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [6]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [6] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [6]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~13 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [7] & (\u0|pwm_dshot_0|motor_out_2|pwm_high [7] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [7] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_high [7]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [7]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~15 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [8] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [8]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [8] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [8]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~17 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [9] & (\u0|pwm_dshot_0|motor_out_2|pwm_high [9] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [9] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_high [9]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [9]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [10] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [10]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [10] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [10]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~21 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [11] & (\u0|pwm_dshot_0|motor_out_2|pwm_high [11] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [11] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_high [11]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [11]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_high [12] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_high [12] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [12] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [12]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [12]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~25 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [13] & (\u0|pwm_dshot_0|motor_out_2|pwm_high [13] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [13] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_high [13]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [13]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~27 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [14] & ((!\u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout ) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [14]))) # (!\u0|pwm_dshot_0|motor_out_2|pwm_set_high [14] & 
// (!\u0|pwm_dshot_0|motor_out_2|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [14]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~29 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|LessThan2~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout  = (\u0|pwm_dshot_0|motor_out_2|pwm_high [15] & (\u0|pwm_dshot_0|motor_out_2|pwm_set_high [15] & \u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout )) # (!\u0|pwm_dshot_0|motor_out_2|pwm_high [15] & 
// ((\u0|pwm_dshot_0|motor_out_2|pwm_set_high [15]) # (\u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|pwm_high [15]),
	.datab(\u0|pwm_dshot_0|motor_out_2|pwm_set_high [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_2|LessThan2~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~30 .lut_mask = 16'hD4D4;
defparam \u0|pwm_dshot_0|motor_out_2|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~15_combout  = (!\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q  & (!\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout  & !\u0|pwm_dshot_0|motor_2_write~q ))

	.dataa(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_2_write~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~15 .lut_mask = 16'h0011;
defparam \u0|pwm_dshot_0|motor_out_2|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~13_combout  = (\u0|pwm_dshot_0|motor_out_2|state~12_combout  & (\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout  & ((\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ) # (\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|state~12_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~13 .lut_mask = 16'hA800;
defparam \u0|pwm_dshot_0|motor_out_2|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~14_combout  = (!\u0|pwm_dshot_0|motor_out_2|state~13_combout  & (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout  & ((\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ) # (!\u0|pwm_dshot_0|motor_2_write~q ))))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|state~13_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~14_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~14 .lut_mask = 16'h0301;
defparam \u0|pwm_dshot_0|motor_out_2|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \u0|pwm_dshot_0|motor_out_2|state.PWM_LOW (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|state~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state.PWM_LOW .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|state.PWM_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~12_combout  = (!\u0|pwm_dshot_0|motor_2_write~q  & ((\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q )))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_2_write~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~12 .lut_mask = 16'h00F3;
defparam \u0|pwm_dshot_0|motor_out_2|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N23
dffeas \u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|state~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_2|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~16_combout  = (!\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout  & (((\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q  & !\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q )) # (!\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_2|LessThan1~8_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.datac(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~16 .lut_mask = 16'h005D;
defparam \u0|pwm_dshot_0|motor_out_2|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~17_combout  = (\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q  & (\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout  & ((\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ) # (\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q )))) 
// # (!\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q  & ((\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ) # ((\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|state.PWM_LOW~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~17 .lut_mask = 16'hF5C4;
defparam \u0|pwm_dshot_0|motor_out_2|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|state~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|state~18_combout  = (\u0|pwm_dshot_0|motor_out_2|state~16_combout  & ((\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ) # ((\u0|pwm_dshot_0|motor_out_2|state~17_combout )))) # (!\u0|pwm_dshot_0|motor_out_2|state~16_combout  & 
// (\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ) # (\u0|pwm_dshot_0|motor_out_2|state~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|state~16_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state~18 .lut_mask = 16'hFAC8;
defparam \u0|pwm_dshot_0|motor_out_2|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N25
dffeas \u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|state~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_2_write~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  = (\u0|pwm_dshot_0|motor_2_write~q  & (\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q )) # (!\u0|pwm_dshot_0|motor_2_write~q  & ((\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ) # 
// (!\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q )))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|state.GUARD_TIME~q ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3 .lut_mask = 16'hDD99;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & (\u0|pwm_dshot_0|motor_out_2|Add0~12_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]) # ((\u0|pwm_dshot_0|motor_out_2|Add0~12_combout  & \u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|Add0~12_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5 .lut_mask = 16'hDC50;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y22_N3
dffeas \u0|pwm_dshot_0|motor_out_2|tick_microsec[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|tick_microsec[6]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout  = (!\u0|pwm_dshot_0|motor_2_write~q  & ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]) # ((\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]) # (!\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_2_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_2|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_2|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_2|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2 .lut_mask = 16'h5545;
defparam \u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_2|pwm~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_2|pwm~0_combout  = (\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout  & (\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout  & ((!\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q )))) # 
// (!\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout  & (((\u0|pwm_dshot_0|motor_out_2|pwm~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_2|tick_microsec[0]~2_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_2|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_2|pwm~q ),
	.datad(\u0|pwm_dshot_0|motor_out_2|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_2|pwm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm~0 .lut_mask = 16'h50D8;
defparam \u0|pwm_dshot_0|motor_out_2|pwm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \u0|pwm_dshot_0|motor_out_2|pwm (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_2|pwm~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_2|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_2|pwm .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_2|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_3_write~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_3_write~0_combout  = (\u0|pwm_dshot_0|motor_4_write~0_combout  & ((\u0|pwm_dshot_0|motor_3_write~q ) # (\u0|pwm_dshot_0|Decoder0~1_combout )))

	.dataa(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_3_write~q ),
	.datad(\u0|pwm_dshot_0|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_3_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_3_write~0 .lut_mask = 16'hAAA0;
defparam \u0|pwm_dshot_0|motor_3_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \u0|pwm_dshot_0|motor_3_write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_3_write~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_3_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_3_write .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_3_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16_combout  = \u0|pwm_dshot_0|motor_out_3|pwm_low [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17  = CARRY(\u0|pwm_dshot_0|motor_out_3|pwm_low [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18_combout  = \u0|pwm_dshot_0|motor_out_3|pwm_high [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19  = CARRY(\u0|pwm_dshot_0|motor_out_3|pwm_high [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout  = (\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50 .lut_mask = 16'hCCFF;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout  = (!\u0|pwm_dshot_0|motor_3_write~q  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~0_combout  = \u0|pwm_dshot_0|motor_out_3|tick_microsec [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_3|Add0~1  = CARRY(\u0|pwm_dshot_0|motor_out_3|tick_microsec [0])

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~0_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~1 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~0 .lut_mask = 16'h55AA;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~35 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~35_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~0_combout  & \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_3|Add0~0_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~35 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout  = (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~4 .lut_mask = 16'h0030;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~17_combout  = (\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q  & (((\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout )) # (!\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ))) # (!\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q  & 
// (\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout  & ((\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~17 .lut_mask = 16'hF3A2;
defparam \u0|pwm_dshot_0|motor_out_3|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[0]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[0]~32_combout  = \u0|pwm_dshot_0|motor_out_3|guard_time [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_3|guard_time[0]~33  = CARRY(\u0|pwm_dshot_0|motor_out_3|guard_time [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[0]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[0]~32 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[23]~74 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout  = (\u0|pwm_dshot_0|motor_3_write~q ) # ((\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout  & !\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_3_write~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23]~74 .lut_mask = 16'hFF0C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N1
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[0]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[1]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[1]~34_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [1] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [1] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[1]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[0]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[1]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[1]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N3
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[1]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[2]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[2]~36_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [2] & (\u0|pwm_dshot_0|motor_out_3|guard_time[1]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [2] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[1]~35  
// & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[2]~37  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [2] & !\u0|pwm_dshot_0|motor_out_3|guard_time[1]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[1]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[2]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[2]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N5
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[2]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[3]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[3]~38_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [3] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [3] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[3]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[2]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[3]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[3]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[3]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[4]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[4]~40_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [4] & (\u0|pwm_dshot_0|motor_out_3|guard_time[3]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [4] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[3]~39  
// & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[4]~41  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [4] & !\u0|pwm_dshot_0|motor_out_3|guard_time[3]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[3]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[4]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[4]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N9
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[4]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[5]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[5]~42_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [5] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [5] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[5]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[4]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[5]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[5]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N11
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[5]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[6]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[6]~44_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [6] & (\u0|pwm_dshot_0|motor_out_3|guard_time[5]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [6] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[5]~43  
// & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[6]~45  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [6] & !\u0|pwm_dshot_0|motor_out_3|guard_time[5]~43 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[5]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[6]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[6]~44 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[6]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[7]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[7]~46_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [7] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[7]~47  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[6]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[7]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[7]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N15
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[7]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[8]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[8]~48_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [8] & (\u0|pwm_dshot_0|motor_out_3|guard_time[7]~47  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [8] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[7]~47  
// & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[8]~49  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [8] & !\u0|pwm_dshot_0|motor_out_3|guard_time[7]~47 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[7]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[8]~48_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[8]~48 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N17
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[8]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[9]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[9]~50_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [9] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [9] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[9]~51  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[8]~49 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[9]~50_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[9]~51 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N19
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[9]~50_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[10]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[10]~52_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [10] & (\u0|pwm_dshot_0|motor_out_3|guard_time[9]~51  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [10] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[9]~51  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[10]~53  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [10] & !\u0|pwm_dshot_0|motor_out_3|guard_time[9]~51 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[9]~51 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[10]~52_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[10]~52 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[10]~52_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[11]~54 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[11]~54_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [11] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [11] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[11]~55  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[10]~53 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[11]~54_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[11]~55 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N23
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[11]~54_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[12]~56 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[12]~56_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [12] & (\u0|pwm_dshot_0|motor_out_3|guard_time[11]~55  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [12] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[11]~55  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[12]~57  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [12] & !\u0|pwm_dshot_0|motor_out_3|guard_time[11]~55 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[11]~55 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[12]~56_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[12]~56 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[12]~56_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[13]~58 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[13]~58_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [13] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[13]~59  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[12]~57 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[13]~58_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[13]~59 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[13]~58_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[14]~60 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[14]~60_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [14] & (\u0|pwm_dshot_0|motor_out_3|guard_time[13]~59  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [14] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[13]~59  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[14]~61  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [14] & !\u0|pwm_dshot_0|motor_out_3|guard_time[13]~59 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[13]~59 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[14]~60_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[14]~60 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N29
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[14]~60_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[15]~62 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[15]~62_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [15] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [15] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[15]~63  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [15]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[14]~61 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[15]~62_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[15]~63 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[15]~62_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[16]~64 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[16]~64_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [16] & (\u0|pwm_dshot_0|motor_out_3|guard_time[15]~63  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [16] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[15]~63  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[16]~65  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [16] & !\u0|pwm_dshot_0|motor_out_3|guard_time[15]~63 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[15]~63 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[16]~64_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[16]~64 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N1
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[16]~64_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[16] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[17]~66 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[17]~66_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [17] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [17] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[17]~67  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [17]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[16]~65 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[17]~66_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[17]~67 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N3
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[17]~66_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[17] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[18]~68 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[18]~68_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [18] & (\u0|pwm_dshot_0|motor_out_3|guard_time[17]~67  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [18] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[17]~67  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[18]~69  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [18] & !\u0|pwm_dshot_0|motor_out_3|guard_time[17]~67 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[17]~67 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[18]~68_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[18]~68 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N5
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[18]~68_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[18] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[19]~70 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[19]~70_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [19] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [19] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[19]~71  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [19]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[18]~69 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[19]~70_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[19]~71 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N7
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[19]~70_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[19] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~7_combout  = (((!\u0|pwm_dshot_0|motor_out_3|guard_time [17]) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [16])) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [19])) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [18])

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [18]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [19]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [16]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [17]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~7 .lut_mask = 16'h7FFF;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[20]~72 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[20]~72_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [20] & (\u0|pwm_dshot_0|motor_out_3|guard_time[19]~71  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [20] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[19]~71  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[20]~73  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [20] & !\u0|pwm_dshot_0|motor_out_3|guard_time[19]~71 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[19]~71 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[20]~72_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[20]~72 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[20]~72_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[20] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[21]~75 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[21]~75_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [21] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[21]~76  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [21]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[20]~73 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[21]~75_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[21]~76 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[21]~75 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N11
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[21]~75_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[21] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[22]~77 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[22]~77_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [22] & (\u0|pwm_dshot_0|motor_out_3|guard_time[21]~76  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [22] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[21]~76  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[22]~78  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [22] & !\u0|pwm_dshot_0|motor_out_3|guard_time[21]~76 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[21]~76 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[22]~77_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[22]~77 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N13
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[22]~77_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[22] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[23]~79 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[23]~79_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [23] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[23]~80  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [23]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[22]~78 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~79_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~80 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23]~79 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N15
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~79_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~0_combout  = (!\u0|pwm_dshot_0|motor_out_3|guard_time [20] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [21] & !\u0|pwm_dshot_0|motor_out_3|guard_time [22])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [20]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [23]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [21]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [22]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[24]~81 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[24]~81_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [24] & (\u0|pwm_dshot_0|motor_out_3|guard_time[23]~80  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [24] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[23]~80  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[24]~82  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [24] & !\u0|pwm_dshot_0|motor_out_3|guard_time[23]~80 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~80 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[24]~81_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[24]~81 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N17
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[24]~81_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[24] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[25]~83 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[25]~83_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [25] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[25]~84  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [25]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[24]~82 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[25]~83_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[25]~84 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[25]~83 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N19
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[25]~83_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[25] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[26]~85 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[26]~85_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [26] & (\u0|pwm_dshot_0|motor_out_3|guard_time[25]~84  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [26] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[25]~84  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[26]~86  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [26] & !\u0|pwm_dshot_0|motor_out_3|guard_time[25]~84 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[25]~84 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[26]~85_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[26]~85 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[26]~85_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[26] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[27]~87 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[27]~87_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [27] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[27]~88  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [27]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[26]~86 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[27]~87_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[27]~88 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[27]~87 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N23
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[27]~87_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[27] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~1_combout  = (!\u0|pwm_dshot_0|motor_out_3|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [26] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [24] & !\u0|pwm_dshot_0|motor_out_3|guard_time [27])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [25]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [26]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [24]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [27]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[28]~89 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[28]~89_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [28] & (\u0|pwm_dshot_0|motor_out_3|guard_time[27]~88  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [28] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[27]~88  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[28]~90  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [28] & !\u0|pwm_dshot_0|motor_out_3|guard_time[27]~88 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[27]~88 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[28]~89_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[28]~89 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N25
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[28]~89_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[28] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[29]~91 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[29]~91_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [29] & ((\u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_3|guard_time[29]~92  = CARRY((!\u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 ) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [29]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[28]~90 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[29]~91_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[29]~92 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[29]~91 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N27
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[29]~91_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[29] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[30]~93 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[30]~93_combout  = (\u0|pwm_dshot_0|motor_out_3|guard_time [30] & (\u0|pwm_dshot_0|motor_out_3|guard_time[29]~92  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [30] & 
// (!\u0|pwm_dshot_0|motor_out_3|guard_time[29]~92  & VCC))
// \u0|pwm_dshot_0|motor_out_3|guard_time[30]~94  = CARRY((\u0|pwm_dshot_0|motor_out_3|guard_time [30] & !\u0|pwm_dshot_0|motor_out_3|guard_time[29]~92 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[29]~92 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[30]~93_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|guard_time[30]~94 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[30]~93 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N29
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[30]~93_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[30] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|guard_time[31]~95 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|guard_time[31]~95_combout  = \u0|pwm_dshot_0|motor_out_3|guard_time [31] $ (\u0|pwm_dshot_0|motor_out_3|guard_time[30]~94 )

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_3|guard_time[30]~94 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|guard_time[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[31]~95 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N31
dffeas \u0|pwm_dshot_0|motor_out_3|guard_time[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|guard_time[31]~95_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|guard_time[23]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|guard_time [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[31] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|guard_time[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~2_combout  = (!\u0|pwm_dshot_0|motor_out_3|guard_time [31] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [28] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [29] & !\u0|pwm_dshot_0|motor_out_3|guard_time [30])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [31]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [28]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [29]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [30]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~2 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~3_combout  = (\u0|pwm_dshot_0|motor_out_3|LessThan1~1_combout  & \u0|pwm_dshot_0|motor_out_3|LessThan1~2_combout )

	.dataa(\u0|pwm_dshot_0|motor_out_3|LessThan1~1_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~3 .lut_mask = 16'hA0A0;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~5_combout  = (!\u0|pwm_dshot_0|motor_out_3|guard_time [10] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [12] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [11] & !\u0|pwm_dshot_0|motor_out_3|guard_time [13])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [10]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [12]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [11]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~5 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~4_combout  = ((!\u0|pwm_dshot_0|motor_out_3|guard_time [6] & (!\u0|pwm_dshot_0|motor_out_3|guard_time [8] & !\u0|pwm_dshot_0|motor_out_3|guard_time [7]))) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [9])

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [6]),
	.datab(\u0|pwm_dshot_0|motor_out_3|guard_time [8]),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [9]),
	.datad(\u0|pwm_dshot_0|motor_out_3|guard_time [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~4 .lut_mask = 16'h0F1F;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~6_combout  = (!\u0|pwm_dshot_0|motor_out_3|guard_time [15] & (((\u0|pwm_dshot_0|motor_out_3|LessThan1~5_combout  & \u0|pwm_dshot_0|motor_out_3|LessThan1~4_combout )) # (!\u0|pwm_dshot_0|motor_out_3|guard_time [14])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|guard_time [15]),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan1~5_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|guard_time [14]),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~6 .lut_mask = 16'h4505;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan1~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout  = (\u0|pwm_dshot_0|motor_out_3|LessThan1~0_combout  & (\u0|pwm_dshot_0|motor_out_3|LessThan1~3_combout  & ((\u0|pwm_dshot_0|motor_out_3|LessThan1~7_combout ) # 
// (\u0|pwm_dshot_0|motor_out_3|LessThan1~6_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|LessThan1~7_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan1~0_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan1~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~8 .lut_mask = 16'hC080;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~16_combout  = (!\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout  & (((\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q  & !\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q )) # (!\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~16 .lut_mask = 16'h020F;
defparam \u0|pwm_dshot_0|motor_out_3|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~18_combout  = (\u0|pwm_dshot_0|motor_out_3|state~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ) # (\u0|pwm_dshot_0|motor_out_3|state~16_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|state~17_combout  & 
// (\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout  & ((\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ) # (\u0|pwm_dshot_0|motor_out_3|state~16_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|state~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state~16_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~18 .lut_mask = 16'hEEE0;
defparam \u0|pwm_dshot_0|motor_out_3|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|state~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_3_write~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  = (\u0|pwm_dshot_0|motor_3_write~q  & ((\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ))) # (!\u0|pwm_dshot_0|motor_3_write~q  & ((\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ) # 
// (!\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q )))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan0~4_combout ),
	.datac(\u0|pwm_dshot_0|motor_3_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3 .lut_mask = 16'hFC0F;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|Add0~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~2_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [1] & (!\u0|pwm_dshot_0|motor_out_3|Add0~1 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [1] & ((\u0|pwm_dshot_0|motor_out_3|Add0~1 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~3  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~1 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~1 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~2_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~3 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~34_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~2_combout  & \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~2_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~34 .lut_mask = 16'hCC00;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~4_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [2] & (\u0|pwm_dshot_0|motor_out_3|Add0~3  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_3|Add0~3  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~5  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [2] & !\u0|pwm_dshot_0|motor_out_3|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~3 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~4_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~5 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~4 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~33 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~33_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout  & \u0|pwm_dshot_0|motor_out_3|Add0~4_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|Add0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~33 .lut_mask = 16'hCC00;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N7
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|Add0~33_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~6_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_3|Add0~5 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [3] & ((\u0|pwm_dshot_0|motor_out_3|Add0~5 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~7  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~5 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [3]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~5 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~6_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~7 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~6 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~32_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout  & \u0|pwm_dshot_0|motor_out_3|Add0~6_combout )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~32 .lut_mask = 16'hC0C0;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~8_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [4] & (\u0|pwm_dshot_0|motor_out_3|Add0~7  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [4] & (!\u0|pwm_dshot_0|motor_out_3|Add0~7  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~9  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_3|Add0~7 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~7 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~8_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~9 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~8 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~8_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [4] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~8_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [4]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N13
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~14_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_3|Add0~13 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [7] & ((\u0|pwm_dshot_0|motor_out_3|Add0~13 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~15  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~13 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~13 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~14_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~15 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~16_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [8] & (\u0|pwm_dshot_0|motor_out_3|Add0~15  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [8] & (!\u0|pwm_dshot_0|motor_out_3|Add0~15  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~17  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_3|Add0~15 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~15 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~16 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~16_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [8] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~16_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [8]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~18_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_3|Add0~17 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [9] & ((\u0|pwm_dshot_0|motor_out_3|Add0~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~19  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~17 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~18_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [9] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [9] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~18_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N7
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[9]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~20_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [10] & (\u0|pwm_dshot_0|motor_out_3|Add0~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_3|Add0~19  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~21  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_3|Add0~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~20_combout  & ((\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_3|tick_microsec [10])))) # (!\u0|pwm_dshot_0|motor_out_3|Add0~20_combout  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec [10])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|Add0~20_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N5
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[10]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~22_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_3|Add0~21 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [11] & ((\u0|pwm_dshot_0|motor_out_3|Add0~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~23  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~21 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~22_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [11] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [11] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~22_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [11]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N3
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[11]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~24_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & (\u0|pwm_dshot_0|motor_out_3|Add0~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & (!\u0|pwm_dshot_0|motor_out_3|Add0~23  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~25  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_3|Add0~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~24_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~24_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N23
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[12]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~26_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_3|Add0~25 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [13] & ((\u0|pwm_dshot_0|motor_out_3|Add0~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~27  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~25 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [13]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~26 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~26_combout  & ((\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_3|tick_microsec [13])))) # (!\u0|pwm_dshot_0|motor_out_3|Add0~26_combout  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec [13])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|Add0~26_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [13]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[13]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~28_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & (\u0|pwm_dshot_0|motor_out_3|Add0~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_3|Add0~27  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~29  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_3|Add0~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~28_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~28_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [14]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N11
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[14]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~30_combout  = \u0|pwm_dshot_0|motor_out_3|Add0~29  $ (\u0|pwm_dshot_0|motor_out_3|tick_microsec [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [15]),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~30_combout ) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [15] & 
// !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_3|tick_microsec [15] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|Add0~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [15]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N9
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[15]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan0~0_combout  = (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [15])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [14]),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [13]),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan0~2_combout  = ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [1] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [2]))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [5])

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [3]),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [1]),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~2 .lut_mask = 16'h0F1F;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan0~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan0~1_combout  = (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [8])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [9]),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [11]),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan0~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout  = (\u0|pwm_dshot_0|motor_out_3|LessThan0~0_combout  & (\u0|pwm_dshot_0|motor_out_3|LessThan0~1_combout  & ((\u0|pwm_dshot_0|motor_out_3|LessThan0~2_combout ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec 
// [4]))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [4]),
	.datab(\u0|pwm_dshot_0|motor_out_3|LessThan0~0_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~2_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~3 .lut_mask = 16'hC400;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  = (!\u0|pwm_dshot_0|motor_3_write~q  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_3|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~10_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [5] & (!\u0|pwm_dshot_0|motor_out_3|Add0~9 )) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [5] & ((\u0|pwm_dshot_0|motor_out_3|Add0~9 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|Add0~11  = CARRY((!\u0|pwm_dshot_0|motor_out_3|Add0~9 ) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~9 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~10_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~11 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~10 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_3|Add0~10_combout ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_3|tick_microsec [5])))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec [5])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_3|Add0~10_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[5]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|Add0~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|Add0~12_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_3|Add0~11  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_out_3|Add0~11  & VCC))
// \u0|pwm_dshot_0|motor_out_3|Add0~13  = CARRY((\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_3|Add0~11 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|Add0~11 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|Add0~12_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|Add0~13 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|Add0~12 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~12_combout  & ((\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_3|tick_microsec [6])))) # (!\u0|pwm_dshot_0|motor_out_3|Add0~12_combout  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec [6])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|Add0~12_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[6]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4_combout  = (\u0|pwm_dshot_0|motor_out_3|Add0~14_combout  & ((\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & 
// \u0|pwm_dshot_0|motor_out_3|tick_microsec [7])))) # (!\u0|pwm_dshot_0|motor_out_3|Add0~14_combout  & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec [7])))

	.dataa(\u0|pwm_dshot_0|motor_out_3|Add0~14_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[4]~17_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4 .lut_mask = 16'hBA30;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \u0|pwm_dshot_0|motor_out_3|tick_microsec[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|tick_microsec[7]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53_combout  = (\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ) # ((!\u0|pwm_dshot_0|motor_out_3|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_3|tick_microsec [6] & \u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout 
// )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53 .lut_mask = 16'hFF10;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout  = (!\u0|pwm_dshot_0|motor_3_write~q  & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53_combout  & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ))))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~53_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51 .lut_mask = 16'h0015;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [1] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [1] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[0]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [2] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [2] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[1]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [3] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [3] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[2]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [4] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[3]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [5] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [5] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[4]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [6] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[5]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [7] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [7] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[6]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [8] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [9] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [9] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[8]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [10] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[9]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [11] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [11] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[10]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [12] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [12] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[11]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [13] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [13] & ((\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[12]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [14] & (\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [14] & (!\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~47  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[13]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_high[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48_combout  = \u0|pwm_dshot_0|motor_out_3|pwm_high [15] $ (\u0|pwm_dshot_0|motor_out_3|pwm_high[14]~47 )

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_high[14]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder_combout  = \u0|pwm_dshot_0|motor_high [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N19
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder_combout  = \u0|pwm_dshot_0|motor_high [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [11]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder_combout  = \u0|pwm_dshot_0|motor_high [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N17
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder_combout  = \u0|pwm_dshot_0|motor_high [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder_combout  = \u0|pwm_dshot_0|motor_high [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder_combout  = \u0|pwm_dshot_0|motor_high [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_high[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_high [0] & \u0|pwm_dshot_0|motor_out_3|pwm_set_high [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [0]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [1] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [1]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [1] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [1] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [1]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_high [2] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [2] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [2]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [2]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~5 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [3] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [3]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [3] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [3] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [3]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_high [4] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [4] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [4]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [4]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~9 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [5] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [5]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [5] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [5] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [5]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~11 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_high [6] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [6] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [6]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [6]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~13 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [7] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [7]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [7] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [7] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [7]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~15 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [8] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [8]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [8] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [8]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~17 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [9] & (\u0|pwm_dshot_0|motor_out_3|pwm_high [9] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [9] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_high [9]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [9]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [10] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [10]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [10] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [10]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~21 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [11] & (\u0|pwm_dshot_0|motor_out_3|pwm_high [11] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [11] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_high [11]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [11]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [12] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [12]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [12] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [12]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_high [13] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [13]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [13] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [13] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_high [13]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~27 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_high [14] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [14]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_high [14] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [14]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~29 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan2~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_high [15] & (\u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout  & \u0|pwm_dshot_0|motor_out_3|pwm_set_high [15])) # (!\u0|pwm_dshot_0|motor_out_3|pwm_high [15] & 
// ((\u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout ) # (\u0|pwm_dshot_0|motor_out_3|pwm_set_high [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_high [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|pwm_set_high [15]),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan2~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~15_combout  = (!\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q  & (!\u0|pwm_dshot_0|motor_3_write~q  & !\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_3_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~15 .lut_mask = 16'h0005;
defparam \u0|pwm_dshot_0|motor_out_3|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~13_combout  = (\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout  & (\u0|pwm_dshot_0|motor_out_3|state~12_combout  & ((\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ) # (\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|LessThan1~8_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|state~12_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~13 .lut_mask = 16'h8880;
defparam \u0|pwm_dshot_0|motor_out_3|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~14_combout  = (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout  & (!\u0|pwm_dshot_0|motor_out_3|state~13_combout  & ((\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ) # (!\u0|pwm_dshot_0|motor_3_write~q ))))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|state~13_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~14 .lut_mask = 16'h0301;
defparam \u0|pwm_dshot_0|motor_out_3|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \u0|pwm_dshot_0|motor_out_3|state.PWM_LOW (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|state~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state.PWM_LOW .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|state.PWM_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout  = (!\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52 .lut_mask = 16'h0FFF;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout  = (!\u0|pwm_dshot_0|motor_3_write~q  & ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]) # ((\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2 .lut_mask = 16'h5545;
defparam \u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout  = (!\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q  & (\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout  & ((\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ) # 
// (!\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_3|state.GUARD_TIME~q ),
	.datac(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48 .lut_mask = 16'h3100;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [1] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [1] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[0]~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [2] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[1]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [3] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [3] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[2]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [4] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[3]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [5] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [5] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[4]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [6] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [6] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[5]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [7] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [7] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[6]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N15
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [8] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[7]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [9] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [9] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[8]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [10] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [10] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[9]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [11] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [11] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[10]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [12] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [12] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[11]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [13] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [13] & ((\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[12]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [14] & (!\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43  & VCC))
// \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~45  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [14] & !\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[13]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_3|pwm_low[14]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[14]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46_combout  = \u0|pwm_dshot_0|motor_out_3|pwm_low [15] $ (\u0|pwm_dshot_0|motor_out_3|pwm_low[14]~45 )

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_3|pwm_low[14]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_3|pwm_high[7]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder_combout  = \u0|pwm_dshot_0|motor_low [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N7
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N13
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder_combout  = \u0|pwm_dshot_0|motor_low [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder_combout  = \u0|pwm_dshot_0|motor_low [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder_combout  = \u0|pwm_dshot_0|motor_low [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [2]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm_set_low[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N15
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \u0|pwm_dshot_0|motor_out_3|pwm_set_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_3_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm_set_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout  = CARRY((!\u0|pwm_dshot_0|motor_out_3|pwm_low [0] & \u0|pwm_dshot_0|motor_out_3|pwm_set_low [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [0]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [1] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [1]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [1] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [1] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [1]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [2] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [2]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [2] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [2]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~5 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [3] & (\u0|pwm_dshot_0|motor_out_3|pwm_low [3] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [3] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_low [3]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [3]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~7 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [4] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [4] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [4]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [4]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~9 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [5] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [5]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [5] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [5] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [5]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~11 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [6] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [6] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [6]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [6]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~13 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [7] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [7]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [7] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [7] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [7]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~15 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [8] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [8] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [8]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [8]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~17 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [9] & (\u0|pwm_dshot_0|motor_out_3|pwm_low [9] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [9] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_low [9]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [9]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [10] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [10] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [10]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [10]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~21 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [11] & (\u0|pwm_dshot_0|motor_out_3|pwm_low [11] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [11] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_low [11]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [11]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [12] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [12]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [12] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [12]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [13] & ((!\u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout ) # (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [13]))) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [13] & 
// (!\u0|pwm_dshot_0|motor_out_3|pwm_set_low [13] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [13]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~27 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_3|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [14] & !\u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout )) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [14] & 
// ((\u0|pwm_dshot_0|motor_out_3|pwm_set_low [14]) # (!\u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|pwm_low [14]),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~29 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|LessThan3~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout  = (\u0|pwm_dshot_0|motor_out_3|pwm_low [15] & (\u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout  & \u0|pwm_dshot_0|motor_out_3|pwm_set_low [15])) # (!\u0|pwm_dshot_0|motor_out_3|pwm_low [15] & 
// ((\u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout ) # (\u0|pwm_dshot_0|motor_out_3|pwm_set_low [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_3|pwm_low [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_3|pwm_set_low [15]),
	.cin(\u0|pwm_dshot_0|motor_out_3|LessThan3~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_3|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|state~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|state~12_combout  = (!\u0|pwm_dshot_0|motor_3_write~q  & ((\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q )))

	.dataa(\u0|pwm_dshot_0|motor_3_write~q ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_3|LessThan3~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_3|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state~12 .lut_mask = 16'h5055;
defparam \u0|pwm_dshot_0|motor_out_3|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|state~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_3|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_3|pwm~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_3|pwm~0_combout  = (\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout  & (!\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q  & ((\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout )))) # 
// (!\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout  & (((\u0|pwm_dshot_0|motor_out_3|pwm~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_3|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_3|tick_microsec[8]~2_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_3|pwm~q ),
	.datad(\u0|pwm_dshot_0|motor_out_3|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_3|pwm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm~0 .lut_mask = 16'h7430;
defparam \u0|pwm_dshot_0|motor_out_3|pwm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \u0|pwm_dshot_0|motor_out_3|pwm (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_3|pwm~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_3|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_3|pwm .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_3|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~0_combout  = \u0|pwm_dshot_0|motor_out_4|tick_microsec [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_4|Add0~1  = CARRY(\u0|pwm_dshot_0|motor_out_4|tick_microsec [0])

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~0_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~1 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~0 .lut_mask = 16'h55AA;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_4_write~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_4_write~1_combout  = (\u0|pwm_dshot_0|motor_4_write~0_combout  & ((\u0|pwm_dshot_0|motor_4_write~q ) # (\u0|pwm_dshot_0|Decoder0~2_combout )))

	.dataa(\u0|pwm_dshot_0|motor_4_write~0_combout ),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(\u0|pwm_dshot_0|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_4_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_4_write~1 .lut_mask = 16'hAAA0;
defparam \u0|pwm_dshot_0|motor_4_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \u0|pwm_dshot_0|motor_4_write (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_4_write~1_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_4_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_4_write .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_4_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_4_write~q  & (\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [6])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.datab(\u0|pwm_dshot_0|motor_4_write~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~35 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~35_combout  = (\u0|pwm_dshot_0|motor_out_4|Add0~0_combout  & \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_4|Add0~0_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~35 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16_combout  = \u0|pwm_dshot_0|motor_out_4|pwm_low [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17  = CARRY(\u0|pwm_dshot_0|motor_out_4|pwm_low [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18_combout  = \u0|pwm_dshot_0|motor_out_4|pwm_high [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19  = CARRY(\u0|pwm_dshot_0|motor_out_4|pwm_high [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout  = (\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50 .lut_mask = 16'hFF0F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53_combout  = (\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ) # ((\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout  & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec 
// [7])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53 .lut_mask = 16'hF0F2;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout  = (!\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53_combout  & (!\u0|pwm_dshot_0|motor_4_write~q  & ((!\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~53_combout ),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51 .lut_mask = 16'h0103;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N1
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [1] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [1] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[0]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N3
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [2] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [2] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[1]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [3] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [3] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[2]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [4] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [4] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[3]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N9
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [5] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [5] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[4]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [6] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [6] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[5]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N13
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [7] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [7] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[6]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N15
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [8] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [8] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[7]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [9] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [9] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[8]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N19
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [10] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [10] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[9]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [11] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [11] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[10]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N23
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [12] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [12] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[11]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [13] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [13] & ((\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N27
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [14] & (\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [14] & (!\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45  & 
// VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~47  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[13]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_high[14]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[14]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48_combout  = \u0|pwm_dshot_0|motor_out_4|pwm_high [15] $ (\u0|pwm_dshot_0|motor_out_4|pwm_high[14]~47 )

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_high[14]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~50_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_high[15]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder_combout  = \u0|pwm_dshot_0|motor_high [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [14]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder_combout  = \u0|pwm_dshot_0|motor_high [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder_combout  = \u0|pwm_dshot_0|motor_high [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [12]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder_combout  = \u0|pwm_dshot_0|motor_high [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder_combout  = \u0|pwm_dshot_0|motor_high [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder_combout  = \u0|pwm_dshot_0|motor_high [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder_combout  = \u0|pwm_dshot_0|motor_high [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_high [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder_combout  = \u0|pwm_dshot_0|motor_high [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_high [0]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_high[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [0] & !\u0|pwm_dshot_0|motor_out_4|pwm_high [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [0]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~1 .lut_mask = 16'h0022;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [1] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [1]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [1] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [1] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [1]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~3 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [2] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_high [2] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [2] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [2]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [2]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~5 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [3] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [3]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [3] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [3] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [3]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~7 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [4] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [4]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [4] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_high [4] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [4]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~9 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [5] & (\u0|pwm_dshot_0|motor_out_4|pwm_high [5] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [5] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_high [5]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [5]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [6] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [6]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [6] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_high [6] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [6]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~13 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [7] & (\u0|pwm_dshot_0|motor_out_4|pwm_high [7] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [7] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_high [7]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [7]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~15 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [8] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_high [8] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [8] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [8]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [8]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~17 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [9] & (\u0|pwm_dshot_0|motor_out_4|pwm_high [9] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [9] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_high [9]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [9]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_high [10] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_high [10] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [10] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [10]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_high [10]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~21 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [11] & (\u0|pwm_dshot_0|motor_out_4|pwm_high [11] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [11] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_high [11]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [11]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~23 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [12] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [12]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [12] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_high [12] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [12]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [13] & (\u0|pwm_dshot_0|motor_out_4|pwm_high [13] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [13] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_high [13]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [13]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~27 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_high [14] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [14]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_high [14] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_high [14] & !\u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [14]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~29 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan2~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_high [15] & (\u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout  & \u0|pwm_dshot_0|motor_out_4|pwm_set_high [15])) # (!\u0|pwm_dshot_0|motor_out_4|pwm_high [15] & 
// ((\u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout ) # (\u0|pwm_dshot_0|motor_out_4|pwm_set_high [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_high [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_4|pwm_set_high [15]),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan2~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~15_combout  = (!\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q  & (!\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout  & !\u0|pwm_dshot_0|motor_4_write~q ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~15 .lut_mask = 16'h0101;
defparam \u0|pwm_dshot_0|motor_out_4|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[0]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[0]~32_combout  = \u0|pwm_dshot_0|motor_out_4|guard_time [0] $ (VCC)
// \u0|pwm_dshot_0|motor_out_4|guard_time[0]~33  = CARRY(\u0|pwm_dshot_0|motor_out_4|guard_time [0])

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[0]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[0]~32 .lut_mask = 16'h33CC;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~4 .lut_mask = 16'h0030;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[14]~90 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout  = (\u0|pwm_dshot_0|motor_4_write~q ) # ((\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout  & !\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout ),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14]~90 .lut_mask = 16'hF0FC;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[0]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[1]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[1]~34_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [1] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [1] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[1]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[0]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[1]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[1]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[1]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[2]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[2]~36_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [2] & (\u0|pwm_dshot_0|motor_out_4|guard_time[1]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [2] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[1]~35  
// & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[2]~37  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [2] & !\u0|pwm_dshot_0|motor_out_4|guard_time[1]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[1]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[2]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[2]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[2]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[3]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[3]~38_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [3] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [3] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[3]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[2]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[3]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[3]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[3]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[4]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[4]~40_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [4] & (\u0|pwm_dshot_0|motor_out_4|guard_time[3]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [4] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[3]~39  
// & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[4]~41  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [4] & !\u0|pwm_dshot_0|motor_out_4|guard_time[3]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[3]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[4]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[4]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[4]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[5]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[5]~42_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [5] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [5] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[5]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[4]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[5]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[5]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[5]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[6]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[6]~44_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [6] & (\u0|pwm_dshot_0|motor_out_4|guard_time[5]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [6] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[5]~43  
// & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[6]~45  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [6] & !\u0|pwm_dshot_0|motor_out_4|guard_time[5]~43 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[5]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[6]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[6]~44 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[6]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[7]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[7]~46_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [7] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[7]~47  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[6]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[7]~46_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[7]~47 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[7]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[8]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[8]~48_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [8] & (\u0|pwm_dshot_0|motor_out_4|guard_time[7]~47  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [8] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[7]~47  
// & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[8]~49  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [8] & !\u0|pwm_dshot_0|motor_out_4|guard_time[7]~47 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[7]~47 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[8]~48_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[8]~48 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[8]~48_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[9]~50 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[9]~50_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [9] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [9] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 ) # 
// (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[9]~51  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[8]~49 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[9]~50_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[9]~51 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[9]~50_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[10]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[10]~52_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [10] & (\u0|pwm_dshot_0|motor_out_4|guard_time[9]~51  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [10] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[9]~51  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[10]~53  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [10] & !\u0|pwm_dshot_0|motor_out_4|guard_time[9]~51 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[9]~51 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[10]~52_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[10]~52 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[10]~52_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[11]~54 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[11]~54_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [11] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [11] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[11]~55  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[10]~53 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[11]~54_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[11]~55 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[11]~54_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[12]~56 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[12]~56_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [12] & (\u0|pwm_dshot_0|motor_out_4|guard_time[11]~55  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [12] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[11]~55  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[12]~57  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [12] & !\u0|pwm_dshot_0|motor_out_4|guard_time[11]~55 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[11]~55 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[12]~56_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[12]~56 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[12]~56_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[13]~58 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[13]~58_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [13] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[13]~59  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[12]~57 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[13]~58_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[13]~59 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[13]~58_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[14]~60 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[14]~60_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [14] & (\u0|pwm_dshot_0|motor_out_4|guard_time[13]~59  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [14] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[13]~59  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[14]~61  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [14] & !\u0|pwm_dshot_0|motor_out_4|guard_time[13]~59 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[13]~59 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~60_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14]~60 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~60_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[15]~62 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[15]~62_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [15] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [15] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[15]~63  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [15]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~61 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[15]~62_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[15]~63 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[15]~62_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[16]~64 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[16]~64_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [16] & (\u0|pwm_dshot_0|motor_out_4|guard_time[15]~63  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [16] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[15]~63  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[16]~65  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [16] & !\u0|pwm_dshot_0|motor_out_4|guard_time[15]~63 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[15]~63 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[16]~64_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[16]~64 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[16] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[16]~64_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[16] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[17]~66 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[17]~66_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [17] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [17] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[17]~67  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [17]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[16]~65 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[17]~66_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[17]~67 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[17] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[17]~66_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[17] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[18]~68 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[18]~68_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [18] & (\u0|pwm_dshot_0|motor_out_4|guard_time[17]~67  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [18] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[17]~67  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[18]~69  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [18] & !\u0|pwm_dshot_0|motor_out_4|guard_time[17]~67 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[17]~67 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[18]~68_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[18]~68 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[18] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[18]~68_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[18] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[19]~70 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[19]~70_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [19] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [19] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[19]~71  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [19]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[18]~69 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[19]~70_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[19]~71 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[19] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[19]~70_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[19] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[20]~72 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[20]~72_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [20] & (\u0|pwm_dshot_0|motor_out_4|guard_time[19]~71  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [20] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[19]~71  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[20]~73  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [20] & !\u0|pwm_dshot_0|motor_out_4|guard_time[19]~71 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[19]~71 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[20]~72_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[20]~72 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[20] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[20]~72_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[20] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[21]~74 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[21]~74_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [21] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[21]~75  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [21]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[20]~73 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[21]~74_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[21]~75 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[21]~74 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[21] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[21]~74_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[21] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[22]~76 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[22]~76_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [22] & (\u0|pwm_dshot_0|motor_out_4|guard_time[21]~75  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [22] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[21]~75  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[22]~77  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [22] & !\u0|pwm_dshot_0|motor_out_4|guard_time[21]~75 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[21]~75 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[22]~76_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[22]~76 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[22] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[22]~76_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[22] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[23]~78 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[23]~78_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [23] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[23]~79  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [23]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[22]~77 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[23]~78_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[23]~79 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[23]~78 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[23] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[23]~78_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[23] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[24]~80 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[24]~80_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [24] & (\u0|pwm_dshot_0|motor_out_4|guard_time[23]~79  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [24] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[23]~79  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[24]~81  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [24] & !\u0|pwm_dshot_0|motor_out_4|guard_time[23]~79 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[23]~79 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[24]~80_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[24]~80 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[24] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[24]~80_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[24] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[25]~82 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[25]~82_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [25] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[25]~83  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [25]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[24]~81 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[25]~82_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[25]~83 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[25]~82 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[25] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[25]~82_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[25] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[26]~84 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[26]~84_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [26] & (\u0|pwm_dshot_0|motor_out_4|guard_time[25]~83  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [26] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[25]~83  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[26]~85  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [26] & !\u0|pwm_dshot_0|motor_out_4|guard_time[25]~83 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[25]~83 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[26]~84_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[26]~84 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[26] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[26]~84_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[26] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[27]~86 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[27]~86_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [27] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[27]~87  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [27]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[26]~85 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[27]~86_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[27]~87 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[27] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[27]~86_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[27] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[28]~88 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[28]~88_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [28] & (\u0|pwm_dshot_0|motor_out_4|guard_time[27]~87  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [28] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[27]~87  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[28]~89  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [28] & !\u0|pwm_dshot_0|motor_out_4|guard_time[27]~87 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[27]~87 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[28]~88_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[28]~88 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[28] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[28]~88_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[28] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[29]~91 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[29]~91_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [29] & (!\u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [29] & ((\u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 ) 
// # (GND)))
// \u0|pwm_dshot_0|motor_out_4|guard_time[29]~92  = CARRY((!\u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 ) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [29]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[28]~89 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[29]~91_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[29]~92 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[29]~91 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[29] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[29]~91_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[29] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[30]~93 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[30]~93_combout  = (\u0|pwm_dshot_0|motor_out_4|guard_time [30] & (\u0|pwm_dshot_0|motor_out_4|guard_time[29]~92  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [30] & 
// (!\u0|pwm_dshot_0|motor_out_4|guard_time[29]~92  & VCC))
// \u0|pwm_dshot_0|motor_out_4|guard_time[30]~94  = CARRY((\u0|pwm_dshot_0|motor_out_4|guard_time [30] & !\u0|pwm_dshot_0|motor_out_4|guard_time[29]~92 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[29]~92 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[30]~93_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|guard_time[30]~94 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[30]~93 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[30] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[30]~93_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[30] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|guard_time[31]~95 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|guard_time[31]~95_combout  = \u0|pwm_dshot_0|motor_out_4|guard_time [31] $ (\u0|pwm_dshot_0|motor_out_4|guard_time[30]~94 )

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_4|guard_time[30]~94 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|guard_time[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[31]~95 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \u0|pwm_dshot_0|motor_out_4|guard_time[31] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|guard_time[31]~95_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|guard_time[14]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|guard_time [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[31] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|guard_time[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~0_combout  = (!\u0|pwm_dshot_0|motor_out_4|guard_time [30] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [31] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [29] & !\u0|pwm_dshot_0|motor_out_4|guard_time [28])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [30]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [31]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [29]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [28]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~6_combout  = (!\u0|pwm_dshot_0|motor_out_4|guard_time [25] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [27] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [24] & !\u0|pwm_dshot_0|motor_out_4|guard_time [26])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [25]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [27]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [24]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [26]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~6 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~5_combout  = (!\u0|pwm_dshot_0|motor_out_4|guard_time [21] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [23] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [22] & !\u0|pwm_dshot_0|motor_out_4|guard_time [20])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [21]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [23]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [22]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [20]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~5 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~7_combout  = (\u0|pwm_dshot_0|motor_out_4|LessThan1~6_combout  & \u0|pwm_dshot_0|motor_out_4|LessThan1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan1~6_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~7 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~3_combout  = (!\u0|pwm_dshot_0|motor_out_4|guard_time [12] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [13] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [11] & !\u0|pwm_dshot_0|motor_out_4|guard_time [10])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [12]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [13]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [11]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [10]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~3 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~2_combout  = ((!\u0|pwm_dshot_0|motor_out_4|guard_time [7] & (!\u0|pwm_dshot_0|motor_out_4|guard_time [8] & !\u0|pwm_dshot_0|motor_out_4|guard_time [6]))) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [9])

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [9]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [7]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [8]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~2 .lut_mask = 16'h5557;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~4_combout  = (!\u0|pwm_dshot_0|motor_out_4|guard_time [15] & (((\u0|pwm_dshot_0|motor_out_4|LessThan1~3_combout  & \u0|pwm_dshot_0|motor_out_4|LessThan1~2_combout )) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [14])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [15]),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan1~3_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [14]),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~4 .lut_mask = 16'h4505;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~1_combout  = (((!\u0|pwm_dshot_0|motor_out_4|guard_time [17]) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [18])) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [19])) # (!\u0|pwm_dshot_0|motor_out_4|guard_time [16])

	.dataa(\u0|pwm_dshot_0|motor_out_4|guard_time [16]),
	.datab(\u0|pwm_dshot_0|motor_out_4|guard_time [19]),
	.datac(\u0|pwm_dshot_0|motor_out_4|guard_time [18]),
	.datad(\u0|pwm_dshot_0|motor_out_4|guard_time [17]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan1~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout  = (\u0|pwm_dshot_0|motor_out_4|LessThan1~0_combout  & (\u0|pwm_dshot_0|motor_out_4|LessThan1~7_combout  & ((\u0|pwm_dshot_0|motor_out_4|LessThan1~4_combout ) # 
// (\u0|pwm_dshot_0|motor_out_4|LessThan1~1_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan1~0_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan1~7_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan1~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~8 .lut_mask = 16'h8880;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~13_combout  = (\u0|pwm_dshot_0|motor_out_4|state~12_combout  & (\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout  & ((\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ) # (\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|state~12_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~13 .lut_mask = 16'hA080;
defparam \u0|pwm_dshot_0|motor_out_4|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~14_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout  & (!\u0|pwm_dshot_0|motor_out_4|state~13_combout  & ((\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ) # (!\u0|pwm_dshot_0|motor_4_write~q ))))

	.dataa(\u0|pwm_dshot_0|motor_4_write~q ),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state~13_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~14 .lut_mask = 16'h0031;
defparam \u0|pwm_dshot_0|motor_out_4|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \u0|pwm_dshot_0|motor_out_4|state.PWM_LOW (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|state~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state.PWM_LOW .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|state.PWM_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout  = (!\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q )

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52 .lut_mask = 16'h3F3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout  = (!\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q  & (\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout  & ((\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ) # 
// (!\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48 .lut_mask = 16'h2300;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N1
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [1] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [1] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[0]~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N3
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [2] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [2] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[1]~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N5
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~20_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [3] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [3] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [3]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[2]~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N7
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~22_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [4] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [4] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[3]~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N9
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~24_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [5] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [5] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [5]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[4]~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N11
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~26_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [6] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [6] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[5]~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N13
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~28_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [7] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [7] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[6]~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N15
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~30_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [8] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [8] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[7]~31 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N17
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [9] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [9] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [9]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[8]~33 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N19
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [10] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [10] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[9]~35 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N21
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~36_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [11] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [11] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[10]~37 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N23
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~38_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [12] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [12] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[11]~39 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N25
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~40_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [13] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [13] & ((\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [13]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[12]~41 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~42_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [14] & (!\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43  & VCC))
// \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~45  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [14] & !\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[13]~43 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|pwm_low[14]~45 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[14]~44_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46_combout  = \u0|pwm_dshot_0|motor_out_4|pwm_low [15] $ (\u0|pwm_dshot_0|motor_out_4|pwm_low[14]~45 )

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|pwm_dshot_0|motor_out_4|pwm_low[14]~45 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46 .lut_mask = 16'h5A5A;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y27_N31
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~46_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_out_4|pwm_high[12]~52_combout ),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|pwm_low[15]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [15]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [14]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder_combout  = \u0|pwm_dshot_0|motor_low [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [13]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N5
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [12]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [11]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N9
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [10]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [9]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [8]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder_combout  = \u0|pwm_dshot_0|motor_low [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder_combout  = \u0|pwm_dshot_0|motor_low [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [5]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder_combout  = \u0|pwm_dshot_0|motor_low [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [3]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder_combout  = \u0|pwm_dshot_0|motor_low [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_low [1]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm_set_low[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \u0|pwm_dshot_0|motor_out_4|pwm_set_low[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|pwm_dshot_0|motor_low [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pwm_dshot_0|motor_4_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm_set_low[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout  = CARRY((!\u0|pwm_dshot_0|motor_out_4|pwm_low [0] & \u0|pwm_dshot_0|motor_out_4|pwm_set_low [0]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [0]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~1 .lut_mask = 16'h0044;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [1] & (\u0|pwm_dshot_0|motor_out_4|pwm_low [1] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [1] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_low [1]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [1]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~1_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~3 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [2] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [2]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [2] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_low [2] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [2]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~3_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~5 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [3] & (\u0|pwm_dshot_0|motor_out_4|pwm_low [3] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [3] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_low [3]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [3]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~5_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~7 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [4] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [4] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [4] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [4]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [4]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~7_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~9 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [5] & (\u0|pwm_dshot_0|motor_out_4|pwm_low [5] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [5] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_low [5]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [5]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~9_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~11 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [6] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [6] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [6] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [6]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [6]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~11_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~13 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [7] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [7]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [7] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [7] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [7]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~13_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~15 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [8] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [8] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [8] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [8]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [8]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~15_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~17 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~19 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [9] & (\u0|pwm_dshot_0|motor_out_4|pwm_low [9] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [9] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_low [9]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [9]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~17_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~19 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~21 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [10] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [10] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [10] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [10]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [10]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~19_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~21 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~23 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [11] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [11]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [11] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [11] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [11]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~21_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~23 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~25 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [12] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [12]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [12] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_low [12] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [12]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~23_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~25 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~27 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [13] & ((!\u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout ) # (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [13]))) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [13] & 
// (!\u0|pwm_dshot_0|motor_out_4|pwm_set_low [13] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [13]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~25_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~27 .lut_mask = 16'h002B;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~29 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout  = CARRY((\u0|pwm_dshot_0|motor_out_4|pwm_low [14] & (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [14] & !\u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout )) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [14] & 
// ((\u0|pwm_dshot_0|motor_out_4|pwm_set_low [14]) # (!\u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|pwm_low [14]),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~27_cout ),
	.combout(),
	.cout(\u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~29 .lut_mask = 16'h004D;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan3~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout  = (\u0|pwm_dshot_0|motor_out_4|pwm_low [15] & (\u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout  & \u0|pwm_dshot_0|motor_out_4|pwm_set_low [15])) # (!\u0|pwm_dshot_0|motor_out_4|pwm_low [15] & 
// ((\u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout ) # (\u0|pwm_dshot_0|motor_out_4|pwm_set_low [15])))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|pwm_low [15]),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_4|pwm_set_low [15]),
	.cin(\u0|pwm_dshot_0|motor_out_4|LessThan3~29_cout ),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~30 .lut_mask = 16'hF330;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~12_combout  = (!\u0|pwm_dshot_0|motor_4_write~q  & ((\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ) # (!\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~12 .lut_mask = 16'h0B0B;
defparam \u0|pwm_dshot_0|motor_out_4|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|state~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~16_combout  = (!\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout  & (((\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q  & !\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q )) # (!\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan1~8_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~16 .lut_mask = 16'h002F;
defparam \u0|pwm_dshot_0|motor_out_4|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~17_combout  = (\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout  & (((\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ) # (\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q )))) # 
// (!\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout  & (!\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q  & ((\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ) # (\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan3~30_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.PWM_LOW~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~17 .lut_mask = 16'hBBB0;
defparam \u0|pwm_dshot_0|motor_out_4|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|state~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|state~18_combout  = (\u0|pwm_dshot_0|motor_out_4|state~16_combout  & ((\u0|pwm_dshot_0|motor_out_4|state~17_combout ) # ((\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|state~16_combout  & 
// (\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_out_4|state~17_combout ) # (\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|state~16_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|state~17_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state~18 .lut_mask = 16'hFAC8;
defparam \u0|pwm_dshot_0|motor_out_4|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|state~18_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|pwm_dshot_0|motor_4_write~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout  = (\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q  & ((\u0|pwm_dshot_0|motor_4_write~q ) # (\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ))) # (!\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q  & 
// (!\u0|pwm_dshot_0|motor_4_write~q ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|state.GUARD_TIME~q ),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3 .lut_mask = 16'hCFC3;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|Add0~35_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[0] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~2_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [1] & (!\u0|pwm_dshot_0|motor_out_4|Add0~1 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [1] & ((\u0|pwm_dshot_0|motor_out_4|Add0~1 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~3  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~1 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [1]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~1 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~2_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~3 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~2 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~34 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~34_combout  = (\u0|pwm_dshot_0|motor_out_4|Add0~2_combout  & \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout )

	.dataa(\u0|pwm_dshot_0|motor_out_4|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~34 .lut_mask = 16'hAA00;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[1] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~4_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [2] & (\u0|pwm_dshot_0|motor_out_4|Add0~3  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [2] & (!\u0|pwm_dshot_0|motor_out_4|Add0~3  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~5  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [2] & !\u0|pwm_dshot_0|motor_out_4|Add0~3 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~3 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~4_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~5 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~4 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~33 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~33_combout  = (\u0|pwm_dshot_0|motor_out_4|Add0~4_combout  & \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_4|Add0~4_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~33 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|Add0~33_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[2] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~6_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_4|Add0~5 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [3] & ((\u0|pwm_dshot_0|motor_out_4|Add0~5 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~7  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~5 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [3]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~5 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~6_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~7 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~6 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~32 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~32_combout  = (\u0|pwm_dshot_0|motor_out_4|Add0~6_combout  & \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|pwm_dshot_0|motor_out_4|Add0~6_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~14_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~32 .lut_mask = 16'hF000;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[3] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~8_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [4] & (\u0|pwm_dshot_0|motor_out_4|Add0~7  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [4] & (!\u0|pwm_dshot_0|motor_out_4|Add0~7  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~9  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_4|Add0~7 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~7 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~8_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~9 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~8 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~10_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [5] & (!\u0|pwm_dshot_0|motor_out_4|Add0~9 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [5] & ((\u0|pwm_dshot_0|motor_out_4|Add0~9 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~11  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~9 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [5]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~9 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~10_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~11 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~10 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~10_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [5] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [5] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~10_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [5]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[5]~15_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[5] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~12_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & (\u0|pwm_dshot_0|motor_out_4|Add0~11  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & (!\u0|pwm_dshot_0|motor_out_4|Add0~11  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~13  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_4|Add0~11 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~11 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~12_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~13 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~12 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~12_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [6] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~12_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[6]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[6] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~14 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~14_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_out_4|Add0~13 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & ((\u0|pwm_dshot_0|motor_out_4|Add0~13 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~15  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~13 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~13 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~14_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~15 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~14 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~14_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~14_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[7]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[7] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [7] & (!\u0|pwm_dshot_0|motor_4_write~q  & (\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout  & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [6])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.datab(\u0|pwm_dshot_0|motor_4_write~q ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17 .lut_mask = 16'h0010;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~8_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [4] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [4] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~8_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [4]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~16_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~16 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~16_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [8] & (\u0|pwm_dshot_0|motor_out_4|Add0~15  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [8] & (!\u0|pwm_dshot_0|motor_out_4|Add0~15  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~17  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_4|Add0~15 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~15 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~16_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~17 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~16 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~16_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [8] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [8] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~16_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [8]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[8] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[8]~13_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[8] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~18 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~18_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [9] & (!\u0|pwm_dshot_0|motor_out_4|Add0~17 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [9] & ((\u0|pwm_dshot_0|motor_out_4|Add0~17 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~19  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~17 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [9]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~17 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~18_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~19 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~18 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~18_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [9] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [9] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~18_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[9] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[9]~12_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[9] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~20 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~20_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & (\u0|pwm_dshot_0|motor_out_4|Add0~19  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_4|Add0~19  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~21  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_4|Add0~19 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~19 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~20_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~21 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~20 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~20_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~20_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [10]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[10] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[10]~11_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[10] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~22 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~22_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_4|Add0~21 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [11] & ((\u0|pwm_dshot_0|motor_out_4|Add0~21 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~23  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~21 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [11]))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~21 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~22_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~23 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~22 .lut_mask = 16'h5A5F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~22_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [11] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [11] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~22_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [11]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[11] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[11]~10_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[11] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~24 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~24_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & (\u0|pwm_dshot_0|motor_out_4|Add0~23  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & (!\u0|pwm_dshot_0|motor_out_4|Add0~23  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~25  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_4|Add0~23 ))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~23 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~24_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~25 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~24 .lut_mask = 16'hC30C;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~24_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~24_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[12] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[12]~9_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[12] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~26 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~26_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_4|Add0~25 )) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [13] & ((\u0|pwm_dshot_0|motor_out_4|Add0~25 ) # (GND)))
// \u0|pwm_dshot_0|motor_out_4|Add0~27  = CARRY((!\u0|pwm_dshot_0|motor_out_4|Add0~25 ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [13]))

	.dataa(gnd),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~25 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~26_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~27 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~26 .lut_mask = 16'h3C3F;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~26_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [13] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [13] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~26_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [13]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[13] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[13]~8_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[13] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~28 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~28_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & (\u0|pwm_dshot_0|motor_out_4|Add0~27  $ (GND))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_4|Add0~27  & VCC))
// \u0|pwm_dshot_0|motor_out_4|Add0~29  = CARRY((\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_4|Add0~27 ))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~27 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~28_combout ),
	.cout(\u0|pwm_dshot_0|motor_out_4|Add0~29 ));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~28 .lut_mask = 16'hA50A;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~28_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~28_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [14]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[14] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~7_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|Add0~30 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|Add0~30_combout  = \u0|pwm_dshot_0|motor_out_4|Add0~29  $ (\u0|pwm_dshot_0|motor_out_4|tick_microsec [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [15]),
	.cin(\u0|pwm_dshot_0|motor_out_4|Add0~29 ),
	.combout(\u0|pwm_dshot_0|motor_out_4|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|Add0~30 .lut_mask = 16'h0FF0;
defparam \u0|pwm_dshot_0|motor_out_4|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & ((\u0|pwm_dshot_0|motor_out_4|Add0~30_combout ) # ((\u0|pwm_dshot_0|motor_out_4|tick_microsec [15] & 
// !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout )))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [15] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[4]~17_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|Add0~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [15]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~3_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6 .lut_mask = 16'h88F8;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \u0|pwm_dshot_0|motor_out_4|tick_microsec[15] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|tick_microsec[15]~6_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|tick_microsec [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[15] .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan0~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan0~0_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [14] & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [13] & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [12] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [15])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [14]),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [13]),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [12]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [15]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan0~1 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan0~1_combout  = (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [11] & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [10] & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [9] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [8])))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [11]),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [10]),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [9]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [8]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~1 .lut_mask = 16'h0001;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan0~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan0~2_combout  = ((!\u0|pwm_dshot_0|motor_out_4|tick_microsec [3] & (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [2] & !\u0|pwm_dshot_0|motor_out_4|tick_microsec [1]))) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec [5])

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [5]),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [3]),
	.datac(\u0|pwm_dshot_0|motor_out_4|tick_microsec [2]),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [1]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~2 .lut_mask = 16'h5557;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|LessThan0~3 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout  = (\u0|pwm_dshot_0|motor_out_4|LessThan0~0_combout  & (\u0|pwm_dshot_0|motor_out_4|LessThan0~1_combout  & ((\u0|pwm_dshot_0|motor_out_4|LessThan0~2_combout ) # (!\u0|pwm_dshot_0|motor_out_4|tick_microsec 
// [4]))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec [4]),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan0~0_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|LessThan0~1_combout ),
	.datad(\u0|pwm_dshot_0|motor_out_4|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~3 .lut_mask = 16'hC040;
defparam \u0|pwm_dshot_0|motor_out_4|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout  = (!\u0|pwm_dshot_0|motor_4_write~q  & (((\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]) # (\u0|pwm_dshot_0|motor_out_4|tick_microsec [7])) # (!\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout )))

	.dataa(\u0|pwm_dshot_0|motor_out_4|LessThan0~3_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|tick_microsec [6]),
	.datac(\u0|pwm_dshot_0|motor_4_write~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|tick_microsec [7]),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2 .lut_mask = 16'h0F0D;
defparam \u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cyclone10lp_lcell_comb \u0|pwm_dshot_0|motor_out_4|pwm~0 (
// Equation(s):
// \u0|pwm_dshot_0|motor_out_4|pwm~0_combout  = (\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout  & (\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout  & ((!\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q )))) # 
// (!\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout  & (((\u0|pwm_dshot_0|motor_out_4|pwm~q ))))

	.dataa(\u0|pwm_dshot_0|motor_out_4|tick_microsec[14]~2_combout ),
	.datab(\u0|pwm_dshot_0|motor_out_4|LessThan2~30_combout ),
	.datac(\u0|pwm_dshot_0|motor_out_4|pwm~q ),
	.datad(\u0|pwm_dshot_0|motor_out_4|state.PWM_HIGH~q ),
	.cin(gnd),
	.combout(\u0|pwm_dshot_0|motor_out_4|pwm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm~0 .lut_mask = 16'h50D8;
defparam \u0|pwm_dshot_0|motor_out_4|pwm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \u0|pwm_dshot_0|motor_out_4|pwm (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|pwm_dshot_0|motor_out_4|pwm~0_combout ),
	.asdata(vcc),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pwm_dshot_0|motor_out_4|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pwm_dshot_0|motor_out_4|pwm .is_wysiwyg = "true";
defparam \u0|pwm_dshot_0|motor_out_4|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cyclone10lp_lcell_comb \u0|gpio_led_0|always0~0 (
// Equation(s):
// \u0|gpio_led_0|always0~0_combout  = (\u0|mm_interconnect_0|router|always1~0_combout  & (!\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|src_data[92]~0_combout  & 
// \u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|router|always1~0_combout ),
	.datab(\u0|mm_interconnect_0|gpio_led_0_avs_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.datad(\u0|mm_interconnect_0|packets_to_master_0_avalon_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|always0~0 .lut_mask = 16'h2000;
defparam \u0|gpio_led_0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cyclone10lp_lcell_comb \u0|gpio_led_0|always0~1 (
// Equation(s):
// \u0|gpio_led_0|always0~1_combout  = (\u0|packets_to_master_0|p2f|address [2] & (!\u0|packets_to_master_0|p2f|address [3] & \u0|gpio_led_0|always0~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|gpio_led_0|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|always0~1 .lut_mask = 16'h0A00;
defparam \u0|gpio_led_0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[0]~0 (
// Equation(s):
// \u0|gpio_led_0|led_output[0]~0_combout  = (\u0|packets_to_master_0|p2f|writedata [0] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [0] & (\u0|gpio_led_0|led_output [0]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|writedata [0]),
	.datac(\u0|gpio_led_0|led_output [0]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[0]~0 .lut_mask = 16'hFC30;
defparam \u0|gpio_led_0|led_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cyclone10lp_lcell_comb \u0|gpio_led_0|always0~2 (
// Equation(s):
// \u0|gpio_led_0|always0~2_combout  = (!\u0|packets_to_master_0|p2f|address [2] & (!\u0|packets_to_master_0|p2f|address [3] & \u0|gpio_led_0|always0~0_combout ))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|gpio_led_0|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|always0~2 .lut_mask = 16'h0500;
defparam \u0|gpio_led_0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output~8 (
// Equation(s):
// \u0|gpio_led_0|led_output~8_combout  = (\u0|gpio_led_0|always0~0_combout  & ((!\u0|packets_to_master_0|p2f|address [3]) # (!\u0|packets_to_master_0|p2f|address [2])))

	.dataa(\u0|packets_to_master_0|p2f|address [2]),
	.datab(gnd),
	.datac(\u0|packets_to_master_0|p2f|address [3]),
	.datad(\u0|gpio_led_0|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output~8 .lut_mask = 16'h5F00;
defparam \u0|gpio_led_0|led_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \u0|gpio_led_0|led_output[0] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[0]~0_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [0]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[0] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[1]~1 (
// Equation(s):
// \u0|gpio_led_0|led_output[1]~1_combout  = (\u0|packets_to_master_0|p2f|writedata [1] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [1] & (\u0|gpio_led_0|led_output [1]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [1]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [1]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[1]~1 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \u0|gpio_led_0|led_output[1] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[1]~1_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [1]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[1] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[2]~2 (
// Equation(s):
// \u0|gpio_led_0|led_output[2]~2_combout  = (\u0|packets_to_master_0|p2f|writedata [2] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [2] & (\u0|gpio_led_0|led_output [2]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [2]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [2]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[2]~2 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \u0|gpio_led_0|led_output[2] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[2]~2_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [2]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[2] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[3]~3 (
// Equation(s):
// \u0|gpio_led_0|led_output[3]~3_combout  = (\u0|packets_to_master_0|p2f|writedata [3] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [3] & (\u0|gpio_led_0|led_output [3]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [3]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [3]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[3]~3 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \u0|gpio_led_0|led_output[3] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[3]~3_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [3]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[3] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[4]~4 (
// Equation(s):
// \u0|gpio_led_0|led_output[4]~4_combout  = (\u0|packets_to_master_0|p2f|writedata [4] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [4] & (\u0|gpio_led_0|led_output [4]))

	.dataa(gnd),
	.datab(\u0|packets_to_master_0|p2f|writedata [4]),
	.datac(\u0|gpio_led_0|led_output [4]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[4]~4 .lut_mask = 16'hFC30;
defparam \u0|gpio_led_0|led_output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \u0|gpio_led_0|led_output[4] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[4]~4_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [4]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[4] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[5]~5 (
// Equation(s):
// \u0|gpio_led_0|led_output[5]~5_combout  = (\u0|packets_to_master_0|p2f|writedata [5] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [5] & (\u0|gpio_led_0|led_output [5]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [5]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [5]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[5]~5 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \u0|gpio_led_0|led_output[5] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[5]~5_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [5]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[5] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[6]~6 (
// Equation(s):
// \u0|gpio_led_0|led_output[6]~6_combout  = (\u0|packets_to_master_0|p2f|writedata [6] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [6] & (\u0|gpio_led_0|led_output [6]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [6]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [6]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[6]~6 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \u0|gpio_led_0|led_output[6] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[6]~6_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [6]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[6] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cyclone10lp_lcell_comb \u0|gpio_led_0|led_output[7]~7 (
// Equation(s):
// \u0|gpio_led_0|led_output[7]~7_combout  = (\u0|packets_to_master_0|p2f|writedata [7] & ((\u0|gpio_led_0|always0~1_combout ))) # (!\u0|packets_to_master_0|p2f|writedata [7] & (\u0|gpio_led_0|led_output [7]))

	.dataa(\u0|packets_to_master_0|p2f|writedata [7]),
	.datab(gnd),
	.datac(\u0|gpio_led_0|led_output [7]),
	.datad(\u0|gpio_led_0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|gpio_led_0|led_output[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[7]~7 .lut_mask = 16'hFA50;
defparam \u0|gpio_led_0|led_output[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \u0|gpio_led_0|led_output[7] (
	.clk(\PLL12M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u0|gpio_led_0|led_output[7]~7_combout ),
	.asdata(\u0|packets_to_master_0|p2f|writedata [7]),
	.clrn(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|gpio_led_0|always0~2_combout ),
	.ena(\u0|gpio_led_0|led_output~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gpio_led_0|led_output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gpio_led_0|led_output[7] .is_wysiwyg = "true";
defparam \u0|gpio_led_0|led_output[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cyclone10lp_io_ibuf \USER_BTN~input (
	.i(USER_BTN),
	.ibar(gnd),
	.o(\USER_BTN~input_o ));
// synopsys translate_off
defparam \USER_BTN~input .bus_hold = "false";
defparam \USER_BTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cyclone10lp_io_ibuf \SEN_INT1~input (
	.i(SEN_INT1),
	.ibar(gnd),
	.o(\SEN_INT1~input_o ));
// synopsys translate_off
defparam \SEN_INT1~input .bus_hold = "false";
defparam \SEN_INT1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cyclone10lp_io_ibuf \SEN_INT2~input (
	.i(SEN_INT2),
	.ibar(gnd),
	.o(\SEN_INT2~input_o ));
// synopsys translate_off
defparam \SEN_INT2~input .bus_hold = "false";
defparam \SEN_INT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \SEN_SDI~input (
	.i(SEN_SDI),
	.ibar(gnd),
	.o(\SEN_SDI~input_o ));
// synopsys translate_off
defparam \SEN_SDI~input .bus_hold = "false";
defparam \SEN_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \SEN_SDO~input (
	.i(SEN_SDO),
	.ibar(gnd),
	.o(\SEN_SDO~input_o ));
// synopsys translate_off
defparam \SEN_SDO~input .bus_hold = "false";
defparam \SEN_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cyclone10lp_io_ibuf \SEN_SPC~input (
	.i(SEN_SPC),
	.ibar(gnd),
	.o(\SEN_SPC~input_o ));
// synopsys translate_off
defparam \SEN_SPC~input .bus_hold = "false";
defparam \SEN_SPC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cyclone10lp_io_ibuf \SEN_CS~input (
	.i(SEN_CS),
	.ibar(gnd),
	.o(\SEN_CS~input_o ));
// synopsys translate_off
defparam \SEN_CS~input .bus_hold = "false";
defparam \SEN_CS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cyclone10lp_io_ibuf \BDBUS5~input (
	.i(BDBUS5),
	.ibar(gnd),
	.o(\BDBUS5~input_o ));
// synopsys translate_off
defparam \BDBUS5~input .bus_hold = "false";
defparam \BDBUS5~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
