{"sha": "f13d510e361b10bc0c83e211671f158c6665cd8e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjEzZDUxMGUzNjFiMTBiYzBjODNlMjExNjcxZjE1OGM2NjY1Y2Q4ZQ==", "commit": {"author": {"name": "Kelvin Nilsen", "email": "kelvin@gcc.gnu.org", "date": "2016-12-01T22:52:07Z"}, "committer": {"name": "Kelvin Nilsen", "email": "kelvin@gcc.gnu.org", "date": "2016-12-01T22:52:07Z"}, "message": "re PR target/78577 (Fix define_insn operand types for vexturhlx, vexturhrx, vextuwlx, and vextuwrx patterns)\n\ngcc/ChangeLog:\n\n2016-12-01  Kelvin Nilsen  <kelvin@gcc.gnu.org>\n\n\tPR target/78577\n\t* config/rs6000/vsx.md (vextuhlx): Revise mode of operand 2.\n\t(vextuhrx): Likewise.\n\t(vextuwlx): Likewise.\n\t(vextuwrx): Likewise.\n\nFrom-SVN: r243141", "tree": {"sha": "19b2e6b3d6cb0d31d623f5c2c706410c7306e947", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/19b2e6b3d6cb0d31d623f5c2c706410c7306e947"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f13d510e361b10bc0c83e211671f158c6665cd8e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f13d510e361b10bc0c83e211671f158c6665cd8e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f13d510e361b10bc0c83e211671f158c6665cd8e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f13d510e361b10bc0c83e211671f158c6665cd8e/comments", "author": null, "committer": null, "parents": [{"sha": "c3a2f7405c2f88201b44d2edc3b8651109f0b142", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c3a2f7405c2f88201b44d2edc3b8651109f0b142", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c3a2f7405c2f88201b44d2edc3b8651109f0b142"}], "stats": {"total": 16, "additions": 12, "deletions": 4}, "files": [{"sha": "7f9dd0e2ed2f7d77d53d1fdab3b17f620e5551fc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f13d510e361b10bc0c83e211671f158c6665cd8e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f13d510e361b10bc0c83e211671f158c6665cd8e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f13d510e361b10bc0c83e211671f158c6665cd8e", "patch": "@@ -1,3 +1,11 @@\n+2016-12-01  Kelvin Nilsen  <kelvin@gcc.gnu.org>\n+\n+\tPR target/78577\n+\t* config/rs6000/vsx.md (vextuhlx): Revise mode of operand 2.\n+\t(vextuhrx): Likewise.\n+\t(vextuwlx): Likewise.\n+\t(vextuwrx): Likewise.\n+\n 2016-12-01  David Malcolm  <dmalcolm@redhat.com>\n \n \t* dwarf2out.c (dwarf2out_c_finalize): Reset early_dwarf and"}, {"sha": "1801bc05906396ba09374da41d2552b3ba6daca6", "filename": "gcc/config/rs6000/vsx.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f13d510e361b10bc0c83e211671f158c6665cd8e/gcc%2Fconfig%2Frs6000%2Fvsx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f13d510e361b10bc0c83e211671f158c6665cd8e/gcc%2Fconfig%2Frs6000%2Fvsx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvsx.md?ref=f13d510e361b10bc0c83e211671f158c6665cd8e", "patch": "@@ -3648,7 +3648,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t [(match_operand:SI 1 \"register_operand\" \"r\")\n-\t  (match_operand:V16QI 2 \"altivec_register_operand\" \"v\")]\n+\t  (match_operand:V8HI 2 \"altivec_register_operand\" \"v\")]\n \t UNSPEC_VEXTUHLX))]\n   \"TARGET_P9_VECTOR\"\n   \"vextuhlx %0,%1,%2\"\n@@ -3659,7 +3659,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t [(match_operand:SI 1 \"register_operand\" \"r\")\n-\t  (match_operand:V16QI 2 \"altivec_register_operand\" \"v\")]\n+\t  (match_operand:V8HI 2 \"altivec_register_operand\" \"v\")]\n \t UNSPEC_VEXTUHRX))]\n   \"TARGET_P9_VECTOR\"\n   \"vextuhrx %0,%1,%2\"\n@@ -3670,7 +3670,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t [(match_operand:SI 1 \"register_operand\" \"r\")\n-\t  (match_operand:V16QI 2 \"altivec_register_operand\" \"v\")]\n+\t  (match_operand:V4SI 2 \"altivec_register_operand\" \"v\")]\n \t UNSPEC_VEXTUWLX))]\n   \"TARGET_P9_VECTOR\"\n   \"vextuwlx %0,%1,%2\"\n@@ -3681,7 +3681,7 @@\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(unspec:SI\n \t [(match_operand:SI 1 \"register_operand\" \"r\")\n-\t  (match_operand:V16QI 2 \"altivec_register_operand\" \"v\")]\n+\t  (match_operand:V4SI 2 \"altivec_register_operand\" \"v\")]\n \t UNSPEC_VEXTUWRX))]\n   \"TARGET_P9_VECTOR\"\n   \"vextuwrx %0,%1,%2\""}]}