<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd"
   type="VHDL"
   library="avalon_st_adapter_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="pipeline_stage" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="pipeline_stage" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_rsp_width_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_rsp_width_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_rsp_width_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_burst_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="ensamblado_procesador_0_avalon_master_limiter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="ensamblado_procesador_0_avalon_master_limiter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="ensamblado_procesador_0_avalon_master_limiter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="ensamblado_procesador_0_avalon_master_limiter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_agent" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_agent" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="video_dma_controller_0_avalon_dma_master_agent" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sram_0_avalon_sram_slave_translator" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="video_dma_controller_0_avalon_dma_master_translator" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_video_pll_0.vhd"
   type="VHDL"
   library="video_pll_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_sys_sdram_pll_0.vhd"
   type="VHDL"
   library="sys_sdram_pll_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_new_sdram_controller_0_test_component.vhd"
   type="VHDL"
   library="new_sdram_controller_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_new_sdram_controller_0.vhd"
   type="VHDL"
   library="new_sdram_controller_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/mm_reloj.vhd"
   type="VHDL"
   library="mm_reloj_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/constantes.vhd"
   type="VHDL"
   library="mm_reloj_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/retardos.vhd"
   type="VHDL"
   library="mm_reloj_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/tipos.vhd"
   type="VHDL"
   library="mm_reloj_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys_master_0.vhd"
   type="VHDL"
   library="master_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/constantes.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/retardos.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/tipos.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/mux2_32.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/mux3_32.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/mux4_32.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/reg32.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/reg32pe.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentesUP.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ALU.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/BR.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/FMTE.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/FMTI.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/FMTL.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentesUC.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/automata_estado.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoder.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoExcep.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoFMT.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoMem.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoSec.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decocamino.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoopALU.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/control_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoSYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/recolectorEventos.vhd"
   type="VHDL"
   library="ensamblado_procesador_0" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_sdram_partner_module.vhd"
   type="VHDL"
   library="new_sdram_controller_0_my_partner" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="disenyo_qsys_inst_reset_bfm" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="disenyo_qsys_inst_clk_bfm" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/submodules/disenyo_qsys.vhd"
   type="VHDL"
   library="disenyo_qsys_inst" />
 <file
   path="disenyo_qsys/testbench/disenyo_qsys_tb/simulation/disenyo_qsys_tb.vhd"
   type="VHDL" />
 <topLevel name="disenyo_qsys_tb" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="disenyo_qsys_tb.disenyo_qsys_inst.new_sdram_controller_0"
   modelPath="disenyo_qsys_tb.new_sdram_controller_0_my_partner" />
</simPackage>
