read_verilog ../top.v
synth -top top
muxcover -mux16
select -assert-count 17 t:$_MUX16_
