-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC;
    numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    numReps_out_full_n : IN STD_LOGIC;
    numReps_out_write : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv46_0 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv46_1 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000001";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_10D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_i_2864_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1033 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_i_2864_reg_999_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_i_reg_1003 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_i_reg_1003_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_293 : STD_LOGIC_VECTOR (45 downto 0);
    signal i_i_reg_304 : STD_LOGIC_VECTOR (13 downto 0);
    signal reg_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op166_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op221_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_2864_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_386 : STD_LOGIC_VECTOR (23 downto 0);
    signal numReps_read_reg_969 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal bound_fu_436_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal bound_reg_975 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond_flatten_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_447_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_i_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_989 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_465_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_i_2864_reg_999_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_i_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_i_reg_1003_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2999_fu_518_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2999_reg_1007 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_line_in_bloc_fu_534_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_1012 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_114_i_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_i_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_i_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_i_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1033_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_i_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_i_reg_1037 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_i_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_read_6_fu_785_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_6_reg_1046 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3002_fu_798_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3002_reg_1071 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_3_reg_1075 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_addr_3_reg_1080 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_addr_3_reg_1085 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_addr_3_reg_1090 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2998_fu_845_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2998_reg_1095 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_V_addr_reg_1099 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_addr_reg_1104 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_addr_reg_1109 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_addr_reg_1114 : STD_LOGIC_VECTOR (4 downto 0);
    signal outElem_V_fu_874_p6 : STD_LOGIC_VECTOR (23 downto 0);
    signal outElem_V_reg_1119 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_ce0 : STD_LOGIC;
    signal inputBuf_2_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_2_V_ce1 : STD_LOGIC;
    signal inputBuf_2_V_we1 : STD_LOGIC;
    signal inputBuf_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_ce0 : STD_LOGIC;
    signal inputBuf_3_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal inputBuf_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal inputBuf_3_V_ce1 : STD_LOGIC;
    signal inputBuf_3_V_we1 : STD_LOGIC;
    signal tmp_113_i_fu_772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_i_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_110_i_fu_837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal read_block_5_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_i_mid2_fu_479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_3_cast_i_fu_699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_757_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_4_i_fu_628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_4_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_4_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_4_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_i_fu_620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_4_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_4_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_17_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_10_fu_825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_7_fu_861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_5_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_3_i_fu_683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_358_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_728_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_414_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_17_fu_425_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_shl_fu_421_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_shl2_fu_432_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal i_i_op_fu_459_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_i_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3001_fu_655_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_121_i_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2997_fu_487_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal read_block_3_cast_fu_677_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal read_block_3_fu_691_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal counter_internal_blo_16_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_126_i_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3000_fu_768_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_779_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_8_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_i_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_9_fu_817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_849_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_i_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_444 : BOOLEAN;
    signal ap_condition_457 : BOOLEAN;
    signal ap_condition_468 : BOOLEAN;
    signal ap_condition_479 : BOOLEAN;

    component BlackBoxJam_mux_4fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component ConvolutionInputGbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => reg_386);

    inputBuf_1_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => reg_386);

    inputBuf_2_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_V_address0,
        ce0 => inputBuf_2_V_ce0,
        q0 => inputBuf_2_V_q0,
        address1 => inputBuf_2_V_address1,
        ce1 => inputBuf_2_V_ce1,
        we1 => inputBuf_2_V_we1,
        d1 => reg_386);

    inputBuf_3_V_U : component ConvolutionInputGbkb
    generic map (
        DataWidth => 24,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_V_address0,
        ce0 => inputBuf_3_V_ce0,
        q0 => inputBuf_3_V_q0,
        address1 => inputBuf_3_V_address1,
        ce1 => inputBuf_3_V_ce1,
        we1 => inputBuf_3_V_we1,
        d1 => reg_386);

    BlackBoxJam_mux_4fYi_U33 : component BlackBoxJam_mux_4fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        din3_WIDTH => 24,
        din4_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => inputBuf_0_V_q0,
        din1 => inputBuf_1_V_q0,
        din2 => inputBuf_2_V_q0,
        din3 => inputBuf_3_V_q0,
        din4 => current_block_read_6_reg_1046,
        dout => outElem_V_fu_874_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_4_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_114_i_fu_546_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                count_simd_4_fu_122 <= count_simd_fu_540_p2;
            elsif ((((tmp_116_i_fu_563_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_118_i_fu_574_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_119_i_fu_594_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_119_i_fu_594_p2 = ap_const_lv1_1) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_4_fu_122 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                counter_internal_blo_fu_134 <= p_i_fu_728_p3;
            elsif ((((tmp_115_i_fu_370_p2 = ap_const_lv1_1) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_134 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_17_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_reg_1042 = ap_const_lv1_1) and (tmp_i_2864_reg_999 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_17_fu_126 <= current_block_write_7_fu_861_p3;
            elsif (((or_cond_i_reg_1033 = ap_const_lv1_1) and (tmp_i_2864_reg_999 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_17_fu_126 <= current_block_write_10_fu_825_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_17_fu_126 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_5_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_fu_370_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_5_fu_130 <= grp_fu_358_p2;
            elsif (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (or_cond_i_fu_671_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_5_fu_130 <= current_line_3_i_fu_683_p3;
            elsif ((((tmp_115_i_fu_370_p2 = ap_const_lv1_1) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_5_fu_130 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_i_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_reg_304 <= i_fu_465_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_i_reg_304 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_293 <= indvar_flatten_next_fu_447_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_293 <= ap_const_lv46_0;
            end if; 
        end if;
    end process;

    inp_4_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_4_fu_114 <= inp_fu_741_p2;
            elsif (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_119_i_fu_594_p2 = ap_const_lv1_1) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_4_fu_114 <= p_inp_1_i_fu_620_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_4_fu_114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_4_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_116_i_fu_563_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_4_fu_118 <= k_x_fu_557_p2;
            elsif ((((tmp_118_i_fu_574_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_119_i_fu_594_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_119_i_fu_594_p2 = ap_const_lv1_1) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_4_fu_118 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_4_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_118_i_fu_574_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_4_fu_110 <= k_y_fu_522_p2;
            elsif ((((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_4_fu_110 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_4_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_i_fu_594_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_4_fu_106 <= ofm_x_fu_588_p2;
            elsif ((((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_119_i_fu_594_p2 = ap_const_lv1_1) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_4_fu_106 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_119_i_fu_594_p2 = ap_const_lv1_1) and (tmp_118_i_fu_574_p2 = ap_const_lv1_1) and (tmp_116_i_fu_563_p2 = ap_const_lv1_1) and (tmp_114_i_fu_546_p2 = ap_const_lv1_1) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_i_fu_102 <= p_ofm_y_4_i_fu_628_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_102 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_5_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_115_i_fu_370_p2 = ap_const_lv1_1) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_5_fu_98 <= read_block_fu_757_p2;
            elsif (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (or_cond_i_fu_671_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_5_fu_98 <= read_block_3_cast_i_fu_699_p1;
            elsif ((((tmp_115_i_fu_370_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_fu_671_p2 = ap_const_lv1_0) and (tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                read_block_5_fu_98 <= read_block_1_i_mid2_fu_479_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_5_fu_98 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    bound_reg_975(45 downto 2) <= bound_fu_436_p2(45 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_111_i_reg_1003 = ap_const_lv1_1) and (tmp_i_2864_reg_999 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_block_read_6_reg_1046 <= current_block_read_6_fu_785_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (tmp_111_i_fu_500_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_line_in_bloc_reg_1012 <= current_line_in_bloc_fu_534_p2;
                tmp_2999_reg_1007 <= tmp_2999_fu_518_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_980 <= exitcond_flatten_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op166_read_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_3_reg_1075 <= tmp_123_i_fu_790_p1(5 - 1 downto 0);
                inputBuf_1_V_addr_3_reg_1080 <= tmp_123_i_fu_790_p1(5 - 1 downto 0);
                inputBuf_2_V_addr_3_reg_1085 <= tmp_123_i_fu_790_p1(5 - 1 downto 0);
                inputBuf_3_V_addr_3_reg_1090 <= tmp_123_i_fu_790_p1(5 - 1 downto 0);
                tmp_3002_reg_1071 <= tmp_3002_fu_798_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_reg_999 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_V_addr_reg_1099 <= tmp_110_i_fu_837_p1(5 - 1 downto 0);
                inputBuf_1_V_addr_reg_1104 <= tmp_110_i_fu_837_p1(5 - 1 downto 0);
                inputBuf_2_V_addr_reg_1109 <= tmp_110_i_fu_837_p1(5 - 1 downto 0);
                inputBuf_3_V_addr_reg_1114 <= tmp_110_i_fu_837_p1(5 - 1 downto 0);
                tmp_2998_reg_1095 <= tmp_2998_fu_845_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                numReps_read_reg_969 <= numReps_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_i_reg_1033 <= or_cond_i_fu_671_p2;
                tmp_111_i_reg_1003 <= tmp_111_i_fu_500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond_i_reg_1033_pp0_iter2_reg <= or_cond_i_reg_1033;
                tmp_111_i_reg_1003_pp0_iter2_reg <= tmp_111_i_reg_1003;
                tmp_111_i_reg_1003_pp0_iter3_reg <= tmp_111_i_reg_1003_pp0_iter2_reg;
                tmp_i_2864_reg_999_pp0_iter2_reg <= tmp_i_2864_reg_999;
                tmp_i_2864_reg_999_pp0_iter3_reg <= tmp_i_2864_reg_999_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (tmp_111_i_reg_1003_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outElem_V_reg_1119 <= outElem_V_fu_874_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (or_cond_i_fu_671_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_382 <= current_line_5_fu_130;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_op166_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_386 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_115_i_reg_1042 <= tmp_115_i_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_2864_fu_491_p2 = ap_const_lv1_0) and (or_cond_i_fu_671_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_124_i_reg_1037 <= tmp_124_i_fu_364_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_980 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_2864_reg_999 <= tmp_i_2864_fu_491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_989 <= tmp_i_fu_453_p2;
            end if;
        end if;
    end process;
    bound_reg_975(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, exitcond_flatten_fu_442_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_442_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_442_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2864_reg_999, ap_enable_reg_pp0_iter4, ap_predicate_op166_read_state5, ap_predicate_op221_write_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op221_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op166_read_state5 = ap_const_boolean_1)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2864_reg_999, ap_enable_reg_pp0_iter4, ap_predicate_op166_read_state5, ap_predicate_op221_write_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op221_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op166_read_state5 = ap_const_boolean_1)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_2864_reg_999, ap_enable_reg_pp0_iter4, ap_predicate_op166_read_state5, ap_predicate_op221_write_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op221_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op166_read_state5 = ap_const_boolean_1)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n, numReps_out_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, tmp_i_2864_reg_999, ap_predicate_op166_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter2 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op166_read_state5 = ap_const_boolean_1)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter4_assign_proc : process(out_V_V_full_n, ap_predicate_op221_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter4 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op221_write_state7 = ap_const_boolean_1));
    end process;


    ap_condition_444_assign_proc : process(tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071)
    begin
                ap_condition_444 <= ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_0));
    end process;


    ap_condition_457_assign_proc : process(tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071)
    begin
                ap_condition_457 <= ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_1));
    end process;


    ap_condition_468_assign_proc : process(tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071)
    begin
                ap_condition_468 <= ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_2));
    end process;


    ap_condition_479_assign_proc : process(tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071)
    begin
                ap_condition_479 <= ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_3));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_flatten_fu_442_p2)
    begin
        if ((exitcond_flatten_fu_442_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op166_read_state5_assign_proc : process(tmp_i_2864_reg_999, or_cond_i_reg_1033)
    begin
                ap_predicate_op166_read_state5 <= ((or_cond_i_reg_1033 = ap_const_lv1_1) and (tmp_i_2864_reg_999 = ap_const_lv1_0));
    end process;


    ap_predicate_op221_write_state7_assign_proc : process(tmp_i_2864_reg_999_pp0_iter3_reg, tmp_111_i_reg_1003_pp0_iter3_reg)
    begin
                ap_predicate_op221_write_state7 <= ((tmp_i_2864_reg_999_pp0_iter3_reg = ap_const_lv1_0) and (tmp_111_i_reg_1003_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_436_p2 <= std_logic_vector(unsigned(p_shl_fu_421_p1) + unsigned(p_shl2_fu_432_p1));
    count_simd_fu_540_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_4_fu_122));
    counter_internal_blo_16_fu_716_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_134) + unsigned(ap_const_lv32_1));
    current_block_read_6_fu_785_p2 <= std_logic_vector(unsigned(tmp1_fu_779_p2) + unsigned(tmp_2999_reg_1007));
    current_block_write_10_fu_825_p3 <= 
        current_block_write_9_fu_817_p3 when (tmp_124_i_reg_1037(0) = '1') else 
        current_block_write_17_fu_126;
    current_block_write_7_fu_861_p3 <= 
        ap_const_lv32_0 when (tmp_117_i_fu_855_p2(0) = '1') else 
        current_block_write_fu_849_p2;
    current_block_write_8_fu_805_p2 <= std_logic_vector(unsigned(current_block_write_17_fu_126) + unsigned(ap_const_lv32_1));
    current_block_write_9_fu_817_p3 <= 
        ap_const_lv32_0 when (tmp_125_i_fu_811_p2(0) = '1') else 
        current_block_write_8_fu_805_p2;
    current_block_write_fu_849_p2 <= std_logic_vector(unsigned(current_block_write_17_fu_126) + unsigned(ap_const_lv32_1));
    current_line_3_i_fu_683_p3 <= 
        ap_const_lv32_0 when (tmp_124_i_fu_364_p2(0) = '1') else 
        grp_fu_358_p2;
    current_line_in_bloc_fu_534_p2 <= std_logic_vector(unsigned(tmp_fu_528_p2) + unsigned(k_x_4_fu_118));
    exitcond_flatten_fu_442_p2 <= "1" when (indvar_flatten_reg_293 = bound_reg_975) else "0";
    grp_fu_358_p2 <= std_logic_vector(unsigned(current_line_5_fu_130) + unsigned(ap_const_lv32_1));
    i_fu_465_p3 <= 
        ap_const_lv14_1 when (tmp_i_fu_453_p2(0) = '1') else 
        i_i_op_fu_459_p2;
    i_i_op_fu_459_p2 <= std_logic_vector(unsigned(i_i_reg_304) + unsigned(ap_const_lv14_1));
    icmp_fu_665_p2 <= "1" when (tmp_3001_fu_655_p4 = ap_const_lv27_0) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_2864_reg_999, or_cond_i_reg_1033)
    begin
        if ((((or_cond_i_reg_1033 = ap_const_lv1_1) and (tmp_i_2864_reg_999 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_2864_reg_999, ap_predicate_op166_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op166_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_447_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_293) + unsigned(ap_const_lv46_1));
    inp_fu_741_p2 <= std_logic_vector(unsigned(inp_4_fu_114) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= tmp_113_i_fu_772_p1(5 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2864_reg_999_pp0_iter2_reg, inputBuf_0_V_addr_3_reg_1075, tmp_2998_reg_1095, inputBuf_0_V_addr_reg_1099, ap_enable_reg_pp0_iter3, ap_condition_444)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_0))) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_reg_1099;
            elsif ((ap_const_boolean_1 = ap_condition_444)) then 
                inputBuf_0_V_address1 <= inputBuf_0_V_addr_3_reg_1075;
            else 
                inputBuf_0_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= tmp_113_i_fu_772_p1(5 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2864_reg_999_pp0_iter2_reg, inputBuf_1_V_addr_3_reg_1080, tmp_2998_reg_1095, inputBuf_1_V_addr_reg_1104, ap_enable_reg_pp0_iter3, ap_condition_457)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_1))) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_reg_1104;
            elsif ((ap_const_boolean_1 = ap_condition_457)) then 
                inputBuf_1_V_address1 <= inputBuf_1_V_addr_3_reg_1080;
            else 
                inputBuf_1_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_V_address0 <= tmp_113_i_fu_772_p1(5 - 1 downto 0);

    inputBuf_2_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2864_reg_999_pp0_iter2_reg, inputBuf_2_V_addr_3_reg_1085, tmp_2998_reg_1095, inputBuf_2_V_addr_reg_1109, ap_enable_reg_pp0_iter3, ap_condition_468)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_2))) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_reg_1109;
            elsif ((ap_const_boolean_1 = ap_condition_468)) then 
                inputBuf_2_V_address1 <= inputBuf_2_V_addr_3_reg_1085;
            else 
                inputBuf_2_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_2_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_V_address0 <= tmp_113_i_fu_772_p1(5 - 1 downto 0);

    inputBuf_3_V_address1_assign_proc : process(ap_block_pp0_stage0, tmp_i_2864_reg_999_pp0_iter2_reg, inputBuf_3_V_addr_3_reg_1090, tmp_2998_reg_1095, inputBuf_3_V_addr_reg_1114, ap_enable_reg_pp0_iter3, ap_condition_479)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if (((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_3))) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_reg_1114;
            elsif ((ap_const_boolean_1 = ap_condition_479)) then 
                inputBuf_3_V_address1 <= inputBuf_3_V_addr_3_reg_1090;
            else 
                inputBuf_3_V_address1 <= "XXXXX";
            end if;
        else 
            inputBuf_3_V_address1 <= "XXXXX";
        end if; 
    end process;


    inputBuf_3_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, tmp_i_2864_reg_999_pp0_iter2_reg, or_cond_i_reg_1033_pp0_iter2_reg, tmp_3002_reg_1071, tmp_2998_reg_1095, ap_enable_reg_pp0_iter3)
    begin
        if ((((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_1) and (tmp_2998_reg_1095 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_2864_reg_999_pp0_iter2_reg = ap_const_lv1_0) and (or_cond_i_reg_1033_pp0_iter2_reg = ap_const_lv1_1) and (tmp_3002_reg_1071 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_557_p2 <= std_logic_vector(unsigned(k_x_4_fu_118) + unsigned(ap_const_lv32_1));
    k_y_fu_522_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_4_fu_110));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_blk_n <= numReps_out_full_n;
        else 
            numReps_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numReps_out_din <= numReps_dout;

    numReps_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_write <= ap_const_logic_1;
        else 
            numReps_out_write <= ap_const_logic_0;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_588_p2 <= std_logic_vector(unsigned(ofm_x_4_fu_106) + unsigned(ap_const_lv32_1));
    ofm_y_fu_608_p2 <= std_logic_vector(unsigned(ofm_y_1_i_fu_102) + unsigned(ap_const_lv32_1));
    or_cond_i_fu_671_p2 <= (tmp_121_i_fu_649_p2 and icmp_fu_665_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_i_2864_reg_999_pp0_iter3_reg, tmp_111_i_reg_1003_pp0_iter3_reg)
    begin
        if (((tmp_i_2864_reg_999_pp0_iter3_reg = ap_const_lv1_0) and (tmp_111_i_reg_1003_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= outElem_V_reg_1119;

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op221_write_state7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op221_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_728_p3 <= 
        ap_const_lv32_0 when (tmp_126_i_fu_722_p2(0) = '1') else 
        counter_internal_blo_16_fu_716_p2;
    p_inp_1_i_fu_620_p3 <= 
        ap_const_lv32_0 when (tmp_120_i_fu_614_p2(0) = '1') else 
        inp_4_fu_114;
    p_ofm_y_4_i_fu_628_p3 <= 
        ap_const_lv32_0 when (tmp_120_i_fu_614_p2(0) = '1') else 
        ofm_y_fu_608_p2;
    p_shl2_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_425_p3),46));
    p_shl_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_414_p3),46));
    read_block_1_i_mid2_fu_479_p3 <= 
        ap_const_lv32_0 when (tmp_i_reg_989(0) = '1') else 
        read_block_5_fu_98;
    read_block_3_cast_fu_677_p2 <= std_logic_vector(unsigned(tmp_2997_fu_487_p1) + unsigned(ap_const_lv6_1));
    read_block_3_cast_i_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_3_fu_691_p3),32));
    read_block_3_fu_691_p3 <= 
        read_block_3_cast_fu_677_p2 when (tmp_124_i_fu_364_p2(0) = '1') else 
        tmp_2997_fu_487_p1;
    read_block_fu_757_p2 <= std_logic_vector(unsigned(read_block_1_i_mid2_fu_479_p3) + unsigned(ap_const_lv32_1));
    tmp1_fu_779_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_3000_fu_768_p1));
    tmp_110_i_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_382),64));
    tmp_111_i_fu_500_p2 <= "1" when (unsigned(counter_internal_blo_fu_134) < unsigned(ap_const_lv32_10D)) else "0";
    tmp_113_i_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_1012),64));
    tmp_114_i_fu_546_p2 <= "1" when (count_simd_4_fu_122 = ap_const_lv32_0) else "0";
    tmp_115_i_fu_370_p2 <= "1" when (grp_fu_358_p2 = ap_const_lv32_20) else "0";
    tmp_116_i_fu_563_p2 <= "1" when (k_x_fu_557_p2 = ap_const_lv32_3) else "0";
    tmp_117_i_fu_855_p2 <= "1" when (current_block_write_fu_849_p2 = ap_const_lv32_4) else "0";
    tmp_118_i_fu_574_p2 <= "1" when (k_y_fu_522_p2 = ap_const_lv32_3) else "0";
    tmp_119_i_fu_594_p2 <= "1" when (ofm_x_fu_588_p2 = ap_const_lv32_1E) else "0";
    tmp_120_i_fu_614_p2 <= "1" when (ofm_y_fu_608_p2 = ap_const_lv32_1E) else "0";
    tmp_121_i_fu_649_p2 <= "1" when (unsigned(counter_internal_blo_fu_134) < unsigned(ap_const_lv32_1F)) else "0";
    tmp_123_i_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_382),64));
    tmp_124_i_fu_364_p2 <= "1" when (grp_fu_358_p2 = ap_const_lv32_20) else "0";
    tmp_125_i_fu_811_p2 <= "1" when (current_block_write_8_fu_805_p2 = ap_const_lv32_4) else "0";
    tmp_126_i_fu_722_p2 <= "1" when (counter_internal_blo_16_fu_716_p2 = ap_const_lv32_10D) else "0";
    tmp_17_fu_425_p3 <= (numReps_read_reg_969 & ap_const_lv2_0);
    tmp_2997_fu_487_p1 <= read_block_1_i_mid2_fu_479_p3(6 - 1 downto 0);
    tmp_2998_fu_845_p1 <= current_block_write_17_fu_126(2 - 1 downto 0);
    tmp_2999_fu_518_p1 <= k_y_4_fu_110(2 - 1 downto 0);
    tmp_3000_fu_768_p1 <= current_block_write_17_fu_126(2 - 1 downto 0);
    tmp_3001_fu_655_p4 <= read_block_1_i_mid2_fu_479_p3(31 downto 5);
    tmp_3002_fu_798_p1 <= current_block_write_17_fu_126(2 - 1 downto 0);
    tmp_fu_528_p2 <= std_logic_vector(unsigned(ofm_x_4_fu_106) + unsigned(count_simd_4_fu_122));
    tmp_i_2864_fu_491_p2 <= "1" when (unsigned(inp_4_fu_114) < unsigned(ap_const_lv32_60)) else "0";
    tmp_i_fu_453_p2 <= "1" when (i_i_reg_304 = ap_const_lv14_2004) else "0";
    tmp_s_fu_414_p3 <= (numReps_read_reg_969 & ap_const_lv13_0);
end behav;
