---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 12
      num_constraints: 9
      at: df88b362955f00b8c41afd9e31c9e41e4b8254a71ea0f3f2f97d5b6b8b767415
      bt: df58aff07b131c34e977ffb5657bbd21852f59fd7e059117c419c3c6070a7053
      ct: 335cdfb09b13172262042abccf4560511666deaa63cc1b3f30dd35dcb554840f
    ir:
      - "decl f0: <0>"
      - "  store &v0, ((), (), (), ())"
      - "  log INFO, \"a: \", v1, \"\""
      - "  log INFO, \"b: \", v2, \"\""
      - "  log INFO, \"c: \", v3, \"\""
      - "decl f1: <4>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <5>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <6>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <7>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <8>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <9>"
      - "  retn false"
      - "decl f7: <10>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <11>"
      - "  retn false"
      - "decl f9: <12>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <13>"
      - "  retn 'a'"
      - "decl f11: <14>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <15>"
      - "  retn 'a'"
      - "decl f13: <16>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <17>"
      - "  retn []"
      - "decl f15: <18>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <19>"
      - "  retn []"
      - "decl f17: <20>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <21>"
      - "  retn []group"
      - "decl f19: <22>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <23>"
      - "  retn []group"
      - "decl f21: <24>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <25>"
      - "  retn 0"
      - "decl f23: <26>"
      - "  retn [0]"
      - "decl f24: <27>"
      - "  retn 0"
      - "decl f25: <28>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <29>"
      - "  retn 0"
      - "decl f27: <30>"
      - "  retn [0, 0]"
      - "decl f28: <31>"
      - "  retn 0"
      - "decl f29: <32>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <33>"
      - "  retn 0"
      - "decl f31: <34>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <35>"
      - "  retn 0"
      - "decl f33: <36>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <37>"
      - "  retn 0"
      - "decl f35: <38>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <39>"
      - "  retn 0"
      - "decl f37: <40>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <41>"
      - "  retn 0"
      - "decl f39: <42>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <43>"
      - "  retn 0"
      - "decl f41: <44>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <45>"
      - "  retn 0"
      - "decl f43: <46>"
      - "  retn [0]"
      - "decl f44: <47>"
      - "  retn 0"
      - "decl f45: <48>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <49>"
      - "  retn 0"
      - "decl f47: <50>"
      - "  retn [0, 0]"
      - "decl f48: <51>"
      - "  retn 0"
      - "decl f49: <52>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <53>"
      - "  retn 0"
      - "decl f51: <54>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <55>"
      - "  retn 0"
      - "decl f53: <56>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <57>"
      - "  retn 0"
      - "decl f55: <58>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <59>"
      - "  retn 0"
      - "decl f57: <60>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <61>"
      - "  retn 0"
      - "decl f59: <62>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <63>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/main_group.in
        output:
          registers: {}
    initial_ast: 4f4a72466cbbb72620be3771db26c49f993449c6b0cef3ba4135f0ad60b819bb
    imports_resolved_ast: 9ef566bec73e06e0780140f6941c3bd7d67bbb6f49b9d9c3c733264809359be8
    canonicalized_ast: eb3661dcfdd2b811ffb3a845de28317cf3fbffc6480363a838ef86a0f211b812
    type_inferenced_ast: 57a9d78af426f66bde9905589153931261e747ae42838983cb41546d0acf2e47
