<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 7.2.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next1.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next1.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next1.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha256-5eIC48iZUHmSlSUz9XtjRyK2mzQkHScZY1WdMaoz74E=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"answerzang.github.io","root":"/","images":"/images","scheme":"Mist","darkmode":false,"version":"8.21.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":18,"offset":12},"hljswrap":true,"copycode":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"manual","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="关于SystemVerilog硬件描述语言的笔记示例： 1234module example(input logic a,b,c,               output logic y);    assign y &#x3D; ~a &amp; ~b &amp; ~c | a &amp; ~b &amp; ~c | a &amp; ~b &amp; c;endmodule 解释：  module&#x2F;end">
<meta property="og:type" content="article">
<meta property="og:title" content="数字逻辑笔记4">
<meta property="og:url" content="http://answerzang.github.io/2024/11/04/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E7%AC%94%E8%AE%B04/index.html">
<meta property="og:site_name" content="金岩的博客">
<meta property="og:description" content="关于SystemVerilog硬件描述语言的笔记示例： 1234module example(input logic a,b,c,               output logic y);    assign y &#x3D; ~a &amp; ~b &amp; ~c | a &amp; ~b &amp; ~c | a &amp; ~b &amp; c;endmodule 解释：  module&#x2F;end">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2024-11-04T08:28:53.000Z">
<meta property="article:modified_time" content="2024-11-08T02:25:46.988Z">
<meta property="article:author" content="臧金岩">
<meta property="article:tag" content="数字逻辑">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://answerzang.github.io/2024/11/04/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E7%AC%94%E8%AE%B04/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://answerzang.github.io/2024/11/04/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E7%AC%94%E8%AE%B04/","path":"2024/11/04/数字逻辑笔记4/","title":"数字逻辑笔记4"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>数字逻辑笔记4 | 金岩的博客</title>
  








  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
<!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --></head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">金岩的博客</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">大学学习随记</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="搜索" role="button">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">18</span></a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
      <div class="search-header">
        <span class="search-icon">
          <i class="fa fa-search"></i>
        </span>
        <div class="search-input-container">
          <input autocomplete="off" autocapitalize="off" maxlength="80"
                placeholder="搜索..." spellcheck="false"
                type="search" class="search-input">
        </div>
        <span class="popup-btn-close" role="button">
          <i class="fa fa-times-circle"></i>
        </span>
      </div>
      <div class="search-result-container">
        <div class="search-result-icon">
          <i class="fa fa-spinner fa-pulse fa-5x"></i>
        </div>
      </div>
    </div>
  </div>

</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link"><span class="nav-number">1.</span> <span class="nav-text">关于SystemVerilog硬件描述语言的笔记</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link"><span class="nav-number">1.1.</span> <span class="nav-text">结构化建模(实例)：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link"><span class="nav-number">1.2.</span> <span class="nav-text">always_ff &#x2F; always_comb</span></a></li><li class="nav-item nav-level-4"><a class="nav-link"><span class="nav-number">1.3.</span> <span class="nav-text">参数化模块</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link"><span class="nav-number">2.</span> <span class="nav-text">Testbenches测试</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="臧金岩"
      src="/images/head_portrait.jpg">
  <p class="site-author-name" itemprop="name">臧金岩</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">18</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">3</span>
        <span class="site-state-item-name">标签</span>
      </div>
  </nav>
</div>
  <div class="links-of-author animated">
      <span class="links-of-author-item">
        <a href="https://github.com/answerzang" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;answerzang" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
  </div>

        </div>
      </div>
        <div class="back-to-top animated" role="button" aria-label="返回顶部">
          <i class="fa fa-arrow-up"></i>
          <span>0%</span>
        </div>
    </div>

    
  </aside>


    </div>

    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://answerzang.github.io/2024/11/04/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E7%AC%94%E8%AE%B04/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/head_portrait.jpg">
      <meta itemprop="name" content="臧金岩">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="金岩的博客">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="数字逻辑笔记4 | 金岩的博客">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          数字逻辑笔记4
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2024-11-04 16:28:53" itemprop="dateCreated datePublished" datetime="2024-11-04T16:28:53+08:00">2024-11-04</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2024-11-08 10:25:46" itemprop="dateModified" datetime="2024-11-08T10:25:46+08:00">2024-11-08</time>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><h3><span id="关于systemverilog硬件描述语言的笔记">关于SystemVerilog硬件描述语言的笔记</span></h3><p><strong>示例：</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> example(<span class="keyword">input</span> <span class="keyword">logic</span> a,b,c,</span><br><span class="line">               <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">    <span class="keyword">assign</span> y = ~a &amp; ~b &amp; ~c | a &amp; ~b &amp; ~c | a &amp; ~b &amp; c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>解释：</strong></p>
<ul>
<li><p>module/endmodule：构建模块所必需的</p>
</li>
<li><p>example：模块的名字</p>
</li>
<li><p>操作符：</p>
<p>~：NOT</p>
<p>&amp;：AND</p>
<p>|：OR</p>
</li>
</ul>
<p><strong>SystemVerilog语法注意事项</strong></p>
<ul>
<li>区分大小写</li>
<li>变量名字不能以数字开头</li>
<li>空格被忽略</li>
<li>注释</li>
</ul>
<p>​        // 单行注释</p>
<p>​        /<em>    </em>/ 多行注释</p>
<h4><span id="结构化建模实例"><strong>结构化建模(实例)：</strong></span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> and3(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, c,</span><br><span class="line">			<span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">  <span class="keyword">assign</span> y = a &amp; b &amp; c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> inv(<span class="keyword">input</span> <span class="keyword">logic</span> a,</span><br><span class="line">		   <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">  <span class="keyword">assign</span> y = ~a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> nand3(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, c</span><br><span class="line">			 <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">  <span class="keyword">logic</span> n1; <span class="comment">// 内部信号</span></span><br><span class="line">  and3 andgate(<span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.y</span>(n1)); <span class="comment">// and3的实例，andgate不必在意</span></span><br><span class="line">  inv inverter(<span class="variable">.a</span>(n1), <span class="variable">.y</span>(y)); <span class="comment">// inv的实例</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>小细节：</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//4位宽度总线的变量</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,b,</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y;</span><br><span class="line">  <span class="keyword">assign</span> y = a|b;</span><br><span class="line"></span><br><span class="line"><span class="comment">//归约操作</span></span><br><span class="line"><span class="keyword">module</span> <span class="keyword">and</span>(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">		   <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">  <span class="keyword">assign</span> y = &amp;a;</span><br><span class="line"><span class="comment">// &amp;a 这种写法，要远比下述写法简单</span></span><br><span class="line"><span class="comment">// assign y = a[7] &amp; a[6] &amp; a[5] &amp; a[4] &amp;</span></span><br><span class="line"><span class="comment">// a[3] &amp; a[2] &amp; a[1] &amp; a[0];</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//3元操作符</span></span><br><span class="line"><span class="keyword">module</span> mux2(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d0,d1,</span><br><span class="line">			<span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">            <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">    <span class="keyword">assign</span> y = s?d1:d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//这段代码实现了一个二输入的复用器，s为1则输出d1，为0则输出d0</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//生成内部变量，方便操作</span></span><br><span class="line"><span class="keyword">module</span> fulladder(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, cin,</span><br><span class="line">				 <span class="keyword">output</span> <span class="keyword">logic</span> s, cout);</span><br><span class="line">    <span class="keyword">logic</span> p, g; <span class="comment">// 内部结点</span></span><br><span class="line">	<span class="keyword">assign</span> p = a ^ b;</span><br><span class="line">	<span class="keyword">assign</span> g = a &amp; b;</span><br><span class="line">	<span class="keyword">assign</span> s = p ^ cin;</span><br><span class="line">	<span class="keyword">assign</span> cout = g | (p &amp; cin);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>运算符的优先级</strong></p>
<p>最高</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>~</th>
<th>NOT</th>
</tr>
</thead>
<tbody>
<tr>
<td>*, /, %</td>
<td>mult, div, mod</td>
</tr>
<tr>
<td>+, -</td>
<td>add, sub</td>
</tr>
<tr>
<td>&lt;&lt;, &gt;&gt;</td>
<td>shift</td>
</tr>
<tr>
<td>&lt;&lt;&lt;, &gt;&gt;&gt;</td>
<td>arithmetic shift</td>
</tr>
<tr>
<td>&lt;, &lt;=, &gt;, &gt;=</td>
<td>comparison</td>
</tr>
<tr>
<td>==, !=</td>
<td>equal, not equal</td>
</tr>
<tr>
<td>&amp;, ~&amp;</td>
<td>AND, NAND</td>
</tr>
<tr>
<td>^, ~^</td>
<td>XOR, XNOR</td>
</tr>
<tr>
<td>\</td>
<td>, ~\</td>
<td></td>
<td>OR, NOR</td>
</tr>
<tr>
<td>? :</td>
<td>ternary operator</td>
</tr>
</tbody>
</table>
</div>
<p>最低</p>
<p><strong>数字赋值格式</strong></p>
<p>格式: N’Bvalue </p>
<ul>
<li>N = bit数, B = 基 </li>
<li>N‘B 是可省略的，但是强烈建议 (默认是10进制)</li>
</ul>
<p>例：</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>数字</th>
<th>比特数</th>
<th>基</th>
<th>10进制等价值</th>
<th>存储</th>
</tr>
</thead>
<tbody>
<tr>
<td>3’b101</td>
<td>3</td>
<td>二进制</td>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>‘b11</td>
<td>未赋值</td>
<td>无符号二进制</td>
<td>3</td>
<td>000…..11</td>
</tr>
</tbody>
</table>
</div>
<p>拼接赋值：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> y = &#123;a[<span class="number">2</span>:<span class="number">1</span>], &#123;<span class="number">3</span>&#123;b[<span class="number">0</span>]&#125;&#125;, a[<span class="number">0</span>], <span class="number">6&#x27;b100_010</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 如果y是一个12位的信号，那么上面的语句将产生: </span></span><br><span class="line"></span><br><span class="line">y = a[<span class="number">2</span>] a[<span class="number">1</span>] b[<span class="number">0</span>] b[<span class="number">0</span>] b[<span class="number">0</span>] a[<span class="number">0</span>] <span class="number">1</span> <span class="number">0</span> <span class="number">0</span> <span class="number">0</span> <span class="number">1</span> <span class="number">0</span> </span><br><span class="line"></span><br><span class="line"><span class="comment">// 下划线 _ 仅用于表明格式以便增强可读性 // SystemVerilog会忽略这些下划线. </span></span><br></pre></td></tr></table></figure>
<p>延迟：在某一语句前或后加一句#10（表示延迟前面的操作10ns，中间没有输入），在测试的时候很好用</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pluse;</span><br><span class="line"><span class="keyword">initial</span>					<span class="comment">//表示模拟时间从0开始	</span></span><br><span class="line"><span class="keyword">begin</span>    				<span class="comment">//类似于C++的 &#123;...&#125; 可以在case语句中使用</span></span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4><span id="always_ff-always_comb"><strong>always_ff / always_comb</strong></span></h4><ul>
<li>SystemVerilog使用特有风格来描述锁存 器、触发器和FSM</li>
<li>注意！其他代码风格可能是可以正确模 拟，但可能会产生错误的硬件</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sensitivity list)</span><br><span class="line">	statement;</span><br><span class="line"><span class="comment">//如果sensitivity list中的事件发生，则执行statement</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//always_ff 写触发器  在其内部仅能使用&lt;=来赋值</span></span><br><span class="line"><span class="comment">//D触发器</span></span><br><span class="line"><span class="keyword">module</span> flop(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">			<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">			<span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">	<span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">		q &lt;= d; <span class="comment">// 读作 “q 获得 d”</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//带复位功能的D触发器</span></span><br><span class="line"><span class="keyword">module</span> flopr(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">			<span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line">			<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] d,</span><br><span class="line">			<span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line"><span class="comment">//同步复位</span></span><br><span class="line">	<span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">		<span class="keyword">if</span> (reset) q &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">else</span> q &lt;= d;</span><br><span class="line"><span class="comment">//异步复位</span></span><br><span class="line">	<span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">		<span class="keyword">if</span> (reset) q &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">else</span> q &lt;= d;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//always_comb 用于写组合逻辑</span></span><br><span class="line"><span class="comment">// 使用always语句的组合逻辑电路</span></span><br><span class="line"><span class="keyword">module</span> gates(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a, b,</span><br><span class="line">			 <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y1, y2, y3, y4, y5);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">begin</span> <span class="comment">//由于有多于1条语句，因此需要 begin/end</span></span><br><span class="line">			y1 = a &amp; b; <span class="comment">// AND</span></span><br><span class="line">			y2 = a | b; <span class="comment">// OR</span></span><br><span class="line">			y3 = a ^ b; <span class="comment">// XOR</span></span><br><span class="line">			y4 = ~(a &amp; b); <span class="comment">// NAND</span></span><br><span class="line">			y5 = ~(a | b); <span class="comment">// NOR</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>case/casez &amp; if/else</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//说明：这两个语句都只能在always语句内部使用</span></span><br><span class="line"><span class="comment">//数字显示装置</span></span><br><span class="line"><span class="keyword">module</span> sevenseg(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] data,</span><br><span class="line">				<span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>] segments);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">case</span> (data)</span><br><span class="line">		<span class="comment">// abc_defg</span></span><br><span class="line">            <span class="number">0</span>: segments = <span class="number">7</span>’b111_1110;<span class="comment">//如果想写多条语句，就用begin……end</span></span><br><span class="line">			<span class="number">1</span>: segments = <span class="number">7</span>’b011_0000;</span><br><span class="line">			<span class="number">2</span>: segments = <span class="number">7</span>’b110_1101;</span><br><span class="line">			<span class="number">3</span>: segments = <span class="number">7</span>’b111_1001;</span><br><span class="line">			<span class="number">4</span>: segments = <span class="number">7</span>’b011_0011;</span><br><span class="line">			<span class="number">5</span>: segments = <span class="number">7</span>’b101_1011;</span><br><span class="line">			<span class="number">6</span>: segments = <span class="number">7</span>’b101_1111;</span><br><span class="line">			<span class="number">7</span>: segments = <span class="number">7</span>’b111_0000;</span><br><span class="line">			<span class="number">8</span>: segments = <span class="number">7</span>’b111_1111;</span><br><span class="line">			<span class="number">9</span>: segments = <span class="number">7</span>’b111_0011;</span><br><span class="line">			<span class="keyword">default</span>: segments = <span class="number">7</span>’b000_0000; <span class="comment">// 必须的</span></span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//优先级电路</span></span><br><span class="line"><span class="keyword">module</span> priority_casez(<span class="keyword">input</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">					  <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] y);</span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">casez</span>(a)</span><br><span class="line">			<span class="number">4</span>’b1???: y = <span class="number">4</span>’b1000; <span class="comment">// ?=不关心,比较有用</span></span><br><span class="line">			<span class="number">4</span>’b01??: y = <span class="number">4</span>’b0100;</span><br><span class="line">			<span class="number">4</span>’b001?: y = <span class="number">4</span>’b0010;</span><br><span class="line">			<span class="number">4</span>’b0001: y = <span class="number">4</span>’b0001;</span><br><span class="line">			<span class="keyword">default</span>: y = <span class="number">4</span>’b0000;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//带输入的有限状态机（FSM）</span></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">• 三段式写法:</span></span><br><span class="line"><span class="comment">  – 次态逻辑</span></span><br><span class="line"><span class="comment">  – 状态寄存器</span></span><br><span class="line"><span class="comment">  – 输出逻辑</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> fsmWithInputs(<span class="keyword">input</span> <span class="keyword">logic</span> clk,</span><br><span class="line">					 <span class="keyword">input</span> <span class="keyword">logic</span> reset,</span><br><span class="line"> 					 <span class="keyword">input</span> <span class="keyword">logic</span> a,</span><br><span class="line">					 <span class="keyword">output</span> <span class="keyword">logic</span> q);</span><br><span class="line">	<span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] &#123;S0, S1, S2&#125; statetype;</span><br><span class="line">	statetype state, nextstate;</span><br><span class="line">	<span class="comment">//状态寄存器</span></span><br><span class="line">	<span class="keyword">always_ff</span> @(<span class="keyword">posedge</span> clk, <span class="keyword">posedge</span> reset)</span><br><span class="line">		<span class="keyword">if</span> (reset) state &lt;= S0;</span><br><span class="line">		<span class="keyword">else</span> state &lt;= nextstate;</span><br><span class="line">	<span class="comment">//次态逻辑</span></span><br><span class="line">	<span class="keyword">always_comb</span></span><br><span class="line">		<span class="keyword">case</span> (state)</span><br><span class="line">			S0: <span class="keyword">if</span> (a) nextstate = S1;</span><br><span class="line">				<span class="keyword">else</span> nextstate = S0;</span><br><span class="line">			S1: nextstate = S2;</span><br><span class="line">			S2: <span class="keyword">if</span> (a) nextstate = S2;</span><br><span class="line">				<span class="keyword">else</span> nextstate = S0;</span><br><span class="line">			<span class="keyword">default</span>: nextstate = S0;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="comment">//输出逻辑</span></span><br><span class="line">	<span class="keyword">assign</span> q = (state == S2);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4><span id="参数化模块"><strong>参数化模块</strong></span></h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux2</span><br><span class="line">	#(<span class="keyword">parameter</span> width = <span class="number">8</span>) <span class="comment">// 模块名及参数缺省值</span></span><br><span class="line">	(<span class="keyword">input</span> <span class="keyword">logic</span> [width-<span class="number">1</span>:<span class="number">0</span>] d0, d1,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">logic</span> s,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">logic</span> [width-<span class="number">1</span>:<span class="number">0</span>] y);</span><br><span class="line">		<span class="keyword">assign</span> y = s ? d1 : d0;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//调用示例</span></span><br><span class="line">mux2 <span class="variable">#(.width(12)) lowmux(.d0(d0), .d1(d1), .s(s), .y(out))</span>;</span><br><span class="line"><span class="comment">// mux2 #(12) lowmux(d0, d1, s, out);</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3><span id="testbenches测试"><strong>Testbenches测试</strong></span></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//示例1</span></span><br><span class="line"><span class="comment">//sv代码</span></span><br><span class="line"><span class="keyword">module</span> sillyfunction(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, c,</span><br><span class="line">					 <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">	<span class="keyword">assign</span> y = ~b &amp; ~c | a &amp; ~b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//tb代码</span></span><br><span class="line"><span class="keyword">module</span> testbench1; <span class="comment">// testbench是一个封闭的世界</span></span><br><span class="line">	<span class="keyword">logic</span> a, b, c;</span><br><span class="line">	<span class="keyword">logic</span> y;</span><br><span class="line">	<span class="comment">// 实例化device under test</span></span><br><span class="line">	sillyfunction dut(<span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.y</span>(y));</span><br><span class="line">	<span class="comment">// 给出输入</span></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span> <span class="comment">// 模拟器在0时刻开始执行initial语句</span></span><br><span class="line">		a = <span class="number">0</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;<span class="comment">//不加则会在一瞬间执行完所有语句</span></span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		a = <span class="number">1</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">/* 说明：在tb文件中调用原”函数“，可以使用穷举输入，也可以使用特定输入 */</span></span><br><span class="line"><span class="comment">//上面的代码需用人眼观察输出波形，数据量多了不方便，可以用下面的代码，自动检测</span></span><br><span class="line"><span class="keyword">module</span> testbench2;</span><br><span class="line">	<span class="keyword">logic</span> a, b, c;</span><br><span class="line">	<span class="keyword">logic</span> y;</span><br><span class="line">	sillyfunction dut((<span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.y</span>(y)); <span class="comment">// 实例化dut</span></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span> <span class="comment">// 给出输入，检查结果</span></span><br><span class="line">		a = <span class="number">0</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">1</span>) <span class="built_in">$display</span>(<span class="string">&quot;000 failed.&quot;</span>);</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">0</span>) <span class="built_in">$display</span>(<span class="string">&quot;001 failed.&quot;</span>);</span><br><span class="line">		b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">0</span>) <span class="built_in">$display</span>(<span class="string">&quot;010 failed.&quot;</span>);</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">0</span>) <span class="built_in">$display</span>(<span class="string">&quot;011 failed.&quot;</span>);</span><br><span class="line">		a = <span class="number">1</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">1</span>) <span class="built_in">$display</span>(<span class="string">&quot;100 failed.&quot;</span>);</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">1</span>) <span class="built_in">$display</span>(<span class="string">&quot;101 failed.&quot;</span>);</span><br><span class="line">		b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">0</span>) <span class="built_in">$display</span>(<span class="string">&quot;110 failed.&quot;</span>);</span><br><span class="line">		c = <span class="number">1</span>; #<span class="number">10</span>;</span><br><span class="line">		<span class="keyword">if</span> (y !== <span class="number">0</span>) <span class="built_in">$display</span>(<span class="string">&quot;111 failed.&quot;</span>);</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/" rel="tag"><i class="fa fa-tag"></i> 数字逻辑</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2024/10/26/%E6%9F%A5%E6%89%BE/" rel="prev" title="查找">
                  <i class="fa fa-angle-left"></i> 查找
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2024/11/04/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91%E7%AC%94%E8%AE%B05/" rel="next" title="数字逻辑笔记5">
                  数字逻辑笔记5 <i class="fa fa-angle-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">

  <div class="copyright">
    &copy; 
    <span itemprop="copyrightYear">2024</span>
    <span class="with-love">
      <i class="fa fa-heart"></i>
    </span>
    <span class="author" itemprop="copyrightHolder">金岩</span>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/sidebar.js"></script><script src="/js/next-boot.js"></script>

  <script src="https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.4.1/search.js" integrity="sha256-1kfA5uHPf65M5cphT2dvymhkuyHPQp5A53EGZOnOLmc=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>







  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"none","js":{"url":"https://cdnjs.cloudflare.com/ajax/libs/mathjax/3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>



</body>
</html>
