
---------- Begin Simulation Statistics ----------
final_tick                               381462800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665624                       # Number of bytes of host memory used
host_op_rate                                   282101                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.82                       # Real time elapsed on the host
host_tick_rate                            48775259544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2205251                       # Number of instructions simulated
sim_ops                                       2206255                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.381463                       # Number of seconds simulated
sim_ticks                                381462800000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.783433                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300423                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               401724                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               408                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            201604                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              94                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               92                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2205251                       # Number of instructions committed
system.cpu.committedOps                       2206255                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.729793                       # CPI: cycles per instruction
system.cpu.discardedOps                          1208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             606201                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            401225                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           200614                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions             700084                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                            3106                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.578104                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          3814628                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   2      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  904438     40.99%     40.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                      3      0.00%     40.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       2      0.00%     40.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                100000      4.53%     45.53% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                100000      4.53%     50.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                300000     13.60%     63.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc               100000      4.53%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               100000      4.53%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     11      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      6      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     8      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                 400752     18.16%     90.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                201025      9.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2206255                       # Class of committed instruction
system.cpu.tickCycles                         3811522                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                449                       # Transaction distribution
system.membus.trans_dist::WritebackClean           63                       # Transaction distribution
system.membus.trans_dist::ReadExReq                84                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            87                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007394                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.085748                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     537     99.26%     99.26% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.74%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 541                       # Request fanout histogram
system.membus.reqLayer0.occupancy            85600000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          201051248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           94075000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                        100000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 534                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             60902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             28690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 89592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        60902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            60902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            28690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                89592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.761808432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               99107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         63                       # Number of write requests accepted
system.mem_ctrls.readBursts                       534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       63                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5307500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15263750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9995.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28745.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      245                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      30                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   63                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.261168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.442728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    84.036695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          151     51.89%     51.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           64     21.99%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           37     12.71%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           29      9.97%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            8      2.75%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    152.970585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    281.428499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   34176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  381461700000                       # Total gap between requests
system.mem_ctrls.avgGap                  638964321.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 60399.074300298744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28689.560292641905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6039.907430029874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           63                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9762500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5501250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4954293080000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26893.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32171.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 78639572698.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1549380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               819720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2706060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30111828240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5847809550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     141557244000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       177522108330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.372006                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 367963077500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12737660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    762062500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1085280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              36540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30111828240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5647233390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     141726150240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       177487153815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.280373                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 368404010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12737660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    321130000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                    100000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1102204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1102204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1102204                       # number of overall hits
system.cpu.icache.overall_hits::total         1102204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          363                       # number of overall misses
system.cpu.icache.overall_misses::total           363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    549100000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    549100000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    549100000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    549100000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1102567                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1102567                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1102567                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1102567                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 1512672.176309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 1512672.176309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 1512672.176309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 1512672.176309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           63                       # number of writebacks
system.cpu.icache.writebacks::total                63                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    476700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    476700000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    476700000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    476700000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 1313223.140496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 1313223.140496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 1313223.140496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 1313223.140496                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1102204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1102204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    549100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    549100000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1102567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1102567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 1512672.176309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 1512672.176309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    476700000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    476700000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 1313223.140496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 1313223.140496                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.582072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1102566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3045.762431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1400000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   278.582072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.544106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.544106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2205496                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2205496                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       501640                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           501640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       501644                       # number of overall hits
system.cpu.dcache.overall_hits::total          501644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          238                       # number of overall misses
system.cpu.dcache.overall_misses::total           238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    368500000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    368500000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    368500000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    368500000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       501876                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501876                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       501882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       501882                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000474                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 1561440.677966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 1561440.677966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 1548319.327731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 1548319.327731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           61                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    227100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    227100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    229700000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    229700000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000349                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000353                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 1297714.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 1297714.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 1297740.112994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 1297740.112994                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       300779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          300779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    131000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       300866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       300866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 1505747.126437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 1505747.126437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           84                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    109800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 1307142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 1307142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       200861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         200861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    229100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    229100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       201003                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       201003                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 1613380.281690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 1613380.281690                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 1313095.238095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 1313095.238095                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2600000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2600000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data      1300000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total      1300000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      8400000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      8400000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data      1200000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total      1200000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      7000000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      7000000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data      1000000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total      1000000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1500000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1500000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data      1500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total      1500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data      1300000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total      1300000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           158.772698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              501849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2819.376404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           3500000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   158.772698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.155051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.155051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1003998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1003998                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 381462800000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
