vendor_name = ModelSim
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/rgb.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/top.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/top_tb.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/vga.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/pll.qip
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/pll.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/zx.mif
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/rom64_zx.qip
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/rom64_zx.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/vga_zxzx.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/vga_zx.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/vga_data8.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/digits.mif
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/data16.mif
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.qip
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/rom256_digits.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.qip
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/ram256_data.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/seg7.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/clock_controller.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/b2bcd_99.v
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/vga.cbx.xml
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/cbx.lst
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fq71.tdf
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/altsyncram_fpc1.tdf
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/lpm_divide_1dm.tdf
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/sign_div_unsign_bkh.tdf
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/alt_u_div_ove.tdf
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_lkc.tdf
source_file = 1, D:/ZXOPEN2017/DE2/class/vga_clock/db/add_sub_mkc.tdf
design_name = top
instance = comp, \vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0 , vga_data8|ram256_data|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \vga_data8|Add11~24 , vga_data8|Add11~24, top, 1
instance = comp, \vga_data8|Add10~20 , vga_data8|Add10~20, top, 1
instance = comp, \vga_data8|Add10~38 , vga_data8|Add10~38, top, 1
instance = comp, \vga_data8|Add10~42 , vga_data8|Add10~42, top, 1
instance = comp, \vga_data8|Add10~52 , vga_data8|Add10~52, top, 1
instance = comp, \vga_data8|Add10~60 , vga_data8|Add10~60, top, 1
instance = comp, \vga_data8|Add10~62 , vga_data8|Add10~62, top, 1
instance = comp, \vga_data8|Add0~10 , vga_data8|Add0~10, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst4|Add0~0 , b2bcd_99_inst4|Add0~0, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst1|Add0~2 , b2bcd_99_inst1|Add0~2, top, 1
instance = comp, \b2bcd_99_inst1|Add0~4 , b2bcd_99_inst1|Add0~4, top, 1
instance = comp, \b2bcd_99_inst1|dout[1]~0 , b2bcd_99_inst1|dout[1]~0, top, 1
instance = comp, \b2bcd_99_inst1|dout[2]~2 , b2bcd_99_inst1|dout[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|Add0~0 , b2bcd_99_inst2|Add0~0, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst3|Add0~2 , b2bcd_99_inst3|Add0~2, top, 1
instance = comp, \b2bcd_99_inst1|Add0~6 , b2bcd_99_inst1|Add0~6, top, 1
instance = comp, \b2bcd_99_inst2|Add0~6 , b2bcd_99_inst2|Add0~6, top, 1
instance = comp, \b2bcd_99_inst3|Add0~6 , b2bcd_99_inst3|Add0~6, top, 1
instance = comp, \b2bcd_99_inst3|dout[5]~8 , b2bcd_99_inst3|dout[5]~8, top, 1
instance = comp, \b2bcd_99_inst4|dout[6]~10 , b2bcd_99_inst4|dout[6]~10, top, 1
instance = comp, \b2bcd_99_inst1|Add0~8 , b2bcd_99_inst1|Add0~8, top, 1
instance = comp, \clock_controller_inst|Add4~6 , clock_controller_inst|Add4~6, top, 1
instance = comp, \clock_controller_inst|Add3~16 , clock_controller_inst|Add3~16, top, 1
instance = comp, \clock_controller_inst|Add3~18 , clock_controller_inst|Add3~18, top, 1
instance = comp, \clock_controller_inst|Add3~26 , clock_controller_inst|Add3~26, top, 1
instance = comp, \clock_controller_inst|Add3~28 , clock_controller_inst|Add3~28, top, 1
instance = comp, \clock_controller_inst|Add3~30 , clock_controller_inst|Add3~30, top, 1
instance = comp, \clock_controller_inst|Add2~16 , clock_controller_inst|Add2~16, top, 1
instance = comp, \clock_controller_inst|Add2~20 , clock_controller_inst|Add2~20, top, 1
instance = comp, \clock_controller_inst|Add2~24 , clock_controller_inst|Add2~24, top, 1
instance = comp, \clock_controller_inst|Add2~26 , clock_controller_inst|Add2~26, top, 1
instance = comp, \clock_controller_inst|Add2~28 , clock_controller_inst|Add2~28, top, 1
instance = comp, \clock_controller_inst|Add2~30 , clock_controller_inst|Add2~30, top, 1
instance = comp, \clock_controller_inst|Add4~38 , clock_controller_inst|Add4~38, top, 1
instance = comp, \clock_controller_inst|Add4~48 , clock_controller_inst|Add4~48, top, 1
instance = comp, \clock_controller_inst|Add4~50 , clock_controller_inst|Add4~50, top, 1
instance = comp, \clock_controller_inst|Add4~52 , clock_controller_inst|Add4~52, top, 1
instance = comp, \clock_controller_inst|Add4~54 , clock_controller_inst|Add4~54, top, 1
instance = comp, \clock_controller_inst|Add4~56 , clock_controller_inst|Add4~56, top, 1
instance = comp, \clock_controller_inst|Add1~2 , clock_controller_inst|Add1~2, top, 1
instance = comp, \clock_controller_inst|Add1~6 , clock_controller_inst|Add1~6, top, 1
instance = comp, \clock_controller_inst|count[18] , clock_controller_inst|count[18], top, 1
instance = comp, \clock_controller_inst|count[19] , clock_controller_inst|count[19], top, 1
instance = comp, \clock_controller_inst|count[14] , clock_controller_inst|count[14], top, 1
instance = comp, \clock_controller_inst|count[15] , clock_controller_inst|count[15], top, 1
instance = comp, \clock_controller_inst|count[16] , clock_controller_inst|count[16], top, 1
instance = comp, \clock_controller_inst|count[17] , clock_controller_inst|count[17], top, 1
instance = comp, \clock_controller_inst|count[8] , clock_controller_inst|count[8], top, 1
instance = comp, \clock_controller_inst|count[9] , clock_controller_inst|count[9], top, 1
instance = comp, \clock_controller_inst|count[10] , clock_controller_inst|count[10], top, 1
instance = comp, \clock_controller_inst|count[11] , clock_controller_inst|count[11], top, 1
instance = comp, \clock_controller_inst|count[0] , clock_controller_inst|count[0], top, 1
instance = comp, \clock_controller_inst|count[1] , clock_controller_inst|count[1], top, 1
instance = comp, \clock_controller_inst|count[2] , clock_controller_inst|count[2], top, 1
instance = comp, \clock_controller_inst|count[3] , clock_controller_inst|count[3], top, 1
instance = comp, \clock_controller_inst|count[4] , clock_controller_inst|count[4], top, 1
instance = comp, \clock_controller_inst|count[5] , clock_controller_inst|count[5], top, 1
instance = comp, \clock_controller_inst|count[6] , clock_controller_inst|count[6], top, 1
instance = comp, \clock_controller_inst|count[7] , clock_controller_inst|count[7], top, 1
instance = comp, \clock_controller_inst|count[12] , clock_controller_inst|count[12], top, 1
instance = comp, \clock_controller_inst|count[13] , clock_controller_inst|count[13], top, 1
instance = comp, \clock_controller_inst|count[0]~40 , clock_controller_inst|count[0]~40, top, 1
instance = comp, \clock_controller_inst|count[1]~42 , clock_controller_inst|count[1]~42, top, 1
instance = comp, \clock_controller_inst|count[2]~44 , clock_controller_inst|count[2]~44, top, 1
instance = comp, \clock_controller_inst|count[3]~46 , clock_controller_inst|count[3]~46, top, 1
instance = comp, \clock_controller_inst|count[4]~48 , clock_controller_inst|count[4]~48, top, 1
instance = comp, \clock_controller_inst|count[5]~50 , clock_controller_inst|count[5]~50, top, 1
instance = comp, \clock_controller_inst|count[6]~52 , clock_controller_inst|count[6]~52, top, 1
instance = comp, \clock_controller_inst|count[7]~54 , clock_controller_inst|count[7]~54, top, 1
instance = comp, \clock_controller_inst|count[8]~56 , clock_controller_inst|count[8]~56, top, 1
instance = comp, \clock_controller_inst|count[9]~58 , clock_controller_inst|count[9]~58, top, 1
instance = comp, \clock_controller_inst|count[10]~60 , clock_controller_inst|count[10]~60, top, 1
instance = comp, \clock_controller_inst|count[11]~62 , clock_controller_inst|count[11]~62, top, 1
instance = comp, \clock_controller_inst|count[12]~64 , clock_controller_inst|count[12]~64, top, 1
instance = comp, \clock_controller_inst|count[13]~66 , clock_controller_inst|count[13]~66, top, 1
instance = comp, \clock_controller_inst|count[14]~68 , clock_controller_inst|count[14]~68, top, 1
instance = comp, \clock_controller_inst|count[15]~70 , clock_controller_inst|count[15]~70, top, 1
instance = comp, \clock_controller_inst|count[16]~72 , clock_controller_inst|count[16]~72, top, 1
instance = comp, \clock_controller_inst|count[17]~74 , clock_controller_inst|count[17]~74, top, 1
instance = comp, \clock_controller_inst|count[18]~76 , clock_controller_inst|count[18]~76, top, 1
instance = comp, \clock_controller_inst|count[19]~78 , clock_controller_inst|count[19]~78, top, 1
instance = comp, \vga_data8|Equal1~2 , vga_data8|Equal1~2, top, 1
instance = comp, \vga_data8|hcnt[12] , vga_data8|hcnt[12], top, 1
instance = comp, \vga_data8|vcnt[31] , vga_data8|vcnt[31], top, 1
instance = comp, \vga_data8|vcnt[21] , vga_data8|vcnt[21], top, 1
instance = comp, \vga_data8|vcnt[19] , vga_data8|vcnt[19], top, 1
instance = comp, \vga_data8|rgb30[9]~32 , vga_data8|rgb30[9]~32, top, 1
instance = comp, \vga_data8|vcnt[10] , vga_data8|vcnt[10], top, 1
instance = comp, \vga_data8|vcnt[26] , vga_data8|vcnt[26], top, 1
instance = comp, \vga_data8|rgb30[9]~35 , vga_data8|rgb30[9]~35, top, 1
instance = comp, \vga_data8|always0~1 , vga_data8|always0~1, top, 1
instance = comp, \vga_data8|rgb30[9]~37 , vga_data8|rgb30[9]~37, top, 1
instance = comp, \vga_data8|rgb30[9]~38 , vga_data8|rgb30[9]~38, top, 1
instance = comp, \vga_data8|rgb30[9]~39 , vga_data8|rgb30[9]~39, top, 1
instance = comp, \vga_data8|rgb30[9]~40 , vga_data8|rgb30[9]~40, top, 1
instance = comp, \vga_data8|Mux4~2 , vga_data8|Mux4~2, top, 1
instance = comp, \vga_data8|LessThan6~4 , vga_data8|LessThan6~4, top, 1
instance = comp, \vga_data8|Equal1~9 , vga_data8|Equal1~9, top, 1
instance = comp, \vga_data8|Equal1~10 , vga_data8|Equal1~10, top, 1
instance = comp, \vga_data8|always0~4 , vga_data8|always0~4, top, 1
instance = comp, \vga_data8|wren_p , vga_data8|wren_p, top, 1
instance = comp, \vga_data8|LessThan13~0 , vga_data8|LessThan13~0, top, 1
instance = comp, \vga_data8|LessThan12~0 , vga_data8|LessThan12~0, top, 1
instance = comp, \vga_data8|wren~3 , vga_data8|wren~3, top, 1
instance = comp, \vga_data8|LessThan10~4 , vga_data8|LessThan10~4, top, 1
instance = comp, \vga_data8|wren~4 , vga_data8|wren~4, top, 1
instance = comp, \vga_data8|p , vga_data8|p, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~46, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~42, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~48, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~44, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~37, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~33, top, 1
instance = comp, \clock_controller_inst|data[3] , clock_controller_inst|data[3], top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~34, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~26, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~23, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~29, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~16, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~17, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~13, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[31]~18, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~14, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[30]~19, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~41, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~42, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~43, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~44, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~36, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~37, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~38, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~39, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~28, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~29, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~13, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~14, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~46, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~47, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~43, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~49, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~36, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~37, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~38, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~39, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~28, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~29, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~17, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~13, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~19, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~41, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~47, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~43, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~49, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~33, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~39, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~28, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~24, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~16, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~17, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~13, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~19, top, 1
instance = comp, \vga_data8|Mux3~2 , vga_data8|Mux3~2, top, 1
instance = comp, \vga_data8|Mux3~3 , vga_data8|Mux3~3, top, 1
instance = comp, \clock_controller_inst|clk_10ms , clock_controller_inst|clk_10ms, top, 1
instance = comp, \clock_controller_inst|data~149 , clock_controller_inst|data~149, top, 1
instance = comp, \clock_controller_inst|data~155 , clock_controller_inst|data~155, top, 1
instance = comp, \clock_controller_inst|data~168 , clock_controller_inst|data~168, top, 1
instance = comp, \clock_controller_inst|LessThan0~0 , clock_controller_inst|LessThan0~0, top, 1
instance = comp, \clock_controller_inst|LessThan0~1 , clock_controller_inst|LessThan0~1, top, 1
instance = comp, \clock_controller_inst|LessThan0~2 , clock_controller_inst|LessThan0~2, top, 1
instance = comp, \clock_controller_inst|LessThan0~3 , clock_controller_inst|LessThan0~3, top, 1
instance = comp, \clock_controller_inst|LessThan0~4 , clock_controller_inst|LessThan0~4, top, 1
instance = comp, \clock_controller_inst|LessThan0~5 , clock_controller_inst|LessThan0~5, top, 1
instance = comp, \clock_controller_inst|LessThan0~6 , clock_controller_inst|LessThan0~6, top, 1
instance = comp, \clock_controller_inst|clk_10ms~0 , clock_controller_inst|clk_10ms~0, top, 1
instance = comp, \vga_data8|LessThan6~5 , vga_data8|LessThan6~5, top, 1
instance = comp, \vga_data8|LessThan10~5 , vga_data8|LessThan10~5, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[33]~117, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~116, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~117, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~116, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~117, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~116, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~118, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~120, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[32]~121, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~120, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~121, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~120, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~118, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~119, top, 1
instance = comp, \clock_controller_inst|clk_10ms~clkctrl , clock_controller_inst|clk_10ms~clkctrl, top, 1
instance = comp, \clk~clkctrl , clk~clkctrl, top, 1
instance = comp, \vga_data8|p~feeder , vga_data8|p~feeder, top, 1
instance = comp, \vga_data8|Add11~0 , vga_data8|Add11~0, top, 1
instance = comp, \rst_n~I , rst_n, top, 1
instance = comp, \vga_data8|hcnt[0] , vga_data8|hcnt[0], top, 1
instance = comp, \vga_data8|Add11~2 , vga_data8|Add11~2, top, 1
instance = comp, \vga_data8|hcnt[1] , vga_data8|hcnt[1], top, 1
instance = comp, \vga_data8|Add11~4 , vga_data8|Add11~4, top, 1
instance = comp, \vga_data8|hcnt[2] , vga_data8|hcnt[2], top, 1
instance = comp, \vga_data8|Add11~6 , vga_data8|Add11~6, top, 1
instance = comp, \vga_data8|Add11~8 , vga_data8|Add11~8, top, 1
instance = comp, \vga_data8|hcnt[4] , vga_data8|hcnt[4], top, 1
instance = comp, \vga_data8|Add11~10 , vga_data8|Add11~10, top, 1
instance = comp, \vga_data8|Add11~12 , vga_data8|Add11~12, top, 1
instance = comp, \vga_data8|Add11~14 , vga_data8|Add11~14, top, 1
instance = comp, \vga_data8|hcnt[7] , vga_data8|hcnt[7], top, 1
instance = comp, \vga_data8|Add11~16 , vga_data8|Add11~16, top, 1
instance = comp, \vga_data8|hcnt[8] , vga_data8|hcnt[8], top, 1
instance = comp, \vga_data8|Add11~18 , vga_data8|Add11~18, top, 1
instance = comp, \vga_data8|hcnt[9] , vga_data8|hcnt[9], top, 1
instance = comp, \vga_data8|hcnt[6] , vga_data8|hcnt[6], top, 1
instance = comp, \vga_data8|Equal1~8 , vga_data8|Equal1~8, top, 1
instance = comp, \vga_data8|Add11~20 , vga_data8|Add11~20, top, 1
instance = comp, \vga_data8|hcnt~65 , vga_data8|hcnt~65, top, 1
instance = comp, \vga_data8|hcnt[10] , vga_data8|hcnt[10], top, 1
instance = comp, \vga_data8|Add11~22 , vga_data8|Add11~22, top, 1
instance = comp, \vga_data8|hcnt[11] , vga_data8|hcnt[11], top, 1
instance = comp, \vga_data8|Add11~26 , vga_data8|Add11~26, top, 1
instance = comp, \vga_data8|hcnt[13] , vga_data8|hcnt[13], top, 1
instance = comp, \vga_data8|Add11~28 , vga_data8|Add11~28, top, 1
instance = comp, \vga_data8|hcnt[14] , vga_data8|hcnt[14], top, 1
instance = comp, \vga_data8|Add11~30 , vga_data8|Add11~30, top, 1
instance = comp, \vga_data8|hcnt[15] , vga_data8|hcnt[15], top, 1
instance = comp, \vga_data8|Add11~32 , vga_data8|Add11~32, top, 1
instance = comp, \vga_data8|hcnt[16] , vga_data8|hcnt[16], top, 1
instance = comp, \vga_data8|Add11~34 , vga_data8|Add11~34, top, 1
instance = comp, \vga_data8|hcnt[17] , vga_data8|hcnt[17], top, 1
instance = comp, \vga_data8|Add11~36 , vga_data8|Add11~36, top, 1
instance = comp, \vga_data8|hcnt[18] , vga_data8|hcnt[18], top, 1
instance = comp, \vga_data8|Add11~38 , vga_data8|Add11~38, top, 1
instance = comp, \vga_data8|Add11~40 , vga_data8|Add11~40, top, 1
instance = comp, \vga_data8|hcnt[20] , vga_data8|hcnt[20], top, 1
instance = comp, \vga_data8|Add11~42 , vga_data8|Add11~42, top, 1
instance = comp, \vga_data8|Add11~44 , vga_data8|Add11~44, top, 1
instance = comp, \vga_data8|Add11~46 , vga_data8|Add11~46, top, 1
instance = comp, \vga_data8|hcnt[23] , vga_data8|hcnt[23], top, 1
instance = comp, \vga_data8|Add11~48 , vga_data8|Add11~48, top, 1
instance = comp, \vga_data8|Add11~50 , vga_data8|Add11~50, top, 1
instance = comp, \vga_data8|hcnt[25] , vga_data8|hcnt[25], top, 1
instance = comp, \vga_data8|Add11~52 , vga_data8|Add11~52, top, 1
instance = comp, \vga_data8|Add11~54 , vga_data8|Add11~54, top, 1
instance = comp, \vga_data8|hcnt[27] , vga_data8|hcnt[27], top, 1
instance = comp, \vga_data8|Add11~56 , vga_data8|Add11~56, top, 1
instance = comp, \vga_data8|Add11~58 , vga_data8|Add11~58, top, 1
instance = comp, \vga_data8|hcnt[29] , vga_data8|hcnt[29], top, 1
instance = comp, \vga_data8|Add11~60 , vga_data8|Add11~60, top, 1
instance = comp, \vga_data8|hcnt[30] , vga_data8|hcnt[30], top, 1
instance = comp, \vga_data8|Add11~62 , vga_data8|Add11~62, top, 1
instance = comp, \vga_data8|hcnt[31] , vga_data8|hcnt[31], top, 1
instance = comp, \vga_data8|Equal1~6 , vga_data8|Equal1~6, top, 1
instance = comp, \vga_data8|Equal1~11 , vga_data8|Equal1~11, top, 1
instance = comp, \vga_data8|hcnt~64 , vga_data8|hcnt~64, top, 1
instance = comp, \vga_data8|hcnt[5] , vga_data8|hcnt[5], top, 1
instance = comp, \vga_data8|LessThan3~0 , vga_data8|LessThan3~0, top, 1
instance = comp, \vga_data8|hcnt[3] , vga_data8|hcnt[3], top, 1
instance = comp, \vga_data8|Equal1~7 , vga_data8|Equal1~7, top, 1
instance = comp, \vga_data8|rgb30[9]~41 , vga_data8|rgb30[9]~41, top, 1
instance = comp, \vga_data8|rgb30[9]~42 , vga_data8|rgb30[9]~42, top, 1
instance = comp, \vga_data8|LessThan2~0 , vga_data8|LessThan2~0, top, 1
instance = comp, \vga_data8|rgb30[9]~43 , vga_data8|rgb30[9]~43, top, 1
instance = comp, \vga_data8|rgb30[9]~44 , vga_data8|rgb30[9]~44, top, 1
instance = comp, \clk~I , clk, top, 1
instance = comp, \pll|altpll_component|pll , pll|altpll_component|pll, top, 1
instance = comp, \pll|altpll_component|_clk0~clkctrl , pll|altpll_component|_clk0~clkctrl, top, 1
instance = comp, \vga_data8|Add10~0 , vga_data8|Add10~0, top, 1
instance = comp, \vga_data8|Add10~2 , vga_data8|Add10~2, top, 1
instance = comp, \vga_data8|vcnt[1] , vga_data8|vcnt[1], top, 1
instance = comp, \vga_data8|Add10~4 , vga_data8|Add10~4, top, 1
instance = comp, \vga_data8|Add10~6 , vga_data8|Add10~6, top, 1
instance = comp, \vga_data8|Add10~8 , vga_data8|Add10~8, top, 1
instance = comp, \vga_data8|vcnt~66 , vga_data8|vcnt~66, top, 1
instance = comp, \vga_data8|vcnt[4] , vga_data8|vcnt[4], top, 1
instance = comp, \vga_data8|Add10~10 , vga_data8|Add10~10, top, 1
instance = comp, \vga_data8|Add10~12 , vga_data8|Add10~12, top, 1
instance = comp, \vga_data8|vcnt~67 , vga_data8|vcnt~67, top, 1
instance = comp, \vga_data8|vcnt[6] , vga_data8|vcnt[6], top, 1
instance = comp, \vga_data8|Add10~14 , vga_data8|Add10~14, top, 1
instance = comp, \vga_data8|vcnt[7] , vga_data8|vcnt[7], top, 1
instance = comp, \vga_data8|Add10~16 , vga_data8|Add10~16, top, 1
instance = comp, \vga_data8|Add10~18 , vga_data8|Add10~18, top, 1
instance = comp, \vga_data8|vcnt~64 , vga_data8|vcnt~64, top, 1
instance = comp, \vga_data8|vcnt[9] , vga_data8|vcnt[9], top, 1
instance = comp, \vga_data8|Add10~22 , vga_data8|Add10~22, top, 1
instance = comp, \vga_data8|vcnt[11] , vga_data8|vcnt[11], top, 1
instance = comp, \vga_data8|Add10~24 , vga_data8|Add10~24, top, 1
instance = comp, \vga_data8|Add10~26 , vga_data8|Add10~26, top, 1
instance = comp, \vga_data8|vcnt[13] , vga_data8|vcnt[13], top, 1
instance = comp, \vga_data8|Add10~28 , vga_data8|Add10~28, top, 1
instance = comp, \vga_data8|vcnt[14] , vga_data8|vcnt[14], top, 1
instance = comp, \vga_data8|Add10~30 , vga_data8|Add10~30, top, 1
instance = comp, \vga_data8|vcnt[15] , vga_data8|vcnt[15], top, 1
instance = comp, \vga_data8|Add10~32 , vga_data8|Add10~32, top, 1
instance = comp, \vga_data8|vcnt[16] , vga_data8|vcnt[16], top, 1
instance = comp, \vga_data8|Add10~34 , vga_data8|Add10~34, top, 1
instance = comp, \vga_data8|vcnt[17] , vga_data8|vcnt[17], top, 1
instance = comp, \vga_data8|Add10~36 , vga_data8|Add10~36, top, 1
instance = comp, \vga_data8|vcnt[18] , vga_data8|vcnt[18], top, 1
instance = comp, \vga_data8|Add10~40 , vga_data8|Add10~40, top, 1
instance = comp, \vga_data8|vcnt[20] , vga_data8|vcnt[20], top, 1
instance = comp, \vga_data8|Add10~44 , vga_data8|Add10~44, top, 1
instance = comp, \vga_data8|vcnt[22] , vga_data8|vcnt[22], top, 1
instance = comp, \vga_data8|Add10~46 , vga_data8|Add10~46, top, 1
instance = comp, \vga_data8|vcnt[23] , vga_data8|vcnt[23], top, 1
instance = comp, \vga_data8|rgb30[9]~31 , vga_data8|rgb30[9]~31, top, 1
instance = comp, \vga_data8|vcnt[12] , vga_data8|vcnt[12], top, 1
instance = comp, \vga_data8|rgb30[9]~33 , vga_data8|rgb30[9]~33, top, 1
instance = comp, \vga_data8|Add10~48 , vga_data8|Add10~48, top, 1
instance = comp, \vga_data8|Add10~50 , vga_data8|Add10~50, top, 1
instance = comp, \vga_data8|vcnt[25] , vga_data8|vcnt[25], top, 1
instance = comp, \vga_data8|Add10~54 , vga_data8|Add10~54, top, 1
instance = comp, \vga_data8|vcnt[27] , vga_data8|vcnt[27], top, 1
instance = comp, \vga_data8|Add10~56 , vga_data8|Add10~56, top, 1
instance = comp, \vga_data8|Add10~58 , vga_data8|Add10~58, top, 1
instance = comp, \vga_data8|vcnt[29] , vga_data8|vcnt[29], top, 1
instance = comp, \vga_data8|vcnt[30] , vga_data8|vcnt[30], top, 1
instance = comp, \vga_data8|vcnt[28] , vga_data8|vcnt[28], top, 1
instance = comp, \vga_data8|rgb30[9]~30 , vga_data8|rgb30[9]~30, top, 1
instance = comp, \vga_data8|rgb30[9]~34 , vga_data8|rgb30[9]~34, top, 1
instance = comp, \vga_data8|vcnt[24] , vga_data8|vcnt[24], top, 1
instance = comp, \vga_data8|rgb30[9]~36 , vga_data8|rgb30[9]~36, top, 1
instance = comp, \vga_data8|vcnt[8] , vga_data8|vcnt[8], top, 1
instance = comp, \vga_data8|always0~2 , vga_data8|always0~2, top, 1
instance = comp, \vga_data8|vcnt[3] , vga_data8|vcnt[3], top, 1
instance = comp, \vga_data8|always0~3 , vga_data8|always0~3, top, 1
instance = comp, \vga_data8|vcnt~65 , vga_data8|vcnt~65, top, 1
instance = comp, \vga_data8|vcnt[2] , vga_data8|vcnt[2], top, 1
instance = comp, \vga_data8|vcnt[0] , vga_data8|vcnt[0], top, 1
instance = comp, \vga_data8|Add3~0 , vga_data8|Add3~0, top, 1
instance = comp, \vga_data8|Add6~1 , vga_data8|Add6~1, top, 1
instance = comp, \vga_data8|Add6~3 , vga_data8|Add6~3, top, 1
instance = comp, \vga_data8|Add6~5 , vga_data8|Add6~5, top, 1
instance = comp, \vga_data8|Add6~6 , vga_data8|Add6~6, top, 1
instance = comp, \vga_data8|Add6~8 , vga_data8|Add6~8, top, 1
instance = comp, \vga_data8|Add6~10 , vga_data8|Add6~10, top, 1
instance = comp, \vga_data8|Add6~12 , vga_data8|Add6~12, top, 1
instance = comp, \vga_data8|WideOr0~0 , vga_data8|WideOr0~0, top, 1
instance = comp, \vga_data8|addr_rom[0] , vga_data8|addr_rom[0], top, 1
instance = comp, \vga_data8|Add3~1 , vga_data8|Add3~1, top, 1
instance = comp, \vga_data8|addr_rom[1] , vga_data8|addr_rom[1], top, 1
instance = comp, \vga_data8|LessThan8~0 , vga_data8|LessThan8~0, top, 1
instance = comp, \vga_data8|Add3~2 , vga_data8|Add3~2, top, 1
instance = comp, \vga_data8|addr_rom[2] , vga_data8|addr_rom[2], top, 1
instance = comp, \vga_data8|vcnt~68 , vga_data8|vcnt~68, top, 1
instance = comp, \vga_data8|vcnt[5] , vga_data8|vcnt[5], top, 1
instance = comp, \vga_data8|Add4~0 , vga_data8|Add4~0, top, 1
instance = comp, \vga_data8|addr_rom[3] , vga_data8|addr_rom[3], top, 1
instance = comp, \vga_data8|Add8~3 , vga_data8|Add8~3, top, 1
instance = comp, \clock_controller_inst|Add4~0 , clock_controller_inst|Add4~0, top, 1
instance = comp, \clock_controller_inst|data[0] , clock_controller_inst|data[0], top, 1
instance = comp, \clock_controller_inst|Add4~2 , clock_controller_inst|Add4~2, top, 1
instance = comp, \clock_controller_inst|data[1] , clock_controller_inst|data[1], top, 1
instance = comp, \clock_controller_inst|Add4~4 , clock_controller_inst|Add4~4, top, 1
instance = comp, \clock_controller_inst|data~138 , clock_controller_inst|data~138, top, 1
instance = comp, \clock_controller_inst|data[2] , clock_controller_inst|data[2], top, 1
instance = comp, \clock_controller_inst|Add4~8 , clock_controller_inst|Add4~8, top, 1
instance = comp, \clock_controller_inst|data[4] , clock_controller_inst|data[4], top, 1
instance = comp, \clock_controller_inst|Add4~10 , clock_controller_inst|Add4~10, top, 1
instance = comp, \clock_controller_inst|data~137 , clock_controller_inst|data~137, top, 1
instance = comp, \clock_controller_inst|data[5] , clock_controller_inst|data[5], top, 1
instance = comp, \clock_controller_inst|Add4~12 , clock_controller_inst|Add4~12, top, 1
instance = comp, \clock_controller_inst|data~136 , clock_controller_inst|data~136, top, 1
instance = comp, \clock_controller_inst|data[6] , clock_controller_inst|data[6], top, 1
instance = comp, \clock_controller_inst|Add4~14 , clock_controller_inst|Add4~14, top, 1
instance = comp, \clock_controller_inst|data[7] , clock_controller_inst|data[7], top, 1
instance = comp, \clock_controller_inst|Equal3~0 , clock_controller_inst|Equal3~0, top, 1
instance = comp, \clock_controller_inst|Equal3~1 , clock_controller_inst|Equal3~1, top, 1
instance = comp, \clock_controller_inst|Equal3~2 , clock_controller_inst|Equal3~2, top, 1
instance = comp, \clock_controller_inst|Add3~0 , clock_controller_inst|Add3~0, top, 1
instance = comp, \clock_controller_inst|Add3~2 , clock_controller_inst|Add3~2, top, 1
instance = comp, \clock_controller_inst|Add4~16 , clock_controller_inst|Add4~16, top, 1
instance = comp, \clock_controller_inst|data~171 , clock_controller_inst|data~171, top, 1
instance = comp, \clock_controller_inst|data[8] , clock_controller_inst|data[8], top, 1
instance = comp, \clock_controller_inst|Add4~18 , clock_controller_inst|Add4~18, top, 1
instance = comp, \clock_controller_inst|data~167 , clock_controller_inst|data~167, top, 1
instance = comp, \clock_controller_inst|data[9] , clock_controller_inst|data[9], top, 1
instance = comp, \clock_controller_inst|Add4~20 , clock_controller_inst|Add4~20, top, 1
instance = comp, \clock_controller_inst|Add3~4 , clock_controller_inst|Add3~4, top, 1
instance = comp, \clock_controller_inst|data~166 , clock_controller_inst|data~166, top, 1
instance = comp, \clock_controller_inst|data[10] , clock_controller_inst|data[10], top, 1
instance = comp, \clock_controller_inst|Add3~6 , clock_controller_inst|Add3~6, top, 1
instance = comp, \clock_controller_inst|Add3~8 , clock_controller_inst|Add3~8, top, 1
instance = comp, \clock_controller_inst|Add4~22 , clock_controller_inst|Add4~22, top, 1
instance = comp, \clock_controller_inst|data~165 , clock_controller_inst|data~165, top, 1
instance = comp, \clock_controller_inst|data[11]~feeder , clock_controller_inst|data[11]~feeder, top, 1
instance = comp, \clock_controller_inst|data[11] , clock_controller_inst|data[11], top, 1
instance = comp, \clock_controller_inst|Add4~24 , clock_controller_inst|Add4~24, top, 1
instance = comp, \clock_controller_inst|data~164 , clock_controller_inst|data~164, top, 1
instance = comp, \clock_controller_inst|data[12] , clock_controller_inst|data[12], top, 1
instance = comp, \clock_controller_inst|Add3~10 , clock_controller_inst|Add3~10, top, 1
instance = comp, \clock_controller_inst|Add3~12 , clock_controller_inst|Add3~12, top, 1
instance = comp, \clock_controller_inst|Add4~26 , clock_controller_inst|Add4~26, top, 1
instance = comp, \clock_controller_inst|data~163 , clock_controller_inst|data~163, top, 1
instance = comp, \clock_controller_inst|data[13] , clock_controller_inst|data[13], top, 1
instance = comp, \clock_controller_inst|Add4~28 , clock_controller_inst|Add4~28, top, 1
instance = comp, \clock_controller_inst|data~162 , clock_controller_inst|data~162, top, 1
instance = comp, \clock_controller_inst|data[14] , clock_controller_inst|data[14], top, 1
instance = comp, \clock_controller_inst|Add3~14 , clock_controller_inst|Add3~14, top, 1
instance = comp, \clock_controller_inst|Add4~30 , clock_controller_inst|Add4~30, top, 1
instance = comp, \clock_controller_inst|data~161 , clock_controller_inst|data~161, top, 1
instance = comp, \clock_controller_inst|data[15] , clock_controller_inst|data[15], top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[17]~42, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[16]~48, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[15]~44, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[18]~46, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[23]~36, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[22]~37, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[21]~38, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[20]~34, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[28]~26, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~27, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[26]~23, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[25]~29, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[27]~120, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[33]~117, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[32]~121, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[31]~18, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|StageOut[30]~14, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , b2bcd_99_inst3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst3|Add0~0 , b2bcd_99_inst3|Add0~0, top, 1
instance = comp, \b2bcd_99_inst3|Add0~4 , b2bcd_99_inst3|Add0~4, top, 1
instance = comp, \b2bcd_99_inst3|dout[1]~0 , b2bcd_99_inst3|dout[1]~0, top, 1
instance = comp, \b2bcd_99_inst3|dout[2]~2 , b2bcd_99_inst3|dout[2]~2, top, 1
instance = comp, \b2bcd_99_inst3|dout[3]~4 , b2bcd_99_inst3|dout[3]~4, top, 1
instance = comp, \b2bcd_99_inst3|dout[4]~6 , b2bcd_99_inst3|dout[4]~6, top, 1
instance = comp, \vga_data8|Add8~0 , vga_data8|Add8~0, top, 1
instance = comp, \vga_data8|Add7~0 , vga_data8|Add7~0, top, 1
instance = comp, \vga_data8|Add6~14 , vga_data8|Add6~14, top, 1
instance = comp, \vga_data8|Add6~16 , vga_data8|Add6~16, top, 1
instance = comp, \vga_data8|Add8~1 , vga_data8|Add8~1, top, 1
instance = comp, \clock_controller_inst|Add4~32 , clock_controller_inst|Add4~32, top, 1
instance = comp, \clock_controller_inst|data[16]~128 , clock_controller_inst|data[16]~128, top, 1
instance = comp, \clock_controller_inst|Add2~0 , clock_controller_inst|Add2~0, top, 1
instance = comp, \clock_controller_inst|Equal0~3 , clock_controller_inst|Equal0~3, top, 1
instance = comp, \clock_controller_inst|Equal0~2 , clock_controller_inst|Equal0~2, top, 1
instance = comp, \clock_controller_inst|Equal0~4 , clock_controller_inst|Equal0~4, top, 1
instance = comp, \clock_controller_inst|data[16] , clock_controller_inst|data[16], top, 1
instance = comp, \clock_controller_inst|Add3~20 , clock_controller_inst|Add3~20, top, 1
instance = comp, \clock_controller_inst|Add4~34 , clock_controller_inst|Add4~34, top, 1
instance = comp, \clock_controller_inst|Add4~36 , clock_controller_inst|Add4~36, top, 1
instance = comp, \clock_controller_inst|data[18]~135 , clock_controller_inst|data[18]~135, top, 1
instance = comp, \clock_controller_inst|data[17]~129 , clock_controller_inst|data[17]~129, top, 1
instance = comp, \clock_controller_inst|Add2~2 , clock_controller_inst|Add2~2, top, 1
instance = comp, \clock_controller_inst|data[17] , clock_controller_inst|data[17], top, 1
instance = comp, \clock_controller_inst|Add2~4 , clock_controller_inst|Add2~4, top, 1
instance = comp, \clock_controller_inst|Equal0~1 , clock_controller_inst|Equal0~1, top, 1
instance = comp, \clock_controller_inst|Add4~44 , clock_controller_inst|Add4~44, top, 1
instance = comp, \clock_controller_inst|Add4~46 , clock_controller_inst|Add4~46, top, 1
instance = comp, \clock_controller_inst|data[23]~130 , clock_controller_inst|data[23]~130, top, 1
instance = comp, \clock_controller_inst|Add2~6 , clock_controller_inst|Add2~6, top, 1
instance = comp, \clock_controller_inst|Add2~8 , clock_controller_inst|Add2~8, top, 1
instance = comp, \clock_controller_inst|Add2~10 , clock_controller_inst|Add2~10, top, 1
instance = comp, \clock_controller_inst|Add2~12 , clock_controller_inst|Add2~12, top, 1
instance = comp, \clock_controller_inst|Add2~14 , clock_controller_inst|Add2~14, top, 1
instance = comp, \clock_controller_inst|data[23] , clock_controller_inst|data[23], top, 1
instance = comp, \clock_controller_inst|Equal0~0 , clock_controller_inst|Equal0~0, top, 1
instance = comp, \clock_controller_inst|Equal0~5 , clock_controller_inst|Equal0~5, top, 1
instance = comp, \clock_controller_inst|data[18] , clock_controller_inst|data[18], top, 1
instance = comp, \clock_controller_inst|Add3~22 , clock_controller_inst|Add3~22, top, 1
instance = comp, \clock_controller_inst|data[19]~134 , clock_controller_inst|data[19]~134, top, 1
instance = comp, \clock_controller_inst|data[19] , clock_controller_inst|data[19], top, 1
instance = comp, \clock_controller_inst|Add3~24 , clock_controller_inst|Add3~24, top, 1
instance = comp, \clock_controller_inst|Add4~40 , clock_controller_inst|Add4~40, top, 1
instance = comp, \clock_controller_inst|data[20]~133 , clock_controller_inst|data[20]~133, top, 1
instance = comp, \clock_controller_inst|data[20] , clock_controller_inst|data[20], top, 1
instance = comp, \clock_controller_inst|Add4~42 , clock_controller_inst|Add4~42, top, 1
instance = comp, \clock_controller_inst|data[21]~132 , clock_controller_inst|data[21]~132, top, 1
instance = comp, \clock_controller_inst|data[21] , clock_controller_inst|data[21], top, 1
instance = comp, \clock_controller_inst|data[22]~131 , clock_controller_inst|data[22]~131, top, 1
instance = comp, \clock_controller_inst|data[22] , clock_controller_inst|data[22], top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[18]~41, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[17]~42, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[16]~48, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[15]~44, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[23]~118, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[22]~119, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[21]~33, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[20]~34, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[27]~27, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[26]~23, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[25]~24, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[28]~26, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[33]~16, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[32]~121, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[31]~18, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|StageOut[30]~14, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , b2bcd_99_inst2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst2|Add0~2 , b2bcd_99_inst2|Add0~2, top, 1
instance = comp, \b2bcd_99_inst2|Add0~4 , b2bcd_99_inst2|Add0~4, top, 1
instance = comp, \b2bcd_99_inst2|dout[1]~0 , b2bcd_99_inst2|dout[1]~0, top, 1
instance = comp, \b2bcd_99_inst2|dout[2]~2 , b2bcd_99_inst2|dout[2]~2, top, 1
instance = comp, \b2bcd_99_inst2|dout[3]~4 , b2bcd_99_inst2|dout[3]~4, top, 1
instance = comp, \b2bcd_99_inst2|dout[4]~6 , b2bcd_99_inst2|dout[4]~6, top, 1
instance = comp, \clock_controller_inst|Add1~0 , clock_controller_inst|Add1~0, top, 1
instance = comp, \clock_controller_inst|Add3~32 , clock_controller_inst|Add3~32, top, 1
instance = comp, \clock_controller_inst|data[27]~139 , clock_controller_inst|data[27]~139, top, 1
instance = comp, \clock_controller_inst|data~169 , clock_controller_inst|data~169, top, 1
instance = comp, \clock_controller_inst|data~170 , clock_controller_inst|data~170, top, 1
instance = comp, \clock_controller_inst|data[24] , clock_controller_inst|data[24], top, 1
instance = comp, \clock_controller_inst|Add2~18 , clock_controller_inst|Add2~18, top, 1
instance = comp, \clock_controller_inst|data~158 , clock_controller_inst|data~158, top, 1
instance = comp, \clock_controller_inst|Add3~34 , clock_controller_inst|Add3~34, top, 1
instance = comp, \clock_controller_inst|data~159 , clock_controller_inst|data~159, top, 1
instance = comp, \clock_controller_inst|data~160 , clock_controller_inst|data~160, top, 1
instance = comp, \clock_controller_inst|data[25] , clock_controller_inst|data[25], top, 1
instance = comp, \clock_controller_inst|Add1~4 , clock_controller_inst|Add1~4, top, 1
instance = comp, \clock_controller_inst|Add3~36 , clock_controller_inst|Add3~36, top, 1
instance = comp, \clock_controller_inst|data~156 , clock_controller_inst|data~156, top, 1
instance = comp, \clock_controller_inst|data~157 , clock_controller_inst|data~157, top, 1
instance = comp, \clock_controller_inst|data[26] , clock_controller_inst|data[26], top, 1
instance = comp, \clock_controller_inst|Equal0~7 , clock_controller_inst|Equal0~7, top, 1
instance = comp, \clock_controller_inst|Add1~8 , clock_controller_inst|Add1~8, top, 1
instance = comp, \clock_controller_inst|Add3~38 , clock_controller_inst|Add3~38, top, 1
instance = comp, \clock_controller_inst|Add3~40 , clock_controller_inst|Add3~40, top, 1
instance = comp, \clock_controller_inst|data~150 , clock_controller_inst|data~150, top, 1
instance = comp, \clock_controller_inst|data~151 , clock_controller_inst|data~151, top, 1
instance = comp, \clock_controller_inst|data[28]~feeder , clock_controller_inst|data[28]~feeder, top, 1
instance = comp, \clock_controller_inst|data[28] , clock_controller_inst|data[28], top, 1
instance = comp, \clock_controller_inst|Add2~22 , clock_controller_inst|Add2~22, top, 1
instance = comp, \clock_controller_inst|data~152 , clock_controller_inst|data~152, top, 1
instance = comp, \clock_controller_inst|data~153 , clock_controller_inst|data~153, top, 1
instance = comp, \clock_controller_inst|data~154 , clock_controller_inst|data~154, top, 1
instance = comp, \clock_controller_inst|data[27] , clock_controller_inst|data[27], top, 1
instance = comp, \clock_controller_inst|Add4~58 , clock_controller_inst|Add4~58, top, 1
instance = comp, \clock_controller_inst|data~146 , clock_controller_inst|data~146, top, 1
instance = comp, \clock_controller_inst|Add1~10 , clock_controller_inst|Add1~10, top, 1
instance = comp, \clock_controller_inst|Add3~42 , clock_controller_inst|Add3~42, top, 1
instance = comp, \clock_controller_inst|data~147 , clock_controller_inst|data~147, top, 1
instance = comp, \clock_controller_inst|data~148 , clock_controller_inst|data~148, top, 1
instance = comp, \clock_controller_inst|data[29] , clock_controller_inst|data[29], top, 1
instance = comp, \clock_controller_inst|Add4~60 , clock_controller_inst|Add4~60, top, 1
instance = comp, \clock_controller_inst|data~143 , clock_controller_inst|data~143, top, 1
instance = comp, \clock_controller_inst|Add1~12 , clock_controller_inst|Add1~12, top, 1
instance = comp, \clock_controller_inst|Add3~44 , clock_controller_inst|Add3~44, top, 1
instance = comp, \clock_controller_inst|data~144 , clock_controller_inst|data~144, top, 1
instance = comp, \clock_controller_inst|Equal0~6 , clock_controller_inst|Equal0~6, top, 1
instance = comp, \clock_controller_inst|data~145 , clock_controller_inst|data~145, top, 1
instance = comp, \clock_controller_inst|data[30] , clock_controller_inst|data[30], top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[18]~46, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[17]~47, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[16]~48, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[15]~49, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[23]~118, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[22]~119, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[21]~33, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[20]~34, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[28]~26, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[27]~27, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[26]~23, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[25]~24, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[33]~16, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[32]~17, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[31]~18, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|StageOut[30]~19, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , b2bcd_99_inst1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst1|Add0~0 , b2bcd_99_inst1|Add0~0, top, 1
instance = comp, \b2bcd_99_inst1|dout[3]~4 , b2bcd_99_inst1|dout[3]~4, top, 1
instance = comp, \b2bcd_99_inst1|dout[4]~6 , b2bcd_99_inst1|dout[4]~6, top, 1
instance = comp, \vga_data8|Mux3~0 , vga_data8|Mux3~0, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[18]~41, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[17]~47, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[16]~43, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[15]~49, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[23]~36, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[22]~119, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[21]~38, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[20]~39, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[28]~116, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[27]~27, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[26]~28, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|StageOut[25]~24, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top, 1
instance = comp, \b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , b2bcd_99_inst4|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top, 1
instance = comp, \b2bcd_99_inst4|Add0~2 , b2bcd_99_inst4|Add0~2, top, 1
instance = comp, \b2bcd_99_inst4|Add0~4 , b2bcd_99_inst4|Add0~4, top, 1
instance = comp, \b2bcd_99_inst4|dout[1]~0 , b2bcd_99_inst4|dout[1]~0, top, 1
instance = comp, \b2bcd_99_inst4|dout[2]~2 , b2bcd_99_inst4|dout[2]~2, top, 1
instance = comp, \b2bcd_99_inst4|dout[3]~4 , b2bcd_99_inst4|dout[3]~4, top, 1
instance = comp, \b2bcd_99_inst4|dout[4]~6 , b2bcd_99_inst4|dout[4]~6, top, 1
instance = comp, \vga_data8|Mux3~1 , vga_data8|Mux3~1, top, 1
instance = comp, \vga_data8|Mux3~4 , vga_data8|Mux3~4, top, 1
instance = comp, \vga_data8|addr_rom[4] , vga_data8|addr_rom[4], top, 1
instance = comp, \vga_data8|Add8~2 , vga_data8|Add8~2, top, 1
instance = comp, \vga_data8|Mux2~2 , vga_data8|Mux2~2, top, 1
instance = comp, \vga_data8|Mux2~3 , vga_data8|Mux2~3, top, 1
instance = comp, \b2bcd_99_inst1|dout[5]~8 , b2bcd_99_inst1|dout[5]~8, top, 1
instance = comp, \b2bcd_99_inst2|dout[5]~8 , b2bcd_99_inst2|dout[5]~8, top, 1
instance = comp, \vga_data8|Mux2~0 , vga_data8|Mux2~0, top, 1
instance = comp, \b2bcd_99_inst4|Add0~6 , b2bcd_99_inst4|Add0~6, top, 1
instance = comp, \b2bcd_99_inst4|dout[5]~8 , b2bcd_99_inst4|dout[5]~8, top, 1
instance = comp, \vga_data8|Mux2~1 , vga_data8|Mux2~1, top, 1
instance = comp, \vga_data8|Mux2~4 , vga_data8|Mux2~4, top, 1
instance = comp, \vga_data8|addr_rom[5] , vga_data8|addr_rom[5], top, 1
instance = comp, \vga_data8|Mux1~2 , vga_data8|Mux1~2, top, 1
instance = comp, \vga_data8|Mux1~3 , vga_data8|Mux1~3, top, 1
instance = comp, \b2bcd_99_inst3|Add0~8 , b2bcd_99_inst3|Add0~8, top, 1
instance = comp, \b2bcd_99_inst3|dout[6]~10 , b2bcd_99_inst3|dout[6]~10, top, 1
instance = comp, \b2bcd_99_inst1|dout[6]~10 , b2bcd_99_inst1|dout[6]~10, top, 1
instance = comp, \b2bcd_99_inst2|Add0~8 , b2bcd_99_inst2|Add0~8, top, 1
instance = comp, \b2bcd_99_inst2|dout[6]~10 , b2bcd_99_inst2|dout[6]~10, top, 1
instance = comp, \vga_data8|Mux1~0 , vga_data8|Mux1~0, top, 1
instance = comp, \vga_data8|Mux1~1 , vga_data8|Mux1~1, top, 1
instance = comp, \vga_data8|Mux1~4 , vga_data8|Mux1~4, top, 1
instance = comp, \vga_data8|addr_rom[6] , vga_data8|addr_rom[6], top, 1
instance = comp, \vga_data8|Mux0~2 , vga_data8|Mux0~2, top, 1
instance = comp, \vga_data8|Mux0~3 , vga_data8|Mux0~3, top, 1
instance = comp, \clock_controller_inst|Add4~62 , clock_controller_inst|Add4~62, top, 1
instance = comp, \clock_controller_inst|data~140 , clock_controller_inst|data~140, top, 1
instance = comp, \clock_controller_inst|Add3~46 , clock_controller_inst|Add3~46, top, 1
instance = comp, \clock_controller_inst|Add1~14 , clock_controller_inst|Add1~14, top, 1
instance = comp, \clock_controller_inst|data~141 , clock_controller_inst|data~141, top, 1
instance = comp, \clock_controller_inst|data~142 , clock_controller_inst|data~142, top, 1
instance = comp, \clock_controller_inst|data[31] , clock_controller_inst|data[31], top, 1
instance = comp, \b2bcd_99_inst1|Add0~10 , b2bcd_99_inst1|Add0~10, top, 1
instance = comp, \b2bcd_99_inst1|dout[7]~12 , b2bcd_99_inst1|dout[7]~12, top, 1
instance = comp, \b2bcd_99_inst2|Add0~10 , b2bcd_99_inst2|Add0~10, top, 1
instance = comp, \b2bcd_99_inst2|dout[7]~12 , b2bcd_99_inst2|dout[7]~12, top, 1
instance = comp, \vga_data8|Mux0~0 , vga_data8|Mux0~0, top, 1
instance = comp, \b2bcd_99_inst4|Add0~8 , b2bcd_99_inst4|Add0~8, top, 1
instance = comp, \b2bcd_99_inst4|Add0~10 , b2bcd_99_inst4|Add0~10, top, 1
instance = comp, \b2bcd_99_inst4|dout[7]~12 , b2bcd_99_inst4|dout[7]~12, top, 1
instance = comp, \b2bcd_99_inst3|Add0~10 , b2bcd_99_inst3|Add0~10, top, 1
instance = comp, \b2bcd_99_inst3|dout[7]~12 , b2bcd_99_inst3|dout[7]~12, top, 1
instance = comp, \vga_data8|Mux0~1 , vga_data8|Mux0~1, top, 1
instance = comp, \vga_data8|Mux0~4 , vga_data8|Mux0~4, top, 1
instance = comp, \vga_data8|addr_rom[7] , vga_data8|addr_rom[7], top, 1
instance = comp, \vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0 , vga_data8|rom256_digits|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \vga_data8|Add0~1 , vga_data8|Add0~1, top, 1
instance = comp, \vga_data8|Add0~3 , vga_data8|Add0~3, top, 1
instance = comp, \vga_data8|Add0~4 , vga_data8|Add0~4, top, 1
instance = comp, \vga_data8|Add0~6 , vga_data8|Add0~6, top, 1
instance = comp, \vga_data8|Add0~8 , vga_data8|Add0~8, top, 1
instance = comp, \vga_data8|Add2~0 , vga_data8|Add2~0, top, 1
instance = comp, \vga_data8|Add2~1 , vga_data8|Add2~1, top, 1
instance = comp, \vga_data8|Add1~0 , vga_data8|Add1~0, top, 1
instance = comp, \vga_data8|Add2~2 , vga_data8|Add2~2, top, 1
instance = comp, \vga_data8|Add0~12 , vga_data8|Add0~12, top, 1
instance = comp, \vga_data8|Add2~3 , vga_data8|Add2~3, top, 1
instance = comp, \vga_data8|Add0~14 , vga_data8|Add0~14, top, 1
instance = comp, \vga_data8|Add2~4 , vga_data8|Add2~4, top, 1
instance = comp, \vga_data8|Mux4~3 , vga_data8|Mux4~3, top, 1
instance = comp, \vga_data8|Mux4~0 , vga_data8|Mux4~0, top, 1
instance = comp, \vga_data8|Mux4~1 , vga_data8|Mux4~1, top, 1
instance = comp, \vga_data8|Mux4~4 , vga_data8|Mux4~4, top, 1
instance = comp, \vga_data8|rgb30[20]~45 , vga_data8|rgb30[20]~45, top, 1
instance = comp, \vga_data8|hcnt[26] , vga_data8|hcnt[26], top, 1
instance = comp, \vga_data8|hcnt[28] , vga_data8|hcnt[28], top, 1
instance = comp, \vga_data8|Equal1~3 , vga_data8|Equal1~3, top, 1
instance = comp, \vga_data8|hcnt[24] , vga_data8|hcnt[24], top, 1
instance = comp, \vga_data8|hcnt[22] , vga_data8|hcnt[22], top, 1
instance = comp, \vga_data8|hcnt[21] , vga_data8|hcnt[21], top, 1
instance = comp, \vga_data8|Equal1~0 , vga_data8|Equal1~0, top, 1
instance = comp, \vga_data8|hcnt[19] , vga_data8|hcnt[19], top, 1
instance = comp, \vga_data8|Equal1~1 , vga_data8|Equal1~1, top, 1
instance = comp, \vga_data8|Equal1~4 , vga_data8|Equal1~4, top, 1
instance = comp, \vga_data8|Equal1~5 , vga_data8|Equal1~5, top, 1
instance = comp, \vga_data8|vblock~1 , vga_data8|vblock~1, top, 1
instance = comp, \vga_data8|rgb30[20]~46 , vga_data8|rgb30[20]~46, top, 1
instance = comp, \vga_data8|rgb30[20]~47 , vga_data8|rgb30[20]~47, top, 1
instance = comp, \vga_data8|rgb30[20]~48 , vga_data8|rgb30[20]~48, top, 1
instance = comp, \vga_data8|LessThan0~0 , vga_data8|LessThan0~0, top, 1
instance = comp, \vga_data8|LessThan1~0 , vga_data8|LessThan1~0, top, 1
instance = comp, \vga_data8|LessThan1~1 , vga_data8|LessThan1~1, top, 1
instance = comp, \r[0]~I , r[0], top, 1
instance = comp, \r[1]~I , r[1], top, 1
instance = comp, \r[2]~I , r[2], top, 1
instance = comp, \r[3]~I , r[3], top, 1
instance = comp, \r[4]~I , r[4], top, 1
instance = comp, \r[5]~I , r[5], top, 1
instance = comp, \r[6]~I , r[6], top, 1
instance = comp, \r[7]~I , r[7], top, 1
instance = comp, \r[8]~I , r[8], top, 1
instance = comp, \r[9]~I , r[9], top, 1
instance = comp, \g[0]~I , g[0], top, 1
instance = comp, \g[1]~I , g[1], top, 1
instance = comp, \g[2]~I , g[2], top, 1
instance = comp, \g[3]~I , g[3], top, 1
instance = comp, \g[4]~I , g[4], top, 1
instance = comp, \g[5]~I , g[5], top, 1
instance = comp, \g[6]~I , g[6], top, 1
instance = comp, \g[7]~I , g[7], top, 1
instance = comp, \g[8]~I , g[8], top, 1
instance = comp, \g[9]~I , g[9], top, 1
instance = comp, \b[0]~I , b[0], top, 1
instance = comp, \b[1]~I , b[1], top, 1
instance = comp, \b[2]~I , b[2], top, 1
instance = comp, \b[3]~I , b[3], top, 1
instance = comp, \b[4]~I , b[4], top, 1
instance = comp, \b[5]~I , b[5], top, 1
instance = comp, \b[6]~I , b[6], top, 1
instance = comp, \b[7]~I , b[7], top, 1
instance = comp, \b[8]~I , b[8], top, 1
instance = comp, \b[9]~I , b[9], top, 1
instance = comp, \hsync~I , hsync, top, 1
instance = comp, \vsync~I , vsync, top, 1
instance = comp, \VGA_CLK~I , VGA_CLK, top, 1
instance = comp, \VGA_BLANK~I , VGA_BLANK, top, 1
instance = comp, \VGA_SYNC~I , VGA_SYNC, top, 1
