# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../Test_Makeup/Q1/xorr.vhd"
vhdl xil_defaultlib  "../../../../../Test_Makeup/Q1/xor_sim.vhd"

# Do not sort compile order
nosort
