// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "09/28/2020 14:49:38"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module exp_five_timer (
	clk,
	en,
	stop,
	clear,
	endone,
	seg0,
	seg1);
input 	clk;
input 	en;
input 	stop;
input 	clear;
output 	endone;
output 	[6:0] seg0;
output 	[6:0] seg1;

// Design Ports Information
// endone	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stop	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Add0~41_sumout ;
wire \Add0~50 ;
wire \Add0~93_sumout ;
wire \count_clk[3]~DUPLICATE_q ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \count_clk[4]~DUPLICATE_q ;
wire \Add0~98 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \count_clk[13]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \count_clk[16]~DUPLICATE_q ;
wire \Add0~62 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \count_clk[20]~DUPLICATE_q ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~1_sumout ;
wire \count_clk[24]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~89_sumout ;
wire \Equal0~3_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \count_clk[0]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \count_clk[1]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Equal0~1_combout ;
wire \clk_1s~0_combout ;
wire \clk_1s~q ;
wire \en~input_o ;
wire \clear~input_o ;
wire \counter~6_combout ;
wire \stop~input_o ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~38_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \counter~9_combout ;
wire \Add1~21_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~12_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~30 ;
wire \Mod0|auto_generated|divider|divider|op_8~22 ;
wire \Mod0|auto_generated|divider|divider|op_8~18 ;
wire \Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \counter~13_combout ;
wire \Add1~6 ;
wire \Add1~17_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~14 ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ;
wire \counter~7_combout ;
wire \Add1~18 ;
wire \Add1~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \counter~8_combout ;
wire \Add1~2 ;
wire \Add1~25_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~34_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~29_sumout ;
wire \counter~10_combout ;
wire \Add1~22 ;
wire \Add1~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \counter~11_combout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \counter~12_combout ;
wire \endone~0_combout ;
wire \endone~1_combout ;
wire \endone~reg0_q ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_4~6 ;
wire \Mod1|auto_generated|divider|divider|op_4~18 ;
wire \Mod1|auto_generated|divider|divider|op_4~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~22 ;
wire \Mod1|auto_generated|divider|divider|op_4~10 ;
wire \Mod1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \counter~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~9_sumout ;
wire \counter~4_combout ;
wire \counter~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~17_sumout ;
wire \counter~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~22 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \counter~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~26 ;
wire \Mod1|auto_generated|divider|divider|op_6~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \counter~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~14 ;
wire \Mod1|auto_generated|divider|divider|op_7~10 ;
wire \Mod1|auto_generated|divider|divider|op_7~18 ;
wire \Mod1|auto_generated|divider|divider|op_7~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \LessThan0~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ;
wire \seg0~0_combout ;
wire \seg0[1]~1_combout ;
wire \seg0[0]~reg0_q ;
wire \seg0~2_combout ;
wire \seg0[1]~reg0_q ;
wire \seg0~3_combout ;
wire \seg0[2]~reg0_q ;
wire \seg0~4_combout ;
wire \seg0[3]~reg0_q ;
wire \seg0~5_combout ;
wire \seg0[4]~reg0_q ;
wire \seg0~6_combout ;
wire \seg0[5]~reg0_q ;
wire \seg0~7_combout ;
wire \seg0[6]~reg0_q ;
wire \Add2~34_cout ;
wire \Add2~30 ;
wire \Add2~26 ;
wire \Add2~22 ;
wire \Add2~18 ;
wire \Add2~14 ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \Add2~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~10 ;
wire \Div0|auto_generated|divider|divider|op_19~11 ;
wire \Div0|auto_generated|divider|divider|op_19~6 ;
wire \Div0|auto_generated|divider|divider|op_19~7 ;
wire \Div0|auto_generated|divider|divider|op_19~18 ;
wire \Div0|auto_generated|divider|divider|op_19~19 ;
wire \Div0|auto_generated|divider|divider|op_19~14 ;
wire \Div0|auto_generated|divider|divider|op_19~15 ;
wire \Div0|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_19~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~16_combout ;
wire \Add2~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~22_cout ;
wire \Div0|auto_generated|divider|divider|op_20~14 ;
wire \Div0|auto_generated|divider|divider|op_20~10 ;
wire \Div0|auto_generated|divider|divider|op_20~6 ;
wire \Div0|auto_generated|divider|divider|op_20~26 ;
wire \Div0|auto_generated|divider|divider|op_20~18_cout ;
wire \Div0|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~13_sumout ;
wire \Add2~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~26_cout ;
wire \Div0|auto_generated|divider|divider|op_21~18 ;
wire \Div0|auto_generated|divider|divider|op_21~14 ;
wire \Div0|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_20~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~10 ;
wire \Div0|auto_generated|divider|divider|op_21~6 ;
wire \Div0|auto_generated|divider|divider|op_21~22_cout ;
wire \Div0|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[130]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~17_sumout ;
wire \Add2~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~26_cout ;
wire \Div0|auto_generated|divider|divider|op_22~22 ;
wire \Div0|auto_generated|divider|divider|op_22~18 ;
wire \Div0|auto_generated|divider|divider|op_22~14 ;
wire \Div0|auto_generated|divider|divider|op_22~10 ;
wire \Div0|auto_generated|divider|divider|op_22~6_cout ;
wire \Div0|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[135]~12_combout ;
wire \Div0|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~21_sumout ;
wire \Add2~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~26_cout ;
wire \Div0|auto_generated|divider|divider|op_23~22 ;
wire \Div0|auto_generated|divider|divider|op_23~18 ;
wire \Div0|auto_generated|divider|divider|op_23~14 ;
wire \Div0|auto_generated|divider|divider|op_23~10 ;
wire \Div0|auto_generated|divider|divider|op_23~6_cout ;
wire \Div0|auto_generated|divider|divider|op_23~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[141]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~21_sumout ;
wire \Add2~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~26_cout ;
wire \Div0|auto_generated|divider|divider|op_25~22 ;
wire \Div0|auto_generated|divider|divider|op_25~18 ;
wire \Div0|auto_generated|divider|divider|op_25~14 ;
wire \Div0|auto_generated|divider|divider|op_25~10 ;
wire \Div0|auto_generated|divider|divider|op_25~6_cout ;
wire \Div0|auto_generated|divider|divider|op_25~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[146]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~21_sumout ;
wire \Add2~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_26~26_cout ;
wire \Div0|auto_generated|divider|divider|op_26~22_cout ;
wire \Div0|auto_generated|divider|divider|op_26~18_cout ;
wire \Div0|auto_generated|divider|divider|op_26~14_cout ;
wire \Div0|auto_generated|divider|divider|op_26~10_cout ;
wire \Div0|auto_generated|divider|divider|op_26~6_cout ;
wire \Div0|auto_generated|divider|divider|op_26~1_sumout ;
wire \seg1~0_combout ;
wire \seg1[5]~1_combout ;
wire \seg1[0]~reg0_q ;
wire \seg1~2_combout ;
wire \seg1[1]~reg0_q ;
wire \seg1~3_combout ;
wire \seg1[2]~reg0_q ;
wire \seg1~4_combout ;
wire \seg1[3]~reg0_q ;
wire \seg1~5_combout ;
wire \seg1[4]~reg0_q ;
wire \seg1~6_combout ;
wire \seg1[5]~reg0_q ;
wire \seg1~7_combout ;
wire \seg1[6]~reg0_q ;
wire [24:0] count_clk;
wire [6:0] counter;


// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \endone~output (
	.i(\endone~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(endone),
	.obar());
// synopsys translate_off
defparam \endone~output .bus_hold = "false";
defparam \endone~output .open_drain_output = "false";
defparam \endone~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \seg0[0]~output (
	.i(\seg0[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \seg0[1]~output (
	.i(\seg0[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \seg0[2]~output (
	.i(\seg0[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \seg0[3]~output (
	.i(\seg0[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \seg0[4]~output (
	.i(\seg0[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \seg0[5]~output (
	.i(\seg0[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \seg0[6]~output (
	.i(\seg0[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \seg1[0]~output (
	.i(\seg1[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \seg1[1]~output (
	.i(\seg1[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \seg1[2]~output (
	.i(\seg1[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \seg1[3]~output (
	.i(\seg1[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \seg1[4]~output (
	.i(\seg1[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \seg1[5]~output (
	.i(\seg1[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \seg1[6]~output (
	.i(\seg1[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \count_clk[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~42  = CARRY(( \count_clk[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( count_clk[2] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( count_clk[2] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!count_clk[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \count_clk[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~94  = CARRY(( \count_clk[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_clk[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N40
dffeas \count_clk[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[3]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \count_clk[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \count_clk[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_clk[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N43
dffeas \count_clk[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[4]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N45
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count_clk[5] ) + ( GND ) + ( \Add0~98  ))
// \Add0~30  = CARRY(( count_clk[5] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(!count_clk[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N47
dffeas \count_clk[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[5] .is_wysiwyg = "true";
defparam \count_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( count_clk[6] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( count_clk[6] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_clk[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N49
dffeas \count_clk[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[6] .is_wysiwyg = "true";
defparam \count_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N51
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( count_clk[7] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( count_clk[7] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!count_clk[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N53
dffeas \count_clk[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[7] .is_wysiwyg = "true";
defparam \count_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( count_clk[8] ) + ( GND ) + ( \Add0~38  ))
// \Add0~54  = CARRY(( count_clk[8] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!count_clk[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \count_clk[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[8] .is_wysiwyg = "true";
defparam \count_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( count_clk[9] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( count_clk[9] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!count_clk[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N59
dffeas \count_clk[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[9] .is_wysiwyg = "true";
defparam \count_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( count_clk[10] ) + ( GND ) + ( \Add0~58  ))
// \Add0~86  = CARRY(( count_clk[10] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_clk[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N1
dffeas \count_clk[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[10] .is_wysiwyg = "true";
defparam \count_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( count_clk[11] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( count_clk[11] ) + ( GND ) + ( \Add0~86  ))

	.dataa(!count_clk[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N5
dffeas \count_clk[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[11] .is_wysiwyg = "true";
defparam \count_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( count_clk[12] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( count_clk[12] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count_clk[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \count_clk[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[12] .is_wysiwyg = "true";
defparam \count_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \count_clk[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( \count_clk[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_clk[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N23
dffeas \count_clk[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[13]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( count_clk[14] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( count_clk[14] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!count_clk[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \count_clk[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[14] .is_wysiwyg = "true";
defparam \count_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( count_clk[15] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( count_clk[15] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_clk[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \count_clk[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[15] .is_wysiwyg = "true";
defparam \count_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \count_clk[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( \count_clk[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \count_clk[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[16]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count_clk[17] ) + ( GND ) + ( \Add0~62  ))
// \Add0~6  = CARRY(( count_clk[17] ) + ( GND ) + ( \Add0~62  ))

	.dataa(!count_clk[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N23
dffeas \count_clk[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[17] .is_wysiwyg = "true";
defparam \count_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count_clk[18] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( count_clk[18] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!count_clk[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N25
dffeas \count_clk[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[18] .is_wysiwyg = "true";
defparam \count_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count_clk[19] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( count_clk[19] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_clk[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N28
dffeas \count_clk[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[19] .is_wysiwyg = "true";
defparam \count_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \count_clk[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \count_clk[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count_clk[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \count_clk[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[20]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count_clk[21] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( count_clk[21] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!count_clk[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \count_clk[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[21] .is_wysiwyg = "true";
defparam \count_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count_clk[22] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( count_clk[22] ) + ( GND ) + ( \Add0~22  ))

	.dataa(!count_clk[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \count_clk[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[22] .is_wysiwyg = "true";
defparam \count_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count_clk[23] ) + ( GND ) + ( \Add0~26  ))
// \Add0~2  = CARRY(( count_clk[23] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count_clk[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \count_clk[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[23] .is_wysiwyg = "true";
defparam \count_clk[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \count_clk[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[4] .is_wysiwyg = "true";
defparam \count_clk[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N41
dffeas \count_clk[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[3] .is_wysiwyg = "true";
defparam \count_clk[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N43
dffeas \count_clk[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[24]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \count_clk[24]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count_clk[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N44
dffeas \count_clk[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[24] .is_wysiwyg = "true";
defparam \count_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( count_clk[24] & ( count_clk[11] & ( (count_clk[12] & (!count_clk[4] & (!count_clk[3] & !count_clk[10]))) ) ) )

	.dataa(!count_clk[12]),
	.datab(!count_clk[4]),
	.datac(!count_clk[3]),
	.datad(!count_clk[10]),
	.datae(!count_clk[24]),
	.dataf(!count_clk[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000000004000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \count_clk[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[13] .is_wysiwyg = "true";
defparam \count_clk[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \count_clk[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[16] .is_wysiwyg = "true";
defparam \count_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !count_clk[15] & ( count_clk[14] & ( (!count_clk[8] & (count_clk[13] & (count_clk[16] & !count_clk[9]))) ) ) )

	.dataa(!count_clk[8]),
	.datab(!count_clk[13]),
	.datac(!count_clk[16]),
	.datad(!count_clk[9]),
	.datae(!count_clk[15]),
	.dataf(!count_clk[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000002000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \count_clk[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[20] .is_wysiwyg = "true";
defparam \count_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( count_clk[22] & ( count_clk[19] & ( (!count_clk[17] & (count_clk[20] & (count_clk[21] & count_clk[18]))) ) ) )

	.dataa(!count_clk[17]),
	.datab(!count_clk[20]),
	.datac(!count_clk[21]),
	.datad(!count_clk[18]),
	.datae(!count_clk[22]),
	.dataf(!count_clk[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000002;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \Equal0~0_combout  & ( (\Equal0~1_combout  & (!count_clk[23] & (\Equal0~3_combout  & \Equal0~2_combout ))) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!count_clk[23]),
	.datac(!\Equal0~3_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000400000004;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \count_clk[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[0]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \count_clk[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \count_clk[1]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(!\count_clk[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \count_clk[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count_clk[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[1]~DUPLICATE .is_wysiwyg = "true";
defparam \count_clk[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \count_clk[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[2] .is_wysiwyg = "true";
defparam \count_clk[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N32
dffeas \count_clk[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[0] .is_wysiwyg = "true";
defparam \count_clk[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N34
dffeas \count_clk[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_clk[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count_clk[1] .is_wysiwyg = "true";
defparam \count_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( count_clk[6] & ( !count_clk[1] & ( (!count_clk[2] & (!count_clk[5] & (!count_clk[7] & !count_clk[0]))) ) ) )

	.dataa(!count_clk[2]),
	.datab(!count_clk[5]),
	.datac(!count_clk[7]),
	.datad(!count_clk[0]),
	.datae(!count_clk[6]),
	.dataf(!count_clk[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000800000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \clk_1s~0 (
// Equation(s):
// \clk_1s~0_combout  = ( \Equal0~0_combout  & ( \clk_1s~q  & ( (!\Equal0~1_combout ) # (((!\Equal0~3_combout ) # (!\Equal0~2_combout )) # (count_clk[23])) ) ) ) # ( !\Equal0~0_combout  & ( \clk_1s~q  ) ) # ( \Equal0~0_combout  & ( !\clk_1s~q  & ( 
// (\Equal0~1_combout  & (!count_clk[23] & (\Equal0~3_combout  & \Equal0~2_combout ))) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!count_clk[23]),
	.datac(!\Equal0~3_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\clk_1s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_1s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_1s~0 .extended_lut = "off";
defparam \clk_1s~0 .lut_mask = 64'h00000004FFFFFFFB;
defparam \clk_1s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N11
dffeas clk_1s(
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clk_1s~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1s~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_1s.is_wysiwyg = "true";
defparam clk_1s.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N15
cyclonev_lcell_comb \counter~6 (
// Equation(s):
// \counter~6_combout  = ( !\clear~input_o  & ( \en~input_o  ) )

	.dataa(!\en~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clear~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~6 .extended_lut = "off";
defparam \counter~6 .lut_mask = 64'h5555000055550000;
defparam \counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \stop~input (
	.i(stop),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stop~input_o ));
// synopsys translate_off
defparam \stop~input .bus_hold = "false";
defparam \stop~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( counter[3] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!counter[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( counter[4] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !counter[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !counter[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \counter~9 (
// Equation(s):
// \counter~9_combout  = ( counter[0] & ( \stop~input_o  & ( (!\clear~input_o  & \en~input_o ) ) ) ) # ( counter[0] & ( !\stop~input_o  & ( (\Mod0|auto_generated|divider|divider|op_8~5_sumout  & (!\clear~input_o  & 
// (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & \en~input_o ))) ) ) ) # ( !counter[0] & ( !\stop~input_o  & ( (!\clear~input_o  & (\en~input_o  & ((\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_8~5_sumout )))) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datab(!\clear~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\en~input_o ),
	.datae(!counter[0]),
	.dataf(!\stop~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~9 .extended_lut = "off";
defparam \counter~9 .lut_mask = 64'h004C0040000000CC;
defparam \counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N59
dffeas \counter[0] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( counter[0] ) + ( counter[1] ) + ( !VCC ))
// \Add1~22  = CARRY(( counter[0] ) + ( counter[1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!counter[1]),
	.datac(gnd),
	.datad(!counter[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout  = SUM(( \Add1~21_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26  = CARRY(( \Add1~21_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout  = SUM(( !\Add1~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18  = CARRY(( !\Add1~13_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19  = SHARE(\Add1~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~26 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~27 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  = SUM(( \Add1~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  = CARRY(( \Add1~9_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(!\Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .lut_mask = 64'h0000000000003333;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout  = SUM(( !\Add1~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10  = CARRY(( !\Add1~5_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11  = SHARE(\Add1~5_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  = SUM(( !\Add1~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  = CARRY(( !\Add1~17_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  = SHARE(\Add1~17_sumout )

	.dataa(gnd),
	.datab(!\Add1~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .lut_mask = 64'h000033330000CCCC;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout  = SUM(( \Add1~1_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2  = CARRY(( \Add1~1_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout  = SUM(( \Add1~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  = CARRY(( \Add1~25_sumout  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2  ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~2 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~3 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  ) + ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~2_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~5_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( 
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  = ( \Add1~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~11_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~12_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Add1~21_sumout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Add1~21_sumout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000005353;
defparam \Mod0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[49]~12_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~11_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))
// \Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[49]~12_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~11_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[49]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Add1~9_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))
// \Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Add1~9_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Add1~9_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h00000000000005F5;
defparam \Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18  ))
// \Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000000FFF;
defparam \Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \counter~13 (
// Equation(s):
// \counter~13_combout  = ( \counter~6_combout  & ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\stop~input_o  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout )))) # 
// (\stop~input_o  & (counter[4])) ) ) ) # ( \counter~6_combout  & ( !\Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\stop~input_o  & (((\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout  & 
// \Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\stop~input_o  & (counter[4])) ) ) )

	.dataa(!\stop~input_o ),
	.datab(!counter[4]),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\counter~6_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~13 .extended_lut = "off";
defparam \counter~13 .lut_mask = 64'h0000111B0000BB1B;
defparam \counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N29
dffeas \counter[4] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add1~6  ))
// \Add1~18  = CARRY(( counter[5] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Add1~17_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Add1~17_sumout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Add1~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~17_sumout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~17_sumout  ) ) ) # ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~17_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~5 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \counter~7 (
// Equation(s):
// \counter~7_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  & ( \stop~input_o  & ( (\counter~6_combout  & counter[5]) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  & ( \stop~input_o  & ( 
// (\counter~6_combout  & counter[5]) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  & ( !\stop~input_o  & ( (\counter~6_combout  & ((\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_8~25_sumout ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  & ( !\stop~input_o  & ( (\counter~6_combout  & (\Mod0|auto_generated|divider|divider|op_8~25_sumout  & 
// !\Mod0|auto_generated|divider|divider|op_8~1_sumout )) ) ) )

	.dataa(!\counter~6_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!counter[5]),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.dataf(!\stop~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~7 .extended_lut = "off";
defparam \counter~7 .lut_mask = 64'h1010151500550055;
defparam \counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \counter[5] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add1~18  ))
// \Add1~2  = CARRY(( counter[6] ) + ( GND ) + ( \Add1~18  ))

	.dataa(!counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~1_combout  = ( \Add1~1_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout ) ) ) # ( 
// !\Add1~1_sumout  & ( (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~1 .lut_mask = 64'h303030303F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~8_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .lut_mask = 64'h3333333300000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[53]~8_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00005F5F;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \counter~8 (
// Equation(s):
// \counter~8_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\counter~6_combout  & ((!\stop~input_o  & (\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout )) # 
// (\stop~input_o  & ((counter[6]))))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\counter~6_combout  & ((!\stop~input_o ) # (counter[6]))) ) ) ) # ( 
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\counter~6_combout  & ((!\stop~input_o  & (\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout )) # (\stop~input_o  & 
// ((counter[6]))))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (counter[6] & (\counter~6_combout  & \stop~input_o )) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ),
	.datab(!counter[6]),
	.datac(!\counter~6_combout ),
	.datad(!\stop~input_o ),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~8 .extended_lut = "off";
defparam \counter~8 .lut_mask = 64'h000305030F030503;
defparam \counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N26
dffeas \counter[6] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( GND ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00000000;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & (\Add1~25_sumout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Add1~25_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h00000000000005F5;
defparam \Mod0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~6_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~21_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( 
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~25_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \counter~10 (
// Equation(s):
// \counter~10_combout  = ( \counter~6_combout  & ( \stop~input_o  & ( counter[1] ) ) ) # ( \counter~6_combout  & ( !\stop~input_o  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~29_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout )) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout ),
	.datac(!counter[1]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(!\counter~6_combout ),
	.dataf(!\stop~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~10 .extended_lut = "off";
defparam \counter~10 .lut_mask = 64'h000011BB00000F0F;
defparam \counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N11
dffeas \counter[1] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add1~22  ))
// \Add1~14  = CARRY(( counter[2] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~4_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~13_sumout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Add1~13_sumout  ) ) ) # ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~17_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~4 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \counter~11 (
// Equation(s):
// \counter~11_combout  = ( counter[2] & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\counter~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ) # (\stop~input_o ))) ) ) ) # ( !counter[2] & ( 
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\counter~6_combout  & (!\stop~input_o  & \Mod0|auto_generated|divider|divider|StageOut[58]~4_combout )) ) ) ) # ( counter[2] & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// (\counter~6_combout  & ((\Mod0|auto_generated|divider|divider|op_8~21_sumout ) # (\stop~input_o ))) ) ) ) # ( !counter[2] & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\counter~6_combout  & (!\stop~input_o  & 
// \Mod0|auto_generated|divider|divider|op_8~21_sumout )) ) ) )

	.dataa(!\counter~6_combout ),
	.datab(!\stop~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(!counter[2]),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~11 .extended_lut = "off";
defparam \counter~11 .lut_mask = 64'h0044115504041515;
defparam \counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N5
dffeas \counter[2] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~3_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  & ( \Add1~9_sumout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  ) ) # ( \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  & ( \Add1~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~5_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~3 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \counter~12 (
// Equation(s):
// \counter~12_combout  = ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( \stop~input_o  & ( (\counter~6_combout  & counter[3]) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( \stop~input_o  & ( (\counter~6_combout  & 
// counter[3]) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( !\stop~input_o  & ( (\counter~6_combout  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ))) ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( !\stop~input_o  & ( (\counter~6_combout  & (\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout )) ) ) )

	.dataa(!\counter~6_combout ),
	.datab(!counter[3]),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.dataf(!\stop~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~12 .extended_lut = "off";
defparam \counter~12 .lut_mask = 64'h0005550511111111;
defparam \counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N17
dffeas \counter[3] (
	.clk(\clk_1s~q ),
	.d(gnd),
	.asdata(\counter~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \endone~0 (
// Equation(s):
// \endone~0_combout  = ( counter[1] & ( !counter[4] & ( (!counter[3] & (counter[0] & !counter[2])) ) ) )

	.dataa(!counter[3]),
	.datab(!counter[0]),
	.datac(!counter[2]),
	.datad(gnd),
	.datae(!counter[1]),
	.dataf(!counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\endone~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \endone~0 .extended_lut = "off";
defparam \endone~0 .lut_mask = 64'h0000202000000000;
defparam \endone~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \endone~1 (
// Equation(s):
// \endone~1_combout  = ( !\clear~input_o  & ( counter[5] & ( (\endone~0_combout  & (counter[6] & !\stop~input_o )) ) ) )

	.dataa(!\endone~0_combout ),
	.datab(!counter[6]),
	.datac(!\stop~input_o ),
	.datad(gnd),
	.datae(!\clear~input_o ),
	.dataf(!counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\endone~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \endone~1 .extended_lut = "off";
defparam \endone~1 .lut_mask = 64'h0000000010100000;
defparam \endone~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N13
dffeas \endone~reg0 (
	.clk(\clk_1s~q ),
	.d(\endone~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\endone~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \endone~reg0 .is_wysiwyg = "true";
defparam \endone~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~0_combout  = ( !counter[0] & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( counter[0] & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  ) ) ) # ( !counter[0] & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(!counter[0]),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~0 .lut_mask = 64'h00FF00FFFFFF0000;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( VCC ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ))) # (\stop~input_o  & (counter[0])))) ) + ( 
// \Mod1|auto_generated|divider|divider|op_7~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( VCC ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ))) # (\stop~input_o  & (counter[0])))) ) + ( 
// \Mod1|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000FB730000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~18_combout  = ( \Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .lut_mask = 64'h00550055FF55FF55;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~17_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[60]~2_combout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~17 .lut_mask = 64'h00FF00FF55555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~15_combout  = ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~15 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ))) # (\stop~input_o  & (counter[3])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_4~6  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ))) # (\stop~input_o  & (counter[3])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[3]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000000000048C;
defparam \Mod1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ))) # (\stop~input_o  & (counter[4])))) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~6  ))
// \Mod1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ))) # (\stop~input_o  & (counter[4])))) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[4]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF0000048C;
defparam \Mod1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ))) # (\stop~input_o  & (counter[5])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~18  ))
// \Mod1|auto_generated|divider|divider|op_4~22  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ))) # (\stop~input_o  & (counter[5])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[5]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000000000048C;
defparam \Mod1|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~16_combout  = ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~16 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ))) # (\stop~input_o  & (counter[6])))) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~22  ))
// \Mod1|auto_generated|divider|divider|op_4~10  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ))) # (\stop~input_o  & (counter[6])))) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[6]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF0000048C;
defparam \Mod1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~10_combout  = ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_4~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\stop~input_o  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout )))) # (\stop~input_o  & 
// (counter[6])) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\stop~input_o  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\stop~input_o  & (counter[6])) ) 
// )

	.dataa(!counter[6]),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[62]~1_combout ),
	.datac(!\stop~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~0 .extended_lut = "off";
defparam \counter~0 .lut_mask = 64'h05350535F535F535;
defparam \counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \counter~4 (
// Equation(s):
// \counter~4_combout  = ( \Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\stop~input_o  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout )))) # (\stop~input_o  & 
// (((counter[5])))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~25_sumout  & ( (!\stop~input_o  & (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout )))) # (\stop~input_o  & 
// (((counter[5])))) ) )

	.dataa(!\stop~input_o ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!counter[5]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~4 .extended_lut = "off";
defparam \counter~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \counter~1 (
// Equation(s):
// \counter~1_combout  = ( \Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\stop~input_o  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout )) # (\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ))) # (\stop~input_o  & 
// (((counter[4])))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\stop~input_o  & (\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout  & ((\Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\stop~input_o  & 
// (((counter[4])))) ) )

	.dataa(!\stop~input_o ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[60]~2_combout ),
	.datac(!counter[4]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~1 .extended_lut = "off";
defparam \counter~1 .lut_mask = 64'h05270527AF27AF27;
defparam \counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \counter~2 (
// Equation(s):
// \counter~2_combout  = ( \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ))) # (\stop~input_o  & (counter[3])) 
// ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ))) # (\stop~input_o  & (counter[3])) ) ) ) # ( 
// \Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\stop~input_o ) # (counter[3]) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (counter[3] & \stop~input_o ) ) ) )

	.dataa(!counter[3]),
	.datab(!\stop~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[59]~3_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~2 .extended_lut = "off";
defparam \counter~2 .lut_mask = 64'h1111DDDD1D1D1D1D;
defparam \counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ))) # (\stop~input_o  & (counter[2])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_5~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ))) # (\stop~input_o  & (counter[2])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(!\clear~input_o ),
	.datab(!\stop~input_o ),
	.datac(!counter[2]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h000000000000028A;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~5_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~2_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~5_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~2_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\counter~2_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000002CE;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~1_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~1_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\counter~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000002CE;
defparam \Mod1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~4_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~4_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\counter~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000002CE;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Mod1|auto_generated|divider|divider|op_4~1_sumout  & (!\clear~input_o  & 
// (\counter~0_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\counter~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000002CE;
defparam \Mod1|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~11_combout  = ( \counter~4_combout  & ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( !\clear~input_o  ) ) )

	.dataa(!\clear~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter~4_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .lut_mask = 64'h000000000000AAAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (!\clear~input_o  & \counter~1_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(!\clear~input_o ),
	.datab(!\counter~1_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h00FF00FF22222222;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  = ( \Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (\counter~2_combout  & !\clear~input_o ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_4~5_sumout  ) )

	.dataa(!\counter~2_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(gnd),
	.datad(!\clear~input_o ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .lut_mask = 64'h3333333355005500;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \counter~3 (
// Equation(s):
// \counter~3_combout  = ( \Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\stop~input_o  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout )))) # (\stop~input_o  & 
// (((counter[2])))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\stop~input_o  & (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ))) # (\stop~input_o  & 
// (((counter[2])))) ) )

	.dataa(!\stop~input_o ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[58]~4_combout ),
	.datad(!counter[2]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~3 .extended_lut = "off";
defparam \counter~3 .lut_mask = 64'h025702578ADF8ADF;
defparam \counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~14_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[57]~6_combout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_8~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~14 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ))) # (\stop~input_o  & (counter[1])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_6~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ))) # (\stop~input_o  & (counter[1])))) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[1]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000048C;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (!\clear~input_o  & 
// (\counter~3_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (!\clear~input_o  & 
// (\counter~3_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\counter~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF000002CE;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ))) ) + ( \Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~7_combout  = ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~9_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~8_combout  & ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  & ( (\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (\Mod1|auto_generated|divider|divider|op_5~9_sumout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout  & ( (\Mod1|auto_generated|divider|divider|op_5~9_sumout  & !\Mod1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (\counter~3_combout  & !\clear~input_o ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(!\counter~3_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\clear~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~1 .lut_mask = 64'h3333333350505050;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \counter~5 (
// Equation(s):
// \counter~5_combout  = ( \Mod0|auto_generated|divider|divider|op_8~29_sumout  & ( (!\stop~input_o  & (((!\Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout )))) # (\stop~input_o  & 
// (counter[1])) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~29_sumout  & ( (!\stop~input_o  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout  & \Mod0|auto_generated|divider|divider|op_8~1_sumout )))) # (\stop~input_o  & (counter[1])) 
// ) )

	.dataa(!counter[1]),
	.datab(!\stop~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[57]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter~5 .extended_lut = "off";
defparam \counter~5 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((!\clear~input_o  & 
// \counter~5_combout )))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((!\clear~input_o  & 
// \counter~5_combout )))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\clear~input_o ),
	.datad(!\counter~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00002272;
defparam \Mod1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))
// \Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h00000000000005AF;
defparam \Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))
// \Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[22]~7_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod1|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\clear~input_o  & ((!\stop~input_o  & 
// (\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout )) # (\stop~input_o  & ((counter[0]))))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\clear~input_o  & 
// ((!\stop~input_o  & (\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout )) # (\stop~input_o  & ((counter[0]))))) ) ) ) # ( \Mod1|auto_generated|divider|divider|op_7~5_sumout  & ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ),
	.datad(!counter[0]),
	.datae(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 64'h0000FFFF084C084C;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_7~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_6~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~9_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \counter~4_combout  & ( \counter~3_combout  & ( (!\clear~input_o  & \counter~0_combout ) ) ) ) # ( \counter~4_combout  & ( !\counter~3_combout  & ( (!\clear~input_o  & (\counter~0_combout  & ((\counter~2_combout ) # 
// (\counter~1_combout )))) ) ) )

	.dataa(!\clear~input_o ),
	.datab(!\counter~1_combout ),
	.datac(!\counter~0_combout ),
	.datad(!\counter~2_combout ),
	.datae(!\counter~4_combout ),
	.dataf(!\counter~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000020A00000A0A;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .lut_mask = 64'h01230123CDEFCDEF;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_7~13_sumout  & ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|op_6~9_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (!\clear~input_o  & ((\counter~5_combout )))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~13_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~9_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (!\clear~input_o  & 
// ((\counter~5_combout )))) ) ) ) # ( \Mod1|auto_generated|divider|divider|op_7~13_sumout  & ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\clear~input_o ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\counter~5_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_7~13_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~3 .lut_mask = 64'h0000FFFF0C2E0C2E;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \seg0~0 (
// Equation(s):
// \seg0~0_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\LessThan0~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~0 .extended_lut = "off";
defparam \seg0~0 .lut_mask = 64'h3C00000000000000;
defparam \seg0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \seg0[1]~1 (
// Equation(s):
// \seg0[1]~1_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ) # ((!\en~input_o ) # 
// (\LessThan0~0_combout )) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ) # ((!\en~input_o ) # 
// (\LessThan0~0_combout )) ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ) # ((!\en~input_o ) # 
// (\LessThan0~0_combout )) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datab(gnd),
	.datac(!\en~input_o ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0[1]~1 .extended_lut = "off";
defparam \seg0[1]~1 .lut_mask = 64'hFFFFFAFFFAFFFAFF;
defparam \seg0[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N37
dffeas \seg0[0]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[0]~reg0 .is_wysiwyg = "true";
defparam \seg0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \seg0~2 (
// Equation(s):
// \seg0~2_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( (!\LessThan0~0_combout  & (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~2 .extended_lut = "off";
defparam \seg0~2 .lut_mask = 64'h0060006000000000;
defparam \seg0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \seg0[1]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[1]~reg0 .is_wysiwyg = "true";
defparam \seg0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \seg0~3 (
// Equation(s):
// \seg0~3_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & !\LessThan0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~3 .extended_lut = "off";
defparam \seg0~3 .lut_mask = 64'h00000000C0000000;
defparam \seg0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \seg0[2]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[2]~reg0 .is_wysiwyg = "true";
defparam \seg0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \seg0~4 (
// Equation(s):
// \seg0~4_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & !\LessThan0~0_combout )) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\LessThan0~0_combout  
// & (!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~4 .extended_lut = "off";
defparam \seg0~4 .lut_mask = 64'h3C00000003000000;
defparam \seg0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N43
dffeas \seg0[3]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[3]~reg0 .is_wysiwyg = "true";
defparam \seg0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \seg0~5 (
// Equation(s):
// \seg0~5_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & !\LessThan0~0_combout ) ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & !\LessThan0~0_combout ) ) ) ) # ( 
// \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & !\LessThan0~0_combout ) ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\LessThan0~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~5 .extended_lut = "off";
defparam \seg0~5 .lut_mask = 64'h3F00330033003300;
defparam \seg0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \seg0[4]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[4]~reg0 .is_wysiwyg = "true";
defparam \seg0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \seg0~6 (
// Equation(s):
// \seg0~6_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\LessThan0~0_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  & !\LessThan0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~6 .extended_lut = "off";
defparam \seg0~6 .lut_mask = 64'h30000000F3000000;
defparam \seg0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N49
dffeas \seg0[5]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[5]~reg0 .is_wysiwyg = "true";
defparam \seg0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \seg0~7 (
// Equation(s):
// \seg0~7_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( \LessThan0~0_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  & \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )) # (\LessThan0~0_combout ) ) ) ) # ( 
// \Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( \LessThan0~0_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # (\LessThan0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0~7 .extended_lut = "off";
defparam \seg0~7 .lut_mask = 64'hF0FF00FF03FF00FF;
defparam \seg0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \seg0[6]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg0[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg0[6]~reg0 .is_wysiwyg = "true";
defparam \seg0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~34 .extended_lut = "off";
defparam \Add2~34 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ))) # (\stop~input_o  & (counter[0])))) ) + ( \Add2~34_cout  
// ))
// \Add2~30  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ))) # (\stop~input_o  & (counter[0])))) ) + ( \Add2~34_cout  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[0]),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[56]~0_combout ),
	.datag(gnd),
	.cin(\Add2~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FB730000FF00;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ))) # (\stop~input_o  & (counter[1])))) ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ))) # (\stop~input_o  & (counter[1])))) ) + ( \Add2~30  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[1]),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[57]~14_combout ),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FB730000FF00;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ))) # (\stop~input_o  & (counter[2])))) ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ))) # (\stop~input_o  & (counter[2])))) ) + ( \Add2~26  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[2]),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[58]~13_combout ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FB730000FF00;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ))) # (\stop~input_o  & (counter[3])))) ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout  ) + ( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ))) # (\stop~input_o  & (counter[3])))) ) + ( \Add2~22  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[3]),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[33]~6_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[59]~15_combout ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FB730000FF00;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ))) # (\stop~input_o  & (counter[4])))) ) + ( VCC ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ))) # (\stop~input_o  & (counter[4])))) ) + ( VCC ) + ( \Add2~18  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[4]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[60]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000000000000048C;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ))) # (\stop~input_o  & (counter[5])))) ) + ( VCC ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ))) # (\stop~input_o  & (counter[5])))) ) + ( VCC ) + ( \Add2~14  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[5]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[61]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000000000000048C;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ))) # (\stop~input_o  & (counter[6])))) ) + ( VCC ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( (!\clear~input_o  & ((!\stop~input_o  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ))) # (\stop~input_o  & (counter[6])))) ) + ( VCC ) + ( \Add2~10  ))

	.dataa(!\stop~input_o ),
	.datab(!\clear~input_o ),
	.datac(!counter[6]),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[62]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000000000048C;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( \Add2~5_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_19~10  = CARRY(( \Add2~5_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_19~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~10 ),
	.shareout(\Div0|auto_generated|divider|divider|op_19~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|op_19~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \Add2~1_sumout  ) + ( \Div0|auto_generated|divider|divider|op_19~11  ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))
// \Div0|auto_generated|divider|divider|op_19~6  = CARRY(( \Add2~1_sumout  ) + ( \Div0|auto_generated|divider|divider|op_19~11  ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))
// \Div0|auto_generated|divider|divider|op_19~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~10 ),
	.sharein(\Div0|auto_generated|divider|divider|op_19~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~6 ),
	.shareout(\Div0|auto_generated|divider|divider|op_19~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_19~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~17_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~7  ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))
// \Div0|auto_generated|divider|divider|op_19~18  = CARRY(( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~7  ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))
// \Div0|auto_generated|divider|divider|op_19~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~6 ),
	.sharein(\Div0|auto_generated|divider|divider|op_19~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~18 ),
	.shareout(\Div0|auto_generated|divider|divider|op_19~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( GND ) + ( \Div0|auto_generated|divider|divider|op_19~19  ) + ( \Div0|auto_generated|divider|divider|op_19~18  ))
// \Div0|auto_generated|divider|divider|op_19~14  = CARRY(( GND ) + ( \Div0|auto_generated|divider|divider|op_19~19  ) + ( \Div0|auto_generated|divider|divider|op_19~18  ))
// \Div0|auto_generated|divider|divider|op_19~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~18 ),
	.sharein(\Div0|auto_generated|divider|divider|op_19~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~14 ),
	.shareout(\Div0|auto_generated|divider|divider|op_19~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000000000000000;
defparam \Div0|auto_generated|divider|divider|op_19~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~15  ) + ( \Div0|auto_generated|divider|divider|op_19~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~14 ),
	.sharein(\Div0|auto_generated|divider|divider|op_19~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~4_combout  = ( \Add2~5_sumout  & ( (\Div0|auto_generated|divider|divider|op_19~9_sumout ) # (\Div0|auto_generated|divider|divider|op_19~1_sumout ) ) ) # ( !\Add2~5_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[125]~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~15_combout  = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Div0|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[126]~15 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~16_combout  = ( \Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[126]~16 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( \Add2~9_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22_cout  ))
// \Div0|auto_generated|divider|divider|op_20~14  = CARRY(( \Add2~9_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & (\Add2~5_sumout )) ) 
// + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))
// \Div0|auto_generated|divider|divider|op_20~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & (\Add2~5_sumout )) ) + ( 
// GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Add2~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[126]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[126]~15_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~10  
// ))
// \Div0|auto_generated|divider|divider|op_20~6  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[126]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[126]~15_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[126]~15_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[126]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~17_sumout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))
// \Div0|auto_generated|divider|divider|op_20~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~17_sumout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~25 .lut_mask = 64'h0000FFFF000000CC;
defparam \Div0|auto_generated|divider|divider|op_20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & \Div0|auto_generated|divider|divider|op_19~13_sumout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~18 .lut_mask = 64'h00000000000000F0;
defparam \Div0|auto_generated|divider|divider|op_20~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( \Add2~13_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout  ))
// \Div0|auto_generated|divider|divider|op_21~18  = CARRY(( \Add2~13_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout  ))

	.dataa(!\Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & (\Add2~9_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~18  ))
// \Div0|auto_generated|divider|divider|op_21~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & (\Add2~9_sumout )) ) + ( 
// GND ) + ( \Div0|auto_generated|divider|divider|op_21~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Add2~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[125]~4_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~14  ))
// \Div0|auto_generated|divider|divider|op_21~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[125]~4_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[125]~4_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~1_combout  = ( \Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Add2~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[126]~1 .lut_mask = 64'h00FF00FF33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))
// \Div0|auto_generated|divider|divider|op_21~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\Div0|auto_generated|divider|divider|op_20~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_19~17_sumout  & (!\Div0|auto_generated|divider|divider|op_19~1_sumout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h00000000000010DC;
defparam \Div0|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~3_combout  = (\Div0|auto_generated|divider|divider|op_21~9_sumout  & !\Div0|auto_generated|divider|divider|op_21~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[137]~3 .lut_mask = 64'h0F000F000F000F00;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~0_combout  = ( \Div0|auto_generated|divider|divider|op_20~5_sumout  & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~2_combout  = ( \Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[126]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~5_combout  = ( \Div0|auto_generated|divider|divider|op_20~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[125]~4_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_20~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[125]~4_combout  & \Div0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[125]~4_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[131]~5 .lut_mask = 64'h00330033FF33FF33;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[130]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[130]~8_combout  = ( \Div0|auto_generated|divider|divider|op_20~13_sumout  & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout ) # (\Add2~9_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_20~13_sumout  & ( (\Add2~9_sumout  & \Div0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[130]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[130]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[130]~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div0|auto_generated|divider|divider|StageOut[130]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( \Add2~17_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout  ))
// \Div0|auto_generated|divider|divider|op_22~22  = CARRY(( \Add2~17_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Add2~13_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))
// \Div0|auto_generated|divider|divider|op_22~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Add2~13_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[130]~8_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~18  ))
// \Div0|auto_generated|divider|divider|op_22~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[130]~8_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[130]~8_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000000000001B1B;
defparam \Div0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[131]~5_combout )) ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))
// \Div0|auto_generated|divider|divider|op_22~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[131]~5_combout )) ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[131]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\Div0|auto_generated|divider|divider|op_21~5_sumout )))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[132]~2_combout )) # (\Div0|auto_generated|divider|divider|StageOut[132]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[132]~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[132]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~6_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[131]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[131]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[137]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~9_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[130]~8_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_21~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[130]~8_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[136]~9 .lut_mask = 64'h00FF00FF33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[135]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[135]~12_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Add2~13_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_21~17_sumout  ) )

	.dataa(!\Add2~13_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[135]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[135]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[135]~12 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div0|auto_generated|divider|divider|StageOut[135]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~21_sumout  = SUM(( \Add2~21_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout  ))
// \Div0|auto_generated|divider|divider|op_23~22  = CARRY(( \Add2~21_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Add2~17_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))
// \Div0|auto_generated|divider|divider|op_23~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Add2~17_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~12_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))
// \Div0|auto_generated|divider|divider|op_23~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~12_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[135]~12_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[136]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~14  ))
// \Div0|auto_generated|divider|divider|op_23~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[136]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[136]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\Div0|auto_generated|divider|divider|op_22~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[137]~6_combout )) # (\Div0|auto_generated|divider|divider|StageOut[137]~3_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[137]~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[137]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~7_combout  = ( \Div0|auto_generated|divider|divider|op_22~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~10_combout  = (\Div0|auto_generated|divider|divider|StageOut[136]~9_combout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[136]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[142]~10 .lut_mask = 64'h000F000F000F000F;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[141]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[141]~13_combout  = ( \Div0|auto_generated|divider|divider|StageOut[135]~12_combout  & ( (\Div0|auto_generated|divider|divider|op_22~17_sumout ) # (\Div0|auto_generated|divider|divider|op_22~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[135]~12_combout  & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & \Div0|auto_generated|divider|divider|op_22~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[135]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[141]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[141]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[141]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[141]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~17_combout  = ( \Div0|auto_generated|divider|divider|op_22~21_sumout  & ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout ) # (\Add2~17_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_22~21_sumout  & ( (\Add2~17_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[140]~17 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~21_sumout  = SUM(( \Add2~25_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26_cout  ))
// \Div0|auto_generated|divider|divider|op_25~22  = CARRY(( \Add2~25_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Add2~21_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))
// \Div0|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Add2~21_sumout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Add2~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[140]~17_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))
// \Div0|auto_generated|divider|divider|op_25~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[140]~17_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[140]~17_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000000000001D1D;
defparam \Div0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[141]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))
// \Div0|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[141]~13_combout )) ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[141]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_23~9_sumout )) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[142]~10_combout ) # (\Div0|auto_generated|divider|divider|StageOut[142]~7_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[142]~7_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[142]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~11_combout  = (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_23~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~11 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~14_combout  = ( \Div0|auto_generated|divider|divider|StageOut[141]~13_combout  & ( \Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[141]~13_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~14 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[146]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[146]~18_combout  = (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_23~17_sumout )) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[140]~17_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[140]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[146]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[146]~18 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Div0|auto_generated|divider|divider|StageOut[146]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~19_combout  = (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Add2~21_sumout 
// ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Add2~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~19 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( \Add2~29_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\Add2~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (\Add2~25_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[145]~19_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[145]~19_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h00000000000003F3;
defparam \Div0|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[146]~18_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[146]~18_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (((\Div0|auto_generated|divider|divider|op_25~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[147]~14_combout )) # (\Div0|auto_generated|divider|divider|StageOut[147]~11_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[147]~11_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[147]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \seg1~0 (
// Equation(s):
// \seg1~0_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_25~1_sumout  & (!\LessThan0~0_combout  & 
// \Div0|auto_generated|divider|divider|op_22~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (!\LessThan0~0_combout  & \Div0|auto_generated|divider|divider|op_22~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~0 .extended_lut = "off";
defparam \seg1~0 .lut_mask = 64'h0010001000200020;
defparam \seg1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \seg1[5]~1 (
// Equation(s):
// \seg1[5]~1_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|op_25~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// ( ((!\en~input_o ) # (\Div0|auto_generated|divider|divider|op_23~1_sumout )) # (\LessThan0~0_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\en~input_o ) # (\LessThan0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\LessThan0~0_combout ),
	.datac(!\en~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1[5]~1 .extended_lut = "off";
defparam \seg1[5]~1 .lut_mask = 64'hF3F3FFFFF3FFFFFF;
defparam \seg1[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N19
dffeas \seg1[0]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[0]~reg0 .is_wysiwyg = "true";
defparam \seg1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \seg1~2 (
// Equation(s):
// \seg1~2_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\LessThan0~0_combout  & 
// \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (!\LessThan0~0_combout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~2 .extended_lut = "off";
defparam \seg1~2 .lut_mask = 64'h0000080808080000;
defparam \seg1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N1
dffeas \seg1[1]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[1]~reg0 .is_wysiwyg = "true";
defparam \seg1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \seg1~3 (
// Equation(s):
// \seg1~3_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\LessThan0~0_combout  & (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~3 .extended_lut = "off";
defparam \seg1~3 .lut_mask = 64'h00000000000A0000;
defparam \seg1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N55
dffeas \seg1[2]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[2]~reg0 .is_wysiwyg = "true";
defparam \seg1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \seg1~4 (
// Equation(s):
// \seg1~4_combout  = ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\LessThan0~0_combout  & (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\LessThan0~0_combout  & 
// (\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( 
// (!\LessThan0~0_combout  & (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~4 .extended_lut = "off";
defparam \seg1~4 .lut_mask = 64'h00A0000A000000A0;
defparam \seg1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \seg1[3]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[3]~reg0 .is_wysiwyg = "true";
defparam \seg1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \seg1~5 (
// Equation(s):
// \seg1~5_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (!\LessThan0~0_combout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_25~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( !\LessThan0~0_combout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~5 .extended_lut = "off";
defparam \seg1~5 .lut_mask = 64'hCCCCCCCC00080008;
defparam \seg1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N8
dffeas \seg1[4]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[4]~reg0 .is_wysiwyg = "true";
defparam \seg1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \seg1~6 (
// Equation(s):
// \seg1~6_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\LessThan0~0_combout  & 
// !\Div0|auto_generated|divider|divider|op_25~1_sumout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_22~1_sumout  & (!\LessThan0~0_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_25~1_sumout ) # (\Div0|auto_generated|divider|divider|op_23~1_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~6 .extended_lut = "off";
defparam \seg1~6 .lut_mask = 64'h3010301010001000;
defparam \seg1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N13
dffeas \seg1[5]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[5]~reg0 .is_wysiwyg = "true";
defparam \seg1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \seg1~7 (
// Equation(s):
// \seg1~7_combout  = ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( ((\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) # 
// (\LessThan0~0_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( \LessThan0~0_combout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( ((\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) # (\LessThan0~0_combout ) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_23~1_sumout  & \Div0|auto_generated|divider|divider|op_22~1_sumout )) # (\LessThan0~0_combout ) 
// ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1~7 .extended_lut = "off";
defparam \seg1~7 .lut_mask = 64'h55F5555F5555555F;
defparam \seg1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N2
dffeas \seg1[6]~reg0 (
	.clk(\clk_1s~q ),
	.d(\seg1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\en~input_o ),
	.ena(\seg1[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seg1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \seg1[6]~reg0 .is_wysiwyg = "true";
defparam \seg1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
