Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
<<<<<<< HEAD
| Date         : Thu Jun  7 16:43:28 2018
=======
| Date         : Tue Jun  5 09:54:56 2018
>>>>>>> parent of 40cbf29... just added null when branches are taken
| Host         : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SYS_WRAPPER_timing_summary_routed.rpt -rpx SYS_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
<<<<<<< HEAD
 There are 309 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)
=======
 There are 298 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)
>>>>>>> parent of 40cbf29... just added null when branches are taken

 There are 2 register/latch pins with no clock driven by root clock pin: sg/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< HEAD
 There are 1029 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 1031 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> parent of 40cbf29... just added null when branches are taken

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      1.329        0.000                      0                   65        0.261        0.000                      0                   65        0.500        0.000                       0                    35  
=======
      4.063        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    35  
>>>>>>> parent of 40cbf29... just added null when branches are taken


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
sys_clk_pin         1.329        0.000                      0                   65        0.261        0.000                      0                   65        0.500        0.000                       0                    35  
=======
sys_clk_pin         4.063        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    35  
>>>>>>> parent of 40cbf29... just added null when branches are taken


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.076ns (25.751%)  route 3.103ns (74.249%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 10.842 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.138ns (21.294%)  route 4.206ns (78.706%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.908     9.323    sg/my_clk/tmp_clk
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501    10.842    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.274    11.116    
                         clock uncertainty           -0.035    11.081    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.429    10.652    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.076ns (25.751%)  route 3.103ns (74.249%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 10.842 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.082    10.417    sg/my_clk/tmp_clk
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_R)       -0.524    14.480    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.138ns (21.294%)  route 4.206ns (78.706%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.908     9.323    sg/my_clk/tmp_clk
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501    10.842    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.274    11.116    
                         clock uncertainty           -0.035    11.081    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.429    10.652    sg/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.076ns (25.751%)  route 3.103ns (74.249%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 10.842 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.082    10.417    sg/my_clk/tmp_clk
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_R)       -0.524    14.480    sg/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.138ns (21.294%)  route 4.206ns (78.706%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.908     9.323    sg/my_clk/tmp_clk
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501    10.842    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/C
                         clock pessimism              0.274    11.116    
                         clock uncertainty           -0.035    11.081    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.429    10.652    sg/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.076ns (25.751%)  route 3.103ns (74.249%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 10.842 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.082    10.417    sg/my_clk/tmp_clk
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_R)       -0.524    14.480    sg/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.138ns (21.294%)  route 4.206ns (78.706%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.908     9.323    sg/my_clk/tmp_clk
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.501    10.842    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism              0.274    11.116    
                         clock uncertainty           -0.035    11.081    
    SLICE_X59Y25         FDRE (Setup_fdre_C_R)       -0.429    10.652    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.076ns (26.649%)  route 2.962ns (73.351%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 10.844 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.082    10.417    sg/my_clk/tmp_clk
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y22         FDRE (Setup_fdre_C_R)       -0.524    14.480    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.138ns (21.667%)  route 4.114ns (78.333%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.768     9.182    sg/my_clk/tmp_clk
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    10.844    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism              0.274    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.429    10.654    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.076ns (26.649%)  route 2.962ns (73.351%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 10.844 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.990    10.324    sg/my_clk/tmp_clk
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524    14.479    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.138ns (21.667%)  route 4.114ns (78.333%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.768     9.182    sg/my_clk/tmp_clk
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    10.844    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/C
                         clock pessimism              0.274    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.429    10.654    sg/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.076ns (26.649%)  route 2.962ns (73.351%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 10.844 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.990    10.324    sg/my_clk/tmp_clk
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524    14.479    sg/my_clk/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.138ns (21.667%)  route 4.114ns (78.333%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.768     9.182    sg/my_clk/tmp_clk
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    10.844    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
                         clock pessimism              0.274    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.429    10.654    sg/my_clk/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.076ns (26.649%)  route 2.962ns (73.351%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 10.844 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.990    10.324    sg/my_clk/tmp_clk
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524    14.479    sg/my_clk/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.138ns (21.667%)  route 4.114ns (78.333%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.768     9.182    sg/my_clk/tmp_clk
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503    10.844    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism              0.274    11.118    
                         clock uncertainty           -0.035    11.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_R)       -0.429    10.654    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.076ns (27.008%)  route 2.908ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10.845 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.990    10.324    sg/my_clk/tmp_clk
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDRE (Setup_fdre_C_R)       -0.524    14.479    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.138ns (21.871%)  route 4.065ns (78.129%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.714     9.128    sg/my_clk/tmp_clk
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    10.845    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.274    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    10.655    sg/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (sys_clk_pin rise@6.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.076ns (27.008%)  route 2.908ns (72.992%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10.845 - 6.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.941    10.275    sg/my_clk/tmp_clk
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[10]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y24         FDRE (Setup_fdre_C_R)       -0.524    14.477    sg/my_clk/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.138ns (21.871%)  route 4.065ns (78.129%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.857     6.457    sg/my_clk/div_cnt[15]
    SLICE_X58Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.581 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.300     6.881    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.449    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.421     7.994    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.118 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.290    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.124     8.414 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.714     9.128    sg/my_clk/tmp_clk
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.000     6.000 r  
    W5                                                0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504    10.845    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.274    11.119    
                         clock uncertainty           -0.035    11.084    
    SLICE_X59Y27         FDRE (Setup_fdre_C_R)       -0.429    10.655    sg/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  1.527    
=======
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           1.289     6.879    sg/my_clk/div_cnt[15]
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.003 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.429     7.432    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.556 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.633     8.189    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.313 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.608     8.921    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.165     9.210    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.334 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.941    10.275    sg/my_clk/tmp_clk
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[11]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y24         FDRE (Setup_fdre_C_R)       -0.524    14.477    sg/my_clk/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.201    
>>>>>>> parent of 40cbf29... just added null when branches are taken





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
=======
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     1.778    sg/my_clk/div_cnt[1]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  sg/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.893    sg/my_clk/div_cnt0_carry_n_7
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.320    

<<<<<<< HEAD
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
=======
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.787    sg/my_clk/div_cnt[24]
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.896 r  sg/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.896    sg/my_clk/div_cnt0_carry__4_n_4
    SLICE_X52Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.323    

<<<<<<< HEAD
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
=======
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.586     1.469    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.727    sg/my_clk/div_cnt[24]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sg/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.835    sg/my_clk/div_cnt0_carry__4_n_4
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/D
=======
                         net (fo=34, routed)          0.553     1.436    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sg/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.184     1.784    sg/my_clk/div_cnt[12]
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.893 r  sg/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.893    sg/my_clk/div_cnt0_carry__1_n_4
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/D
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.854     1.981    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    sg/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
=======
                         net (fo=34, routed)          0.821     1.948    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
<<<<<<< HEAD
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns
=======
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns
>>>>>>> parent of 40cbf29... just added null when branches are taken

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.584     1.467    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sg/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.727    sg/my_clk/div_cnt[12]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sg/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.835    sg/my_clk/div_cnt0_carry__1_n_4
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/D
=======
                         net (fo=34, routed)          0.553     1.436    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.184     1.784    sg/my_clk/div_cnt[16]
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.893 r  sg/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.893    sg/my_clk/div_cnt0_carry__2_n_4
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/D
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.851     1.978    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
=======
                         net (fo=34, routed)          0.821     1.948    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    sg/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.893    
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.184     1.787    sg/my_clk/div_cnt[28]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.896 r  sg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.896    sg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X52Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.185     1.788    sg/my_clk/div_cnt[4]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  sg/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.897    sg/my_clk/div_cnt0_carry_n_4
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

<<<<<<< HEAD
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
=======
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  sg/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.183     1.787    sg/my_clk/div_cnt[29]
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  sg/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.902    sg/my_clk/div_cnt0_carry__6_n_7
    SLICE_X52Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.134     1.574    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sg/my_clk/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     1.721    sg/my_clk/div_cnt[5]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  sg/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.836    sg/my_clk/div_cnt0_carry__0_n_7
    SLICE_X59Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/D
=======
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sg/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.210     1.811    sg/my_clk/div_cnt[20]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.920 r  sg/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.920    sg/my_clk/div_cnt0_carry__3_n_4
    SLICE_X52Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/D
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    sg/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
<<<<<<< HEAD
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
=======
                         required time                         -1.571    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
>>>>>>> parent of 40cbf29... just added null when branches are taken
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.585     1.468    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sg/my_clk/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.730    sg/my_clk/div_cnt[19]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  sg/my_clk/div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.841    sg/my_clk/div_cnt0_carry__3_n_5
    SLICE_X59Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[19]/D
=======
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sg/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.210     1.811    sg/my_clk/div_cnt[8]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.920 r  sg/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.920    sg/my_clk/div_cnt0_carry__0_n_4
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/D
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=34, routed)          0.853     1.980    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.105     1.573    sg/my_clk/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
=======
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.920    
>>>>>>> parent of 40cbf29... just added null when branches are taken
  -------------------------------------------------------------------
                         slack                                  0.349    

<<<<<<< HEAD
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
=======
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
>>>>>>> parent of 40cbf29... just added null when branches are taken
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.279ns (57.052%)  route 0.210ns (42.948%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sg/my_clk/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.210     1.811    sg/my_clk/div_cnt[5]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  sg/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.926    sg/my_clk/div_cnt0_carry__0_n_7
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Destination:            sg/my_clk/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=6.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.586     1.469    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sg/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.731    sg/my_clk/div_cnt[23]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  sg/my_clk/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.842    sg/my_clk/div_cnt0_carry__4_n_5
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    sg/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< HEAD
Min Period        n/a     BUFG/I   n/a            2.155         6.000       3.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X58Y29   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y27   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y27   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y27   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y28   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y28   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y28   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X59Y28   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X58Y29   sg/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   sg/my_clk/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   sg/my_clk/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   sg/my_clk/div_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y29   sg/my_clk/div_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y30   sg/my_clk/div_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y30   sg/my_clk/div_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y30   sg/my_clk/div_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X59Y30   sg/my_clk/div_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   sg/my_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   sg/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   sg/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   sg/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   sg/my_clk/div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y32   sg/my_clk/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   sg/my_clk/div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   sg/my_clk/div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y32   sg/my_clk/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y32   sg/my_clk/div_cnt_reg[31]/C
=======
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y26   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y24   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y24   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y24   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   sg/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   sg/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   sg/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   sg/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   sg/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   sg/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y25   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   sg/my_clk/div_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   sg/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   sg/my_clk/div_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   sg/my_clk/div_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   sg/my_clk/div_cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y27   sg/my_clk/div_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   sg/my_clk/div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   sg/my_clk/div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   sg/my_clk/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   sg/my_clk/div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   sg/my_clk/div_cnt_reg[29]/C
>>>>>>> parent of 40cbf29... just added null when branches are taken



