# Design: Design array_MUL already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -work array_MUL -2002  $DSN/src/MUL.vhd
# Compile with File Reorder...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\MUL.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# Top-level unit(s) detected:
# Entity => MUL
# Error: COMP96_0078: MUL.vhd : (43, 22): Unknown identifier "signed".
# Error: COMP96_0064: MUL.vhd : (43, 22): Unknown type.
# Error: COMP96_0078: MUL.vhd : (44, 21): Unknown identifier "signed".
# Error: COMP96_0064: MUL.vhd : (44, 21): Unknown type.
# Error: COMP96_0078: MUL.vhd : (45, 23): Unknown identifier "signed".
# Error: COMP96_0064: MUL.vhd : (45, 23): Unknown type.
# Error: COMP96_0078: MUL.vhd : (46, 23): Unknown identifier "signed".
# Error: COMP96_0064: MUL.vhd : (46, 23): Unknown type.
# Error: COMP96_0078: MUL.vhd : (57, 12): Unknown identifier "shift_left".
# Error: COMP96_0289: MUL.vhd : (58, 7): Prefix of index must be an array.
# Error: COMP96_0104: MUL.vhd : (58, 6): Undefined type of expression.
# Error: COMP96_0098: MUL.vhd : (58, 6): Boolean type expected.
# Error: COMP96_0104: MUL.vhd : (62, 6): Undefined type of expression.
# Error: COMP96_0077: MUL.vhd : (62, 6): Assignment target incompatible with right side. Expected type "STD_LOGIC_VECTOR".
# Compile failure 14 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work array_MUL -2002  $DSN/src/MUL.vhd
# Compile...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\MUL.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# Error: COMP96_0077: MUL.vhd : (55, 29): Assignment target incompatible with right side. Expected type "SIGNED".
# Error: COMP96_0077: MUL.vhd : (56, 25): Assignment target incompatible with right side. Expected type "SIGNED".
# Error: COMP96_0077: MUL.vhd : (64, 6): Assignment target incompatible with right side. Expected type "STD_LOGIC_VECTOR".
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work array_MUL -2002  $DSN/src/MUL.vhd
# Compile...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\MUL.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# Error: COMP96_0077: MUL.vhd : (55, 29): Assignment target incompatible with right side. Expected type "SIGNED".
# Error: COMP96_0077: MUL.vhd : (56, 25): Assignment target incompatible with right side. Expected type "SIGNED".
# Error: COMP96_0077: MUL.vhd : (64, 6): Assignment target incompatible with right side. Expected type "STD_LOGIC_VECTOR".
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work array_MUL -2002  $DSN/src/MUL.vhd
# Compile...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\MUL.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# Error: COMP96_0367: MUL.vhd : (64, 6): Improper array length. Actual length is 16. Expected length is 17.
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work array_MUL -2002  $DSN/src/MUL.vhd
# Compile...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\MUL.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -work array_MUL -2002  $DSN/src/mul.vhd $DSN/src/testbench/mul_tb.vhd
# Compile...
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\mul.vhd
# Compile Entity "MUL"
# Compile Architecture "MUL" of Entity "MUL"
# File: c:\My_Designs\Array_Multiplier\array_MUL\src\testbench\mul_tb.vhd
# Compile Entity "mul_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mul_tb"
# Compile Configuration "TESTBENCH_FOR_mul"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  mul_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1777 kB (elbread=1023 elab2=483 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Array_Multiplier\array_MUL\src\wave.asdb
#  11:31 PM, Sunday, April 29, 2018
#  Simulation has been initialized
#  Selected Top-Level: mul_tb (tb_architecture)
# 3 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
endsim
#  Simulation has been stopped
