{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492678829432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492678829434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 11:00:28 2017 " "Processing started: Thu Apr 20 11:00:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492678829434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492678829434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Sequential-style -c Sequential-style --generate_functional_sim_netlist " "Command: quartus_map Sequential-style -c Sequential-style --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492678829434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492678829787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_8-combinational " "Found design unit 1: nand_8-combinational" {  } { { "nand_8.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/nand_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830381 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_8 " "Found entity 1: nand_8" {  } { { "nand_8.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/nand_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder-combinational " "Found design unit 1: sevenseg_decoder-combinational" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/sevenseg_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830383 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder " "Found entity 1: sevenseg_decoder" {  } { { "sevenseg_decoder.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/sevenseg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder_tester-structural " "Found design unit 1: sevenseg_decoder_tester-structural" {  } { { "sevenseg_decoder_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/sevenseg_decoder_tester.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830384 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder_tester " "Found entity 1: sevenseg_decoder_tester" {  } { { "sevenseg_decoder_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/sevenseg_decoder_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_with_loop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file process_with_loop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 process_with_loop-combinational " "Found design unit 1: process_with_loop-combinational" {  } { { "process_with_loop.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/process_with_loop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830386 ""} { "Info" "ISGN_ENTITY_NAME" "1 process_with_loop " "Found entity 1: process_with_loop" {  } { { "process_with_loop.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/process_with_loop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_ones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_ones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_ones-combinational " "Found design unit 1: count_ones-combinational" {  } { { "count_ones.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/count_ones.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830388 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_ones " "Found entity 1: count_ones" {  } { { "count_ones.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/count_ones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_8_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_8_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_8_tester-structural " "Found design unit 1: nand_8_tester-structural" {  } { { "nand_8_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/nand_8_tester.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830390 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_8_tester " "Found entity 1: nand_8_tester" {  } { { "nand_8_tester.vhd" "" { Text "C:/DSD_VHDL/Exercise 5/nand_8_tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492678830390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492678830390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nand_8 " "Elaborating entity \"nand_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492678830421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492678830540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 11:00:30 2017 " "Processing ended: Thu Apr 20 11:00:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492678830540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492678830540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492678830540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492678830540 ""}
