[Jiayi Test] __cudaRegisterFatBinary(
[Jiayi Test] g_debug_execution=0
[Jiayi Test] cudaRegisterFatBinaryInternal(


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-6ff3393a8b384abcd1acbd3adb726dc21c4c312c_modified_22.0] ***


GPGPU-Sim PTX: simulation mode -1094795586 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: setting debug level to 3
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
DICE Metadata Parser: Debugging level = 3, 1
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      1 # saves ptx files embedded in binary as <n>.ptx
-keep                                   1 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-dice_cgra_core_max_threads                 1536 # DICE cgra core max number of threads config, i.e.,
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     1 # Select between Performance (default) or Functional simulation (1)
-dice                                   1 # Choose if run on DICE mode
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: performance model initialization complete.
[Jiayi Test]: start_sim_thread
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***
d7bb697bf3ae6b263c72c165e2a251e5  /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Extracting PTX file and ptxas options    1: nn_cuda.1.sm_52.ptx -arch=sm_52
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
11.0
app_cuda_version: 11
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Running md5sum using "md5sum /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda "
[Jiayi Test] get_app_binary(
self exe links to: /data/jwang710/gpu-rodinia/cuda/nn/nn_cuda
Extracting specific PTX file named nn_cuda.1.sm_52.ptx 
[Jiayi Test] CUDARTAPI __cudaRegisterFunction(
[Jiayi Test] cudaRegisterFunctionInternal(


GPGPU-Sim PTX: CUDA API function "void cudaRegisterFunctionInternal(void**, const char*, char*, const char*, int, uint3*, uint3*, dim3*, dim3*, gpgpu_context*)" has been called.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6euclidP7latLongPfiff : hostFun 0x0x404490, fat_cubin_handle = 1
DICE PPTX: Parsing nn_cuda.1.sm_52.pptx
[Jiayi Test] init_parser
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:0 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:10 =>    (ptx_parser.cc:940) add_version_info
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:149) start_function
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:15 =>    (ptx_parser.cc:161) add_function_name _Z6euclidP7latLongPfiff (entrypoint)
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:295) set_variable_type space_spec=param_space_kernel scalar_type_spec=U64_TYPE
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:342) add_identifier "_Z6euclidP7latLongPfiff_param_0" (0)
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:539) add_function_arg "_Z6euclidP7latLongPfiff_param_0"
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:16 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:295) set_variable_type space_spec=param_space_kernel scalar_type_spec=U64_TYPE
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:342) add_identifier "_Z6euclidP7latLongPfiff_param_1" (1)
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:539) add_function_arg "_Z6euclidP7latLongPfiff_param_1"
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:17 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:295) set_variable_type space_spec=param_space_kernel scalar_type_spec=U32_TYPE
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:342) add_identifier "_Z6euclidP7latLongPfiff_param_2" (2)
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:539) add_function_arg "_Z6euclidP7latLongPfiff_param_2"
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:18 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:295) set_variable_type space_spec=param_space_kernel scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:342) add_identifier "_Z6euclidP7latLongPfiff_param_3" (3)
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:539) add_function_arg "_Z6euclidP7latLongPfiff_param_3"
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:19 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:20 =>    (ptx_parser.cc:295) set_variable_type space_spec=param_space_kernel scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:342) add_identifier "_Z6euclidP7latLongPfiff_param_4" (4)
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:539) add_function_arg "_Z6euclidP7latLongPfiff_param_4"
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:21 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:572) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:628) add_scalar_type_spec "PRED_TYPE"
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:295) set_variable_type space_spec=reg_space scalar_type_spec=PRED_TYPE
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:342) add_identifier "%p0" (5)
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:342) add_identifier "%p1" (6)
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:284) add_variables
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:23 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:572) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:295) set_variable_type space_spec=reg_space scalar_type_spec=F32_TYPE
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f0" (7)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f1" (8)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f2" (9)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f3" (10)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f4" (11)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f5" (12)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f6" (13)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f7" (14)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f8" (15)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:342) add_identifier "%f9" (16)
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:284) add_variables
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:24 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:572) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:628) add_scalar_type_spec "B32_TYPE"
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:295) set_variable_type space_spec=reg_space scalar_type_spec=B32_TYPE
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r0" (17)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r1" (18)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r2" (19)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r3" (20)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r4" (21)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r5" (22)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r6" (23)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r7" (24)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:342) add_identifier "%r8" (25)
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:284) add_variables
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:25 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:572) add_space_spec "reg_space"
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:628) add_scalar_type_spec "B64_TYPE"
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:295) set_variable_type space_spec=reg_space scalar_type_spec=B64_TYPE
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd0" (26)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd1" (27)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd2" (28)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd3" (29)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd4" (30)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd5" (31)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd6" (32)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd7" (33)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:342) add_identifier "%rd8" (34)
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:284) add_variables
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:192) add_directive
 nn_cuda.1.sm_52.pptx:26 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:643) add_label
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:271) add_instruction: $DICE_BB_0
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:29 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:30 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:31 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:32 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:643) add_label
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:271) add_instruction: $DICE_BB_1
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:572) add_space_spec "param_space_unclassified"
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:35 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:762) add_builtin_operand
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:271) add_instruction: mov
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:36 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:762) add_builtin_operand
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:271) add_instruction: mov
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:37 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:762) add_builtin_operand
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:271) add_instruction: mov
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:38 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:628) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:271) add_instruction: mad
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:39 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:762) add_builtin_operand
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:271) add_instruction: mov
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:40 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:628) add_scalar_type_spec "U32_TYPE"
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:762) add_builtin_operand
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:271) add_instruction: mov
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:41 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:628) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:271) add_instruction: mad
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:42 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:628) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:271) add_instruction: setp
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:43 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:657) add_pred
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:271) add_instruction: bra
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:44 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:643) add_label
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:271) add_instruction: $DICE_BB_2
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:572) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:271) add_instruction: cvta
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:47 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:628) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:876) add_literal_int
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:271) add_instruction: mul
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:48 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:628) add_scalar_type_spec "S64_TYPE"
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:271) add_instruction: add
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:49 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:572) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:628) add_scalar_type_spec "U64_TYPE"
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:271) add_instruction: cvta
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:50 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:628) add_scalar_type_spec "S32_TYPE"
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:876) add_literal_int
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:271) add_instruction: mul
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:51 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:628) add_scalar_type_spec "S64_TYPE"
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:271) add_instruction: add
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:52 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:572) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:53 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:572) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:271) add_instruction: ld
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:54 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:643) add_label
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:271) add_instruction: $DICE_BB_3
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:271) add_instruction: sub
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:57 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:271) add_instruction: sub
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:58 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:271) add_instruction: mul
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:59 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:271) add_instruction: fma
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:60 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:670) add_option
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:271) add_instruction: sqrt
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:61 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:572) add_space_spec "global_space"
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:628) add_scalar_type_spec "F32_TYPE"
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:920) add_address_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:767) add_memory_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:891) add_scalar_operand
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:271) add_instruction: st
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:62 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:643) add_label
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:271) add_instruction: $DICE_BB_4
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:271) add_instruction: ret
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:65 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:199) end_function
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:75) init_directive_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:90) init_instruction_state
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:75) init_directive_state
GPGPU-Sim PTX: instruction assembly for function '_Z6euclidP7latLongPfiff'...   done.
GDICE PPTX: Setting dice blocks for '_Z6euclidP7latLongPfiff'...
DICE PPTX: Creating dice block $DICE_BB_0
DICE PPTX: Creating dice block $DICE_BB_1
DICE PPTX: Creating dice block $DICE_BB_2
DICE PPTX: Creating dice block $DICE_BB_3
DICE PPTX: Creating dice block $DICE_BB_4
Printing DICE blocks for function '_Z6euclidP7latLongPfiff':
$DICE_BB_0:                 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
$DICE_BB_0:  PC=0x000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
$DICE_BB_0:  PC=0x008 (nn_cuda.1.sm_52.pptx:30) ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];
$DICE_BB_0:  PC=0x010 (nn_cuda.1.sm_52.pptx:31) ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];
$DICE_BB_0:  PC=0x018 (nn_cuda.1.sm_52.pptx:32) ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];

$DICE_BB_1:                 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
$DICE_BB_1:  PC=0x020 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
$DICE_BB_1:  PC=0x028 (nn_cuda.1.sm_52.pptx:36) mov.u32 %r3, %ctaid.y;
$DICE_BB_1:  PC=0x030 (nn_cuda.1.sm_52.pptx:37) mov.u32 %r4, %nctaid.x;
$DICE_BB_1:  PC=0x038 (nn_cuda.1.sm_52.pptx:38) mov.u32 %r5, %ctaid.x;
$DICE_BB_1:  PC=0x040 (nn_cuda.1.sm_52.pptx:39) mad.lo.s32 %r6, %r4, %r3, %r5;
$DICE_BB_1:  PC=0x048 (nn_cuda.1.sm_52.pptx:40) mov.u32 %r7, %ntid.x;
$DICE_BB_1:  PC=0x050 (nn_cuda.1.sm_52.pptx:41) mov.u32 %r8, %tid.x;
$DICE_BB_1:  PC=0x058 (nn_cuda.1.sm_52.pptx:42) mad.lo.s32 %r1, %r6, %r7, %r8;
$DICE_BB_1:  PC=0x060 (nn_cuda.1.sm_52.pptx:43) setp.ge.s32 %p1, %r1, %r2;
$DICE_BB_1:  PC=0x068 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;

$DICE_BB_2:                 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
$DICE_BB_2:  PC=0x070 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
$DICE_BB_2:  PC=0x078 (nn_cuda.1.sm_52.pptx:48) mul.wide.s32 %rd4, %r1, 4;
$DICE_BB_2:  PC=0x080 (nn_cuda.1.sm_52.pptx:49) add.s64 %rd5, %rd3, %rd4;
$DICE_BB_2:  PC=0x088 (nn_cuda.1.sm_52.pptx:50) cvta.to.global.u64 %rd6, %rd1;
$DICE_BB_2:  PC=0x090 (nn_cuda.1.sm_52.pptx:51) mul.wide.s32 %rd7, %r1, 8;
$DICE_BB_2:  PC=0x098 (nn_cuda.1.sm_52.pptx:52) add.s64 %rd8, %rd6, %rd7;
$DICE_BB_2:  PC=0x0a0 (nn_cuda.1.sm_52.pptx:53) ld.global.f32 %f3, [%rd8];
$DICE_BB_2:  PC=0x0a8 (nn_cuda.1.sm_52.pptx:54) ld.global.f32 %f5, [%rd8+4];

$DICE_BB_3:                 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
$DICE_BB_3:  PC=0x0b0 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
$DICE_BB_3:  PC=0x0b8 (nn_cuda.1.sm_52.pptx:58) sub.f32 %f6, %f2, %f5;
$DICE_BB_3:  PC=0x0c0 (nn_cuda.1.sm_52.pptx:59) mul.f32 %f7, %f6, %f6;
$DICE_BB_3:  PC=0x0c8 (nn_cuda.1.sm_52.pptx:60) fma.rn.f32 %f8, %f4, %f4, %f7;
$DICE_BB_3:  PC=0x0d0 (nn_cuda.1.sm_52.pptx:61) sqrt.rn.f32 %f9, %f8;
$DICE_BB_3:  PC=0x0d8 (nn_cuda.1.sm_52.pptx:62) st.global.f32 [%rd5], %f9;

$DICE_BB_4:                 (nn_cuda.1.sm_52.pptx:65) ret;
$DICE_BB_4:  PC=0x0e0 (nn_cuda.1.sm_52.pptx:65) ret;
 nn_cuda.1.sm_52.pptx:67 =>    (ptx_parser.cc:216) function _Z6euclidP7latLongPfiff, PC = 0

GPGPU-Sim PTX: finished parsing DICE .pptx file nn_cuda.1.sm_52.pptx
DICE PPTX: dump symbol table


Symbol table for "global_allfiles":
       _Z6euclidP7latLongPfiff : uid:2, decl:nn_cuda.1.sm_52.pptx:15, type:0x604000039b50,  is_func_addr  0x6160011c4f80 

DICE PPTX: finished dumping symbol table


GPGPU-Sim PTX: CUDA API function "int cuda_runtime_api::load_static_globals(symbol_table*, unsigned int, unsigned int, gpgpu_t*)" has been called.
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).


GPGPU-Sim PTX: CUDA API function "int cuda_runtime_api::load_constants(symbol_table*, addr_t, gpgpu_t*)" has been called.
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from nn_cuda.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z6euclidP7latLongPfiff' : regs=10, lmem=0, smem=0, cmem=356
DICE METADATA: Loading Metadata from nn_cuda.1.sm_52.meta
DICE METADATA PARSER: FUNCTION_IDENTIFIER = _Z6euclidP7latLongPfiff
DICE Metadata Parser: Set Function Name
DICE METADATA PARSER: DBB_ID = 0
DICE Metadata Parser: Create New Meta 0
DICE Metadata Parser: add operand %rd1
uid:30, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: add operand %rd2
uid:31, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: add operand %r2
uid:22, decl:nn_cuda.1.sm_52.pptx:25, type:0x604000039d50, DICE Metadata Parser: add operand %f1
uid:11, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: Set LD destination Registers
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 0
DICE METADATA PARSER: DBB_ID = 1
DICE Metadata Parser: Create New Meta 1
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: Add builtin operand
DICE Metadata Parser: add operand %r2
uid:22, decl:nn_cuda.1.sm_52.pptx:25, type:0x604000039d50, DICE Metadata Parser: Set In Registers
DICE Metadata Parser: add operand %r1
uid:21, decl:nn_cuda.1.sm_52.pptx:25, type:0x604000039d50, DICE Metadata Parser: add operand %p1
uid:9, decl:nn_cuda.1.sm_52.pptx:23, type:0x604000039cd0, DICE Metadata Parser: Set out Registers
DICE Metadata Parser: add operand %f2
uid:12, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: Set LD destination Registers
DICE Metadata Parser: add operand %p1
uid:9, decl:nn_cuda.1.sm_52.pptx:23, type:0x604000039cd0, DICE Metadata Parser: Set Branch Predication
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 1
DICE METADATA PARSER: DBB_ID = 2
DICE Metadata Parser: Create New Meta 2
DICE Metadata Parser: add operand %rd2
uid:31, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: add operand %r1
uid:21, decl:nn_cuda.1.sm_52.pptx:25, type:0x604000039d50, DICE Metadata Parser: add operand %rd1
uid:30, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: Set In Registers
DICE Metadata Parser: add operand %rd5
uid:34, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: Set out Registers
DICE Metadata Parser: add operand %f3
uid:13, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: add operand %f5
uid:15, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: Set LD destination Registers
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 2
DICE METADATA PARSER: DBB_ID = 3
DICE Metadata Parser: Create New Meta 3
DICE Metadata Parser: add operand %f1
uid:11, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: add operand %f2
uid:12, decl:nn_cuda.1.sm_52.pptx:24, type:0x604000039d10, DICE Metadata Parser: add operand %rd5
uid:34, decl:nn_cuda.1.sm_52.pptx:26, type:0x604000039d90, DICE Metadata Parser: Set In Registers
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 3
DICE METADATA PARSER: DBB_ID = 4
DICE Metadata Parser: Create New Meta 4
DICE METADATA PARSER: Finished current DBB.
DICE Metadata Parser: Commit Meta 4
DICE METADATA PARSER: Finished current FUNCTION.
Linking DICE blocks to metadata of function'_Z6euclidP7latLongPfiff':
DICE METADATA Linking: $DICE_BB_0
DICE METADATA Linking: $DICE_BB_1
DICE METADATA Linking: $DICE_BB_2
DICE METADATA Linking: $DICE_BB_3
DICE METADATA Linking: $DICE_BB_4
DICE Metadata Assemble
DICE Metadata: Metadata assembly for function '_Z6euclidP7latLongPfiff'...   done.
Dumping DICE metadata for function '_Z6euclidP7latLongPfiff':
DICE Metadata:
Metadata ID: 0
PC: 0xf0
Metadata Mem Index: 0
Size: 32
BITSTREAM_ADDR: $DICE_BB_0 : (nil)
BITSTREAM_LENGTH: 4
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 0
In Registers:None
Out Registers:None
Load Destination Registers:%rd1 %rd2 %r2 %f1 
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 1
PC: 0x110
Metadata Mem Index: 32
Size: 32
BITSTREAM_ADDR: $DICE_BB_1 : 0x20
BITSTREAM_LENGTH: 4
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 5
In Registers:%ctaid.y %nctaid.x %ctaid.x %ntid.x %tid.x %r2 
Out Registers:%r1 %p1 
Load Destination Registers:%f2 
Number of Store: 1
Branch: 1
Uni Branch: 0
Branch Prediction:%p1
Branch Target Metadata ID: 4, PC = 0x170
Reconvergence Metadata ID: 4, PC = 0x170
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 2
PC: 0x130
Metadata Mem Index: 64
Size: 32
BITSTREAM_ADDR: $DICE_BB_2 : 0x70
BITSTREAM_LENGTH: 6
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 3
In Registers:%rd2 %r1 %rd1 
Out Registers:%rd5 
Load Destination Registers:%f3 %f5 
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 3
PC: 0x150
Metadata Mem Index: 96
Size: 32
BITSTREAM_ADDR: $DICE_BB_3 : 0xb0
BITSTREAM_LENGTH: 7
Unrolling Factor: 1
Unrolling Strategy: 0
Latency: 2
In Registers:%f1 %f2 %rd5 
Out Registers:None
Load Destination Registers:None
Number of Store: 1
Branch: 0
Is Exit: 0
Is Ret: 0
Is Entry: 0


DICE Metadata:
Metadata ID: 4
PC: 0x170
Metadata Mem Index: 128
Size: 32
BITSTREAM_ADDR: $DICE_BB_4 : 0xe0
BITSTREAM_LENGTH: 0
Unrolling Factor: 0
Unrolling Strategy: 0
Latency: 0
In Registers:None
Out Registers:None
Load Destination Registers:None
Number of Store: 0
Branch: 0
Is Exit: 0
Is Ret: 1
Is Entry: 0


DICE Metadata Parser: Commited Function
DICE METADATA: Finished Loading Metadata from nn_cuda.1.sm_52.meta
[Jiayi Test] __cudaRegisterFatBinaryEnd


GPGPU-Sim PTX: CUDA API function "void __cudaRegisterFatBinaryEnd(void**)" has been called.
[Jiayi Test] cudaGetDevicePropertiesInternal


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaGetDevicePropertiesInternal(cudaDeviceProp*, int, gpgpu_context*)" has been called.
[Jiayi Test]: start_sim_thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemGetInfo(size_t*, size_t*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMallocInternal(void**, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: allocating 342112 bytes on GPU starting at address 0xc0000000
GPGPU-Sim PTX: cudaMallocing 342112 bytes starting at 0xc0000000..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMallocInternal(void**, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: allocating 171056 bytes on GPU starting at address 0xc0053900
GPGPU-Sim PTX: cudaMallocing 171056 bytes starting at 0xc0053900..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemcpyInternal(void*, const void*, size_t, cudaMemcpyKind, gpgpu_context*)" has been called.
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0xc0000000
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API: stream 0 performing memcpy host-to-device
GPGPU-Sim PTX: copying 342112 bytes from CPU[0x7f77c991b800] to GPU[0xc0000000] ...  done.
GPGPU-Sim: ** STOP simulation thread (no work) **
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***


GPGPU-Sim PTX: CUDA API function "unsigned int __cudaPushCallConfiguration(dim3, dim3, size_t, CUstream_st*)" has been called.
[Jiayi Test] cudaConfigureCallInternal(


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaConfigureCallInternal(dim3, dim3, size_t, cudaStream_t, gpgpu_context*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t __cudaPopCallConfiguration(dim3*, dim3*, size_t*, void*)" has been called.
[Jiayi Test] cudaLaunchKernel(2762)
[Jiayi Test] cuLaunchKernelInternal1957()


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaLaunchKernelInternal(const char*, dim3, dim3, const void**, size_t, cudaStream_t, gpgpu_context*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb73b4b40..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb73b4b80..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeb73b4a00..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeb73b4a40..


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaSetupArgumentInternal(const void*, size_t, size_t, gpgpu_context*)" has been called.
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeb73b4a80..
[Jiayi Test] cudaLaunchInternal


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaLaunchInternal(const char*, gpgpu_context*)" has been called.

GPGPU-Sim PTX: cudaLaunch for 0x0x404490 (mode=functional simulation) on stream 0


GPGPU-Sim PTX: CUDA API function "kernel_info_t* cuda_runtime_api::gpgpu_cuda_ptx_sim_init_grid(const char*, gpgpu_ptx_sim_arg_list_t, dim3, dim3, CUctx_st*)" has been called.
GPGPU-Sim PTX: finding reconvergence points for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding dominators for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6euclidP7latLongPfiff'...
Printing basic blocks for function '_Z6euclidP7latLongPfiff':
bb_00	:                 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
bb_00	:  PC=0x000 (nn_cuda.1.sm_52.pptx:29) ld.param.u64 %rd1, [_Z6euclidP7latLongPfiff_param_0];
bb_00	:  PC=0x008 (nn_cuda.1.sm_52.pptx:30) ld.param.u64 %rd2, [_Z6euclidP7latLongPfiff_param_1];
bb_00	:  PC=0x010 (nn_cuda.1.sm_52.pptx:31) ld.param.u32 %r2, [_Z6euclidP7latLongPfiff_param_2];
bb_00	:  PC=0x018 (nn_cuda.1.sm_52.pptx:32) ld.param.f32 %f1, [_Z6euclidP7latLongPfiff_param_3];

bb_01	:                 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
bb_01	:  PC=0x020 (nn_cuda.1.sm_52.pptx:35) ld.param.f32 %f2, [_Z6euclidP7latLongPfiff_param_4];
bb_01	:  PC=0x028 (nn_cuda.1.sm_52.pptx:36) mov.u32 %r3, %ctaid.y;
bb_01	:  PC=0x030 (nn_cuda.1.sm_52.pptx:37) mov.u32 %r4, %nctaid.x;
bb_01	:  PC=0x038 (nn_cuda.1.sm_52.pptx:38) mov.u32 %r5, %ctaid.x;
bb_01	:  PC=0x040 (nn_cuda.1.sm_52.pptx:39) mad.lo.s32 %r6, %r4, %r3, %r5;
bb_01	:  PC=0x048 (nn_cuda.1.sm_52.pptx:40) mov.u32 %r7, %ntid.x;
bb_01	:  PC=0x050 (nn_cuda.1.sm_52.pptx:41) mov.u32 %r8, %tid.x;
bb_01	:  PC=0x058 (nn_cuda.1.sm_52.pptx:42) mad.lo.s32 %r1, %r6, %r7, %r8;
bb_01	:  PC=0x060 (nn_cuda.1.sm_52.pptx:43) setp.ge.s32 %p1, %r1, %r2;
bb_01	:  PC=0x068 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;

bb_02	:                 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
bb_02	:  PC=0x070 (nn_cuda.1.sm_52.pptx:47) cvta.to.global.u64 %rd3, %rd2;
bb_02	:  PC=0x078 (nn_cuda.1.sm_52.pptx:48) mul.wide.s32 %rd4, %r1, 4;
bb_02	:  PC=0x080 (nn_cuda.1.sm_52.pptx:49) add.s64 %rd5, %rd3, %rd4;
bb_02	:  PC=0x088 (nn_cuda.1.sm_52.pptx:50) cvta.to.global.u64 %rd6, %rd1;
bb_02	:  PC=0x090 (nn_cuda.1.sm_52.pptx:51) mul.wide.s32 %rd7, %r1, 8;
bb_02	:  PC=0x098 (nn_cuda.1.sm_52.pptx:52) add.s64 %rd8, %rd6, %rd7;
bb_02	:  PC=0x0a0 (nn_cuda.1.sm_52.pptx:53) ld.global.f32 %f3, [%rd8];
bb_02	:  PC=0x0a8 (nn_cuda.1.sm_52.pptx:54) ld.global.f32 %f5, [%rd8+4];

bb_03	:                 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
bb_03	:  PC=0x0b0 (nn_cuda.1.sm_52.pptx:57) sub.f32 %f4, %f1, %f3;
bb_03	:  PC=0x0b8 (nn_cuda.1.sm_52.pptx:58) sub.f32 %f6, %f2, %f5;
bb_03	:  PC=0x0c0 (nn_cuda.1.sm_52.pptx:59) mul.f32 %f7, %f6, %f6;
bb_03	:  PC=0x0c8 (nn_cuda.1.sm_52.pptx:60) fma.rn.f32 %f8, %f4, %f4, %f7;
bb_03	:  PC=0x0d0 (nn_cuda.1.sm_52.pptx:61) sqrt.rn.f32 %f9, %f8;
bb_03	:  PC=0x0d8 (nn_cuda.1.sm_52.pptx:62) st.global.f32 [%rd5], %f9;

bb_04	:                 (nn_cuda.1.sm_52.pptx:65) ret;
bb_04	:  PC=0x0e0 (nn_cuda.1.sm_52.pptx:65) ret;

Summary of basic blocks for '_Z6euclidP7latLongPfiff':
bb_00	: first: ld	 last: ld	
bb_01	: first: ld	 last: bra	
bb_02	: first: cvta	 last: ld	
bb_03	: first: sub	 last: st	
bb_04	: first: ret	 last: ret	
bb_05	: first: NULL	 last: NULL	

Printing basic blocks links for function '_Z6euclidP7latLongPfiff':
ID: 0	:Successors: 1
ID: 1	:Predecessors: 0	Successors: 2 4
ID: 2	:Predecessors: 1	Successors: 3
ID: 3	:Predecessors: 2	Successors: 4
ID: 4	:Predecessors: 1 3	Successors: 5
ID: 5	:Predecessors: 4	
Basic Block in DOT
digraph _Z6euclidP7latLongPfiff {
	0 -> 1; 
	1 -> 2; 1 -> 4; 
	2 -> 3; 
	3 -> 4; 
	4 -> 5; 
	
}
Printing dominators for function '_Z6euclidP7latLongPfiff':
ID: 0	: 0
ID: 1	: 0 1
ID: 2	: 0 1 2
ID: 3	: 0 1 2 3
ID: 4	: 0 1 4
ID: 5	: 0 1 4 5
GPGPU-Sim PTX: Finding postdominators for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6euclidP7latLongPfiff'...
Printing postdominators for function '_Z6euclidP7latLongPfiff':
ID: 0	: 0 1 4 5
ID: 1	: 1 4 5
ID: 2	: 2 3 4 5
ID: 3	: 3 4 5
ID: 4	: 4 5
ID: 5	: 5
Printing immediate postdominators for function '_Z6euclidP7latLongPfiff':
ID: 0	:1
ID: 1	:4
ID: 2	:3
ID: 3	:4
ID: 4	:5
ID: 5	:-1
GPGPU-Sim PTX: pre-decoding instructions for '_Z6euclidP7latLongPfiff'...
GPGPU-Sim PTX: reconvergence points for _Z6euclidP7latLongPfiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (nn_cuda.1.sm_52.pptx:44) @%p1 bra $DICE_BB_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (nn_cuda.1.sm_52.pptx:65) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6euclidP7latLongPfiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6euclidP7latLongPfiff'.
GPGPU-Sim PTX: pushing kernel '_Z6euclidP7latLongPfiff' to stream 0, gridDim= (168,1,1) blockDim = (256,1,1) 
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim API: stream 0 performing kernel 1: '_Z6euclidP7latLongPfiff' transfer to GPU hardware scheduler
[Jiayi Test1]: if (ctx->the_gpgpusim->g_the_gpu->is_functional_sim())
GPGPU-Sim: Performing Functional Simulation, executing kernel _Z6euclidP7latLongPfiff...
GPGPU-Sim PTX: PDOM analysis already done for _Z6euclidP7latLongPfiff 
padded cta size is 256 and 10 and 12GPGPU-Sim uArch: CTA/core = 6, limited by: threads
Max CTA : 6
  <CTA alloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0xffffffff
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0xffffffff
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
  <CTA realloc> : sm_idx=0 sid=0 max_cta_per_sm=1
DICE pdom_stack_top_info: 0xf0, 0xffffffff
DICE Metadata Fetch: 0xf0
DICE pdom_stack_top_info: 0x110, 0xffffffff
DICE Metadata Fetch: 0x110
DICE pdom_stack_top_info: 0x130, 0x170
DICE Metadata Fetch: 0x130
DICE pdom_stack_top_info: 0x150, 0x170
DICE Metadata Fetch: 0x150
DICE pdom_stack_top_info: 0x170, 0xffffffff
DICE Metadata Fetch: 0x170
Destroy streams for kernel 1: size 0
GPGPU-Sim: Done functional simulation (1243816 instructions simulated).


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 414605 (inst/sec)
GPGPU-Sim: ** STOP simulation thread (no work) **
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaThreadSynchronizeInternal(gpgpu_context*)" has been called.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaMemcpyInternal(void*, const void*, size_t, cudaMemcpyKind, gpgpu_context*)" has been called.
GPGPU-Sim PTX: cudaMemcpy(): devPtr = 0x7f77c893e800
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim: ** START simulation thread (detected work) **
GPGPU-Sim API: Stream Manager State
Jiayi Test: CUstream_st::print
GPGPU-Sim API:    stream 0 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim API: stream 0 performing memcpy device-to-host
GPGPU-Sim PTX: copying 171056 bytes from GPU[0xc0053900] to CPU[0x7f77c893e800] ... done.
GPGPU-Sim: ** STOP simulation thread (no work) **
GPGPU-Sim: *** simulation thread starting and spinning waiting for work ***
1988 12 27  0 18 TONY       30.0  89.8  113   39 --> Distance=0.199997
1980 10 22 18  3 ISAAC      30.1  90.4  110  778 --> Distance=0.412312
1997 11 14 12 24 HELENE     30.5  89.8  134  529 --> Distance=0.538515
2003  8 27 12 10 TONY       29.9  89.4  160  286 --> Distance=0.608275
1974 12 22 18 24 JOYCE      30.6  89.9   80  593 --> Distance=0.608276


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaFree(void*)" has been called.


GPGPU-Sim PTX: CUDA API function "cudaError_t cudaFree(void*)" has been called.


GPGPU-Sim PTX: CUDA API function "void __cudaUnregisterFatBinary(void**)" has been called.
GPGPU-Sim: *** exit detected ***
