

================================================================
== Vivado HLS Report for 'HoughSortDescent'
================================================================
* Date:           Tue Sep 25 14:17:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     256|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     170|
|Register         |        -|      -|     367|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     367|     426|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_143_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_169_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_s_fu_128_p2               |     +    |      0|  0|  39|          32|           2|
    |tmp_2_fu_159_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_180_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_202_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_138_p2               |   icmp   |      0|  0|  18|          32|          32|
    |j_0_maxindex_index_fu_194_p3  |  select  |      0|  0|  32|           1|          32|
    |value_0_maxvalue_fu_186_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   2|           2|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 256|         228|         199|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_maxindex_index_1_phi_fu_121_p4  |   9|          2|   32|         64|
    |data_address0                              |  15|          3|   18|         54|
    |maxindex_index_1_reg_118                   |   9|          2|   32|         64|
    |maxindex_index_3_reg_87                    |   9|          2|   31|         62|
    |maxindex_index_reg_108                     |   9|          2|   32|         64|
    |maxvalue1_reg_98                           |   9|          2|   32|         64|
    |sequence_address0                          |  33|          6|   18|        108|
    |sequence_d0                                |  15|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 170|         35|  230|        589|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |i_reg_232                               |  31|   0|   31|          0|
    |index0_reg_242                          |  32|   0|   32|          0|
    |j_1_reg_266                             |  32|   0|   32|          0|
    |maxindex_index_1_reg_118                |  32|   0|   32|          0|
    |maxindex_index_1_reg_118_pp0_iter1_reg  |  32|   0|   32|          0|
    |maxindex_index_3_cas_reg_222            |  31|   0|   32|          1|
    |maxindex_index_3_reg_87                 |  31|   0|   31|          0|
    |maxindex_index_reg_108                  |  32|   0|   32|          0|
    |maxvalue1_reg_98                        |  32|   0|   32|          0|
    |sequence_addr_2_reg_290                 |  18|   0|   18|          0|
    |sequence_addr_reg_237                   |  18|   0|   18|          0|
    |tmp_2_reg_257                           |   1|   0|    1|          0|
    |tmp_2_reg_257_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_6_reg_286                           |   1|   0|    1|          0|
    |tmp_s_reg_217                           |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 367|   0|  368|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | HoughSortDescent | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | HoughSortDescent | return value |
|ap_start           |  in |    1| ap_ctrl_hs | HoughSortDescent | return value |
|ap_done            | out |    1| ap_ctrl_hs | HoughSortDescent | return value |
|ap_idle            | out |    1| ap_ctrl_hs | HoughSortDescent | return value |
|ap_ready           | out |    1| ap_ctrl_hs | HoughSortDescent | return value |
|sequence_address0  | out |   18|  ap_memory |     sequence     |     array    |
|sequence_ce0       | out |    1|  ap_memory |     sequence     |     array    |
|sequence_we0       | out |    1|  ap_memory |     sequence     |     array    |
|sequence_d0        | out |   32|  ap_memory |     sequence     |     array    |
|sequence_q0        |  in |   32|  ap_memory |     sequence     |     array    |
|num                |  in |   32|   ap_none  |        num       |    scalar    |
|data_address0      | out |   18|  ap_memory |       data       |     array    |
|data_ce0           | out |    1|  ap_memory |       data       |     array    |
|data_q0            |  in |   32|  ap_memory |       data       |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

