<root><simulation><result_generated_time />2023-05-12 16:22:48<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />46/95</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [784, 1, 1], 'O': [196, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7), ('OY', 4)]], [[('C', 4)], []], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('OX', 7), ('OY', 4)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OX', 7), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 2), ('FX', 3), ('OX', 2)], [('FY', 3), ('C', 32), ('K', 8)], []]<I />[[('K', 16), ('OX', 2), ('FX', 3), ('OX', 2), ('FY', 3)], [('C', 32), ('K', 8)], []]<O />[[('K', 16), ('OX', 2), ('FX', 3), ('OX', 2), ('FY', 3), ('C', 32)], [('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 4, 1, 1], 'I': [1.0, 125.44, 8.0, 1.0], 'O': [4.0, 288, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 1179648, 1179648], 'I': [144, 921600, 921600], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.75, 0.04, 0.0], 'I': [0.28, 0.03, 0.0], 'O': [1.0, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.09, 0.0], 'I': [0.28, 0.09, 0.0], 'O': [1.0, 0.09, 0.0]}<effective_mem_size_bit />{'W': [384, 393216, 1179648], 'I': [144, 921600, 921600], 'O': [512, 100352, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 802816]}<total_unit_count />{'W': [784, 4, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 196, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [784, 784, 1, 1], 'O': [196, 196, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[589824, 147456], [147456, 147456], [147456, 0]]<I />[[7225344, 921600], [921600, 115200], [115200, 0]]<O />[[(28801024, 28901376), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(28801024, 28901376), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[73728, 18432], [2304, 2304], [576, 0]]<I />[[903168, 115200], [14400, 1800], [450, 0]]<O />[[(3600128, 3612672), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([3600128, 3612672], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />35389440</mac_count></basic_info><energy><total_energy />254490350.9<mem_energy_breakdown><W />[31.5, 456.6, 767.1]<I />[345.5, 1683.3, 599.3]<O />[2531.0, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1769472.0<total />254483103.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7447<utilization_without_data_loading />0.7655<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9727<mac_utilize_temporal_without_data_loading />0.9998</mac_array_utilization><latency><latency_cycle_with_data_loading />151598<latency_cycle_without_data_loading />147488<ideal_computing_cycle />147456<data_loading><load_cycle_total />4110<load_cycle_individual />{'W': [6, 2304, 0], 'I': [221, 1800, 0]}<load_cycle_combined />{'W': 2304, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />32<mem_stall_cycle_individual />{'W': [[-147455], [-69030, -71331], [-147456, -147456]], 'I': [[-147455], [-146370, -90780], [-147456, -147456]], 'O': [[-147456], [-1472, 32], [-145888, -147064]]}<mem_stall_cycle_shared />{'W': [[-147455], [-69030, 0], [0, 0]], 'I': [[-147455], [-146370, 0], [0, 0]], 'O': [[-147456], [-1472, 32], [-145888, -147064]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 1179648, 1179648], 'I': [144, 921600, 921600], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [1536, 1179648, 1179648], 'I': [112896, 921600, 921600], 'O': [100352, 802816, 802816]}<loop_cycles_each_level />{'W': [192, 147456, 147456], 'I': [576, 147456, 147456], 'O': [18432, 147456, 147456]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [3, 8, 1], 'O': [96, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [196.0, 6.2], [6.2, 6.2]], 'O': [[8.0, 0.0], [5.4, 5.4], [5.4, 5.4]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [16.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.8], [588.0, 50.0], [50.0, 6.2]], 'O': [[8.0, 2.7], [522.7, 5.4], [5.4, 5.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [16.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [196.0, 6.2], [6.2, 0]], 'O': [[8.0, 2.7], [522.7, 5.4], [5.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [217.4, 536.9], [14.2, 5.4]], 'I': [[8.0, 0.2], [217.4, 536.9], [14.2, 5.4]], 'O': [[8.0, 2.7], [217.4, 536.9], [14.2, 5.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 147456], [96, 192, 768], [147456, 147456, 1]], 'I': [[1, 1, 147456], [576, 576, 256], [147456, 147456, 1]], 'O': [[1, 1, 147456], [192, 18432, 8], [147456, 147456, 1]]}<trans_time_real />{'W': [[0, 1, 147456], [[6, 192, 768], [3, 192, 768]], [[2304, 147456, 1], [576, 147456, 1]]], 'I': [[0, 1, 147456], [[2, 576, 256], [220, 576, 256]], [[1800, 147456, 1], [450, 147456, 1]]], 'O': [[0, 1, 147456], [[8, 18432, 8], [196, 18432, 8]], [[1568, 147456, 1], [392, 147456, 1]]]}<single_stall_cycle />{'W': [[-1], [-90, -93], [-145152, -146880]], 'I': [[-1], [-574, -356], [-145656, -147006]], 'O': [[-1], [-184, 4], [-145888, -147064]]}<single_stall_count />{'W': [147455, 767, 0], 'I': [147455, 255, 0], 'O': [147456, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4602, 0], 'I': [56100, 0], 'O': [1536, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-86754, -147456], [-145920, -145888]], 1: [[-147456, -147456], [-145888, -147456]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />2</simulation></root>