$date
	Sun Feb  6 22:56:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module j_ctr_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 8 $ q [7:0] $end
$var reg 8 % d [7:0] $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$scope module dff_5 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 . d $end
$var reg 1 / q $end
$upscope $end
$scope module dff_6 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 0 d $end
$var reg 1 1 q $end
$upscope $end
$scope module dff_7 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 2 d $end
$var reg 1 3 q $end
$upscope $end
$scope module dff_8 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 4 d $end
$var reg 1 5 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
x4
03
x2
01
x0
0/
x.
0-
x,
0+
x*
0)
x(
0'
x&
bx %
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
1#
#25
x5
x3
x1
x/
x-
x+
x)
bx !
bx $
x'
1"
#30
0"
#32
0'
0)
0+
0-
0/
01
03
b0 !
b0 $
05
0#
#35
1"
#40
0"
#42
