# Loading project Encoding
# reading /home/h3/intelFPGA/16.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project RGB2Gray
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd failed with 11 errors.
# Compile of MultGreen.vhd failed with 11 errors.
# Compile of MultRed.vhd failed with 11 errors.
# 5 compiles, 3 failed with 33 errors.
# Compile of MultRed.vhd failed with 12 errors.
# Compile of MultRed.vhd failed with 12 errors.
# Compile of MultRed.vhd failed with 12 errors.
# Compile of MultRed.vhd failed with 12 errors.
# Compile of MultRed.vhd failed with 19 errors.
# Compile of MultRed.vhd failed with 6 errors.
# Compile of MultRed.vhd failed with 6 errors.
# Compile of MultRed.vhd failed with 6 errors.
# Compile of Adder16bit.vhd was successful.
# Compile of MultRed.vhd failed with 7 errors.
# Compile of MultRed.vhd failed with 3 errors.
# Compile of MultRed.vhd failed with 2 errors.
# Compile of MultRed.vhd was successful.
vsim work.multred
# vsim work.multred 
# Start time: 13:00:09 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/multred/Clk \
sim:/multred/Data \
sim:/multred/Result \
sim:/multred/Cin \
sim:/multred/Cout \
sim:/multred/In1 \
sim:/multred/In2 \
sim:/multred/In3 \
sim:/multred/In4 \
sim:/multred/Out1 \
sim:/multred/Out2 \
sim:/multred/Total
force -freeze sim:/multred/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/multred/Data 8'd114 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:02:47 on Feb 24,2017, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
vsim work.adder16bit
# vsim work.adder16bit 
# Start time: 13:02:59 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder16bit/a \
sim:/adder16bit/b \
sim:/adder16bit/Cin \
sim:/adder16bit/S \
sim:/adder16bit/Cout \
sim:/adder16bit/t1 \
sim:/adder16bit/t2
force -freeze sim:/adder16bit/Cin 1 0
force -freeze sim:/adder16bit/Cin 0 0
run
force -freeze sim:/adder16bit/a 16'd15 0
force -freeze sim:/adder16bit/b 16'd15 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:07:00 on Feb 24,2017, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
vsim work.fulladder
# vsim work.fulladder 
# Start time: 13:07:03 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/fulladder/a \
sim:/fulladder/b \
sim:/fulladder/Cin \
sim:/fulladder/S \
sim:/fulladder/Cout
force -freeze sim:/fulladder/a 1 0
force -freeze sim:/fulladder/b 1 0
force -freeze sim:/fulladder/Cin 0 0
run
force -freeze sim:/fulladder/b 0 0
run
force -freeze sim:/fulladder/b 1 0
force -freeze sim:/fulladder/Cin 1 0
run
quit -sim
# End time: 13:08:07 on Feb 24,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# Compile of MultRed.vhd was successful.
vsim work.adder16bit
# vsim work.adder16bit 
# Start time: 13:14:08 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder16bit/a \
sim:/adder16bit/b \
sim:/adder16bit/Cin \
sim:/adder16bit/S \
sim:/adder16bit/Cout \
sim:/adder16bit/t1 \
sim:/adder16bit/t2
force -freeze sim:/adder16bit/a 16'd12 0
force -freeze sim:/adder16bit/b 16'd12 0
force -freeze sim:/adder16bit/Cin 1 0
force -freeze sim:/adder16bit/Cin 0 0
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:20:21 on Feb 24,2017, Elapsed time: 0:06:13
# Errors: 0, Warnings: 0
# Compile of MultRed.vhd was successful.
# Compile of Adder16bit.vhd was successful.
vsim work.adder16bit
# vsim work.adder16bit 
# Start time: 13:20:34 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder16bit/a \
sim:/adder16bit/b \
sim:/adder16bit/Cin \
sim:/adder16bit/S \
sim:/adder16bit/Cout \
sim:/adder16bit/c
noforce sim:/adder16bit/a
force -freeze sim:/adder16bit/a 16'd16 0
force -freeze sim:/adder16bit/b 16'd16 0
force -freeze sim:/adder16bit/Cin 0 0
run
quit 0sm
# unknown switch: 0sm
quit -sim
# End time: 13:21:25 on Feb 24,2017, Elapsed time: 0:00:51
# Errors: 1, Warnings: 0
vsim work.fulladder
# vsim work.fulladder 
# Start time: 13:21:28 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder(behavioral)
quit -sim
# End time: 13:21:33 on Feb 24,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
vsim work.multred
# vsim work.multred 
# Start time: 13:21:35 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/multred/Clk \
sim:/multred/Data \
sim:/multred/Result \
sim:/multred/Cin \
sim:/multred/Cout \
sim:/multred/In1 \
sim:/multred/In2 \
sim:/multred/In3 \
sim:/multred/In4 \
sim:/multred/Out1 \
sim:/multred/Out2 \
sim:/multred/Total
force -freeze sim:/multred/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/multred/Data 8'd114 0
run
quit -sim
# End time: 13:24:24 on Feb 24,2017, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd failed with 2 errors.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd failed with 2 errors.
# Compile of Adder8bit.vhd failed with 2 errors.
# Compile of RGB2Gray.vhd failed with 1 errors.
# 7 compiles, 4 failed with 7 errors.
# Compile of Adder8bit.vhd was successful.
# Compile of MultRed.vhd failed with 2 errors.
# Compile of MultRed.vhd was successful.
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of rgb2gray_components.vhd failed with 1 errors.
# Compile of rgb2gray_components.vhd was successful.
# Compile of RGB2Gray.vhd failed with 1 errors.
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd failed with 5 errors.
# Compile of rgb2gray_components.vhd was successful.
# 8 compiles, 1 failed with 5 errors.
# Compile of RGB2Gray.vhd failed with 3 errors.
# Compile of RGB2Gray.vhd failed with 3 errors.
# Compile of rgb2gray_components.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 14:00:32 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.adder8bit(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd100 0
force -freeze sim:/rgb2gray/Data2 8'd200 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run

quit -sim
# End time: 14:04:31 on Feb 24,2017, Elapsed time: 0:03:59
# Errors: 0, Warnings: 0
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 14:04:38 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.adder8bit(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product
noforce sim:/rgb2gray/Clk
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
add wave -position insertpoint  \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
run
# A time value could not be extracted from the current line
quit -sim
# End time: 14:14:25 on Feb 24,2017, Elapsed time: 0:09:47
# Errors: 0, Warnings: 0
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 14:14:31 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.adder8bit(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
quit -sim
# End time: 14:15:51 on Feb 24,2017, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# Load canceled
# Compile of Adder16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of Adder8bit.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 14:15:59 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.adder16bit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.adder8bit(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 1 0, 0 {50 ps} -r 100
# Value length (1) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: 1 0, 0 {50 ps}.
# 
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
quit -sim
# End time: 14:29:05 on Feb 24,2017, Elapsed time: 0:13:06
# Errors: 1, Warnings: 0
# Compile of Adder32bit.vhd failed with 3 errors.
# Compile of Adder32bit.vhd failed with 2 errors.
# Compile of Adder32bit.vhd was successful.
vsim work.adder32bit
# vsim work.adder32bit 
# Start time: 14:31:35 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder32bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder32bit/a \
sim:/adder32bit/b \
sim:/adder32bit/Cin \
sim:/adder32bit/S \
sim:/adder32bit/Cout \
sim:/adder32bit/c
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/b 32'd22 0
force -freeze sim:/adder32bit/Cin 0 0
run
quit -sim
# End time: 14:33:17 on Feb 24,2017, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# Compile of Adder32bit.vhd was successful.
vsim work.adder32bit
# vsim work.adder32bit 
# Start time: 14:33:25 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder32bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder32bit/a \
sim:/adder32bit/b \
sim:/adder32bit/Cin \
sim:/adder32bit/S \
sim:/adder32bit/Cout \
sim:/adder32bit/c
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/b 32'd222 0
force -freeze sim:/adder32bit/Cin 00
# ** Error: (vsim-4026) Value "00" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: 00.
# 
force -freeze sim:/adder32bit/Cin 0 0
run
quit -sim
# End time: 14:35:54 on Feb 24,2017, Elapsed time: 0:02:29
# Errors: 1, Warnings: 0
# Compile of Adder32bit.vhd was successful.
# Compile of Adder32bit.vhd was successful.
vsim work.adder32bit
# vsim work.adder32bit 
# Start time: 14:36:14 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder32bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder32bit/a \
sim:/adder32bit/b \
sim:/adder32bit/Cin \
sim:/adder32bit/S \
sim:/adder32bit/Cout \
sim:/adder32bit/c
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/b 32'd222 0
force -freeze sim:/adder32bit/Cin 0 0
run
quit -sim
# End time: 14:40:46 on Feb 24,2017, Elapsed time: 0:04:32
# Errors: 0, Warnings: 0
# Compile of Adder32bit.vhd was successful.
vsim work.adder32bit
# vsim work.adder32bit 
# Start time: 14:40:54 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder32bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder32bit/a \
sim:/adder32bit/b \
sim:/adder32bit/Cin \
sim:/adder32bit/S \
sim:/adder32bit/Cout \
sim:/adder32bit/C
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/b 32'd222 0
force -freeze sim:/adder32bit/Cin 0 0
run
quit -sim
# End time: 14:44:22 on Feb 24,2017, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# Compile of Adder32bit.vhd was successful.
vsim work.adder32bit
# vsim work.adder32bit 
# Start time: 14:44:29 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder32bit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/adder32bit/a \
sim:/adder32bit/b \
sim:/adder32bit/Cin \
sim:/adder32bit/S \
sim:/adder32bit/Cout \
sim:/adder32bit/C
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/a 32'd222 0
force -freeze sim:/adder32bit/a 32'd111 0
force -freeze sim:/adder32bit/b 32'd222 0
force -freeze sim:/adder32bit/Cin 0 0
run
quit -sim
# End time: 14:46:59 on Feb 24,2017, Elapsed time: 0:02:30
# Errors: 0, Warnings: 0
# Compile of Adder32bit.vhd was successful.
vsim work.addernbit
# vsim work.addernbit 
# Start time: 14:47:16 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/addernbit/N \
sim:/addernbit/a \
sim:/addernbit/b \
sim:/addernbit/Cin \
sim:/addernbit/S \
sim:/addernbit/Cout \
sim:/addernbit/C
force -freeze sim:/adder32bit/a 32'd111 0
# ** Error (suppressible): (vsim-4008) Object 'sim:/adder32bit/a' not found.
# 
force -freeze sim:/addernbit/a 32'd111 0
force -freeze sim:/addernbit/b 32'd222 0
force -freeze sim:/addernbit/Cin 0 0
run
:q
# invalid command name ":q"
quit -sim
# End time: 15:13:00 on Feb 24,2017, Elapsed time: 0:25:44
# Errors: 2, Warnings: 0
# Compile of AdderNbit.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of MultRed.vhd failed with 9 errors.
# Compile of MultRed.vhd failed with 9 errors.
# Compile of MultRed.vhd failed with 2 errors.
# Compile of MultRed.vhd was successful.
vsim work.multred
# vsim work.multred 
# Start time: 15:17:31 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/multred/Clk \
sim:/multred/Data \
sim:/multred/Result
force -freeze sim:/multred/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/multred/Data 8'd200 0
run
add wave -position insertpoint  \
sim:/multred/Cin \
sim:/multred/Cout \
sim:/multred/In1 \
sim:/multred/In2 \
sim:/multred/In3 \
sim:/multred/In4 \
sim:/multred/In5 \
sim:/multred/In6 \
sim:/multred/In7 \
sim:/multred/Out1 \
sim:/multred/Out2 \
sim:/multred/Out3 \
sim:/multred/Out4 \
sim:/multred/Out5 \
sim:/multred/Out6 \
sim:/multred/Total
run
quit -sim
# End time: 15:26:57 on Feb 24,2017, Elapsed time: 0:09:26
# Errors: 0, Warnings: 0
# Load canceled
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.multred
# vsim work.multred 
# Start time: 15:27:06 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/multred/Clk \
sim:/multred/Data \
sim:/multred/Result \
sim:/multred/Cin \
sim:/multred/Cout \
sim:/multred/In1 \
sim:/multred/In2 \
sim:/multred/In3 \
sim:/multred/In4 \
sim:/multred/In5 \
sim:/multred/In6 \
sim:/multred/In7 \
sim:/multred/Out1 \
sim:/multred/Out2 \
sim:/multred/Out3 \
sim:/multred/Out4 \
sim:/multred/Out5 \
sim:/multred/Out6 \
sim:/multred/Total
force -freeze sim:/multred/Data 8'd200 0
force -freeze sim:/multred/Clk 1 0, 0 {50 ps} -r 100
run
# Can't move the Now cursor.
quit -sim
# End time: 15:42:01 on Feb 24,2017, Elapsed time: 0:14:55
# Errors: 1, Warnings: 0
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.multred
# vsim work.multred 
# Start time: 15:42:08 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
add wave -position insertpoint  \
sim:/multred/Clk \
sim:/multred/Data \
sim:/multred/Result \
sim:/multred/Cin \
sim:/multred/Cout \
sim:/multred/In1 \
sim:/multred/In2 \
sim:/multred/In3 \
sim:/multred/In4 \
sim:/multred/In5 \
sim:/multred/In6 \
sim:/multred/In7 \
sim:/multred/Out1 \
sim:/multred/Out2 \
sim:/multred/Out3 \
sim:/multred/Out4 \
sim:/multred/Out5 \
sim:/multred/Out6
force -freeze sim:/multred/Data 8'd200 0
force -freeze sim:/multred/Clk 1 0, 0 {50 ps} -r 100
run
:q
# invalid command name ":q"
quit -sim
# End time: 15:55:06 on Feb 24,2017, Elapsed time: 0:12:58
# Errors: 1, Warnings: 0
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd failed with 2 errors.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd failed with 3 errors.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 1 failed with 3 errors.
vsim work.fulladder
# vsim work.fulladder 
# Start time: 16:43:34 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder(behavioral)
quit -sim
# End time: 16:43:42 on Feb 24,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 16:44:26 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
quit -sim
# End time: 16:51:59 on Feb 24,2017, Elapsed time: 0:07:33
# Errors: 0, Warnings: 0
# Load canceled
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 16:52:09 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data1 8'd100 0
force -freeze sim:/rgb2gray/Data1 8'd17 0
run
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
quit -sim
# End time: 16:58:21 on Feb 24,2017, Elapsed time: 0:06:12
# Errors: 0, Warnings: 0
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd failed with 2 errors.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd failed with 3 errors.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# 7 compiles, 1 failed with 3 errors.
# Compile of MultBlue.vhd failed with 3 errors.
# Compile of MultBlue.vhd failed with 5 errors.
# Compile of MultBlue.vhd failed with 3 errors.
# Compile of MultBlue.vhd was successful.
vsim work.rgb2gray
# vsim work.rgb2gray 
# Start time: 17:14:39 on Feb 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.multblue(behavioral)
add wave -position insertpoint  \
sim:/rgb2gray/Clk \
sim:/rgb2gray/Data1 \
sim:/rgb2gray/Data2 \
sim:/rgb2gray/Data3 \
sim:/rgb2gray/Product \
sim:/rgb2gray/Mout1 \
sim:/rgb2gray/Mout2 \
sim:/rgb2gray/Mout3 \
sim:/rgb2gray/Temp \
sim:/rgb2gray/Cin \
sim:/rgb2gray/Cout
force -freeze sim:/rgb2gray/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/rgb2gray/Data1 8'd200 0
force -freeze sim:/rgb2gray/Data2 8'd100 0
force -freeze sim:/rgb2gray/Data3 8'd17 0
run
