<!-- Báº®T Äáº¦U CÄ‚N GIá»®A TOÃ€N Bá»˜ -->
<div align="center">

# Hi there, I'm Vo Hoang Nguyen <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="30px">

<!-- HIá»†U á»¨NG CHá»® CHáº Y (Typing Effect) -->
<a href="https://git.io/typing-svg">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=600&size=24&pause=1000&color=36BCF7&center=true&vCenter=true&width=500&lines=RTL+Design+%2F+DFT+Engineer;Computer+Engineering+Student;Hardware+Enthusiast+%F0%9F%9B%A0%EF%B8%8F;HCMUT+Undergraduate" alt="Typing SVG" />
</a>

<br/>

<!-- GIá»šI THIá»†U NGáº®N Gá»ŒN -->
I am passionate about **Digital Logic Design**, **Computer Architecture**, and **Embedded Systems**.<br/>
My goal is to build efficient hardware solutions, from designing RISC-V processors to implementing secure TRNG on FPGAs.

<br/>

<!-- THÃ”NG TIN -->
â€¢ ğŸ“ **Education:** 3rd-year Student at Ho Chi Minh City University of Technology (VNU-HCM) <br/>
â€¢ ğŸ”­ **Focus:** Advanced Verification (UVM/cocotb) & SoC Design <br/>
â€¢ ğŸŒ± **Learning:** SystemVerilog Assertions & Low-power Design <br/>
â€¢ ğŸ’¬ **Contact:** nguyen.vohoang@hcmut.edu.vn

<br/>
<br/>

<!-- TECH STACK (BADGE Äá»’NG Bá»˜) -->
### ğŸ› ï¸ Languages & Tools

<!-- DÃ²ng 1: Languages -->
<img src="https://img.shields.io/badge/Verilog-B7171D?style=for-the-badge&logo=chip&logoColor=white" />
<img src="https://img.shields.io/badge/SystemVerilog-181717?style=for-the-badge&logo=chip&logoColor=white" />
<img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" />
<img src="https://img.shields.io/badge/C%2B%2B-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" />
<img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
<img src="https://img.shields.io/badge/Assembly-A8B9CC?style=for-the-badge&logo=cpu&logoColor=black" />

<br/>

<!-- DÃ²ng 2: Hardware & Tools -->
<img src="https://img.shields.io/badge/Vivado-00C7B7?style=for-the-badge&logo=xilinx&logoColor=white" />
<img src="https://img.shields.io/badge/Xilinx%20FPGA-PE-C8102E?style=for-the-badge&logo=amd&logoColor=white" />
<img src="https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white" />
<img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
<img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white" />

<br/>
<br/>

<!-- Dá»° ÃN (PROJECTS) -->
### ğŸ“Œ Key Projects

| Project | Tech Stack | Description |
| :--- | :---: | :--- |
| **[32-bit RISC-V Processor](Link_Repo_RISCV)** | `Verilog` `Vivado`<br/>`Python (cocotb)` | ğŸ”¹ Designed a 5-stage pipelined processor (RV32I).<br/>ğŸ”¹ Resolved Data/Control Hazards.<br/>ğŸ”¹ Verified using constrained-random tests. |
| **[TRNG on FPGA](Link_Repo_TRNG)** | `Verilog` `Artix-7`<br/>`Vitis` | ğŸ”¹ **IEEE AsianHOST Reproduction.**<br/>ğŸ”¹ Jitter-Sampling TRNG using Ring Generators.<br/>ğŸ”¹ Optimized resource utilization (<6%). |
| **[CNN Accelerator](Link_Repo_CNN)** | `MIPS Assembly`<br/>`MARS` | ğŸ”¹ Implemented Convolution, Pooling, FC layers.<br/>ğŸ”¹ Optimized memory addressing for matrix mult.<br/>ğŸ”¹ MNIST digit recognition. |
| **[Simple OS Kernel](Link_Repo_OS)** | `C`<br/>`Linux` | ğŸ”¹ Process Scheduling (Round Robin).<br/>ğŸ”¹ Synchronization (Semaphores/Mutex). |

<br/>
<br/>

<!-- THá»NG KÃŠ (GITHUB STATS) -->
### ğŸ“ˆ GitHub Stats

<p align="center">
<img src="https://github-readme-stats.vercel.app/api?username=nguyenchuyenhoa14-hub&show_icons=true&theme=radical&hide_border=true&bg_color=0D1117" alt="stats" height="160"/>
<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=nguyenchuyenhoa14-hub&layout=compact&theme=radical&hide_border=true&bg_color=0D1117" alt="languages" height="160"/>
</p>

<br/>

<!-- LIÃŠN Há»† (FOOTER) -->
[<img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />](https://linkedin.com/in/yourprofile)
[<img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />](mailto:nguyen.vohoang@hcmut.edu.vn)

</div>
<!-- Káº¾T THÃšC CÄ‚N GIá»®A -->
