$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module top $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % c_in $end
  $var wire  1 ( c_out $end
  $var wire  1 ' result $end
  $var wire  2 & sel [1:0] $end
  $scope module ALU_1 $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % c_in $end
   $var wire  1 ( c_out $end
   $var wire  1 ) out_0 $end
   $var wire  1 * out_1 $end
   $var wire  1 + out_2 $end
   $var wire  1 ' result $end
   $var wire  2 & sel [1:0] $end
   $scope module add $end
    $var wire  1 # a $end
    $var wire  1 $ b $end
    $var wire  1 ) c1 $end
    $var wire  1 - c2 $end
    $var wire  1 % c_in $end
    $var wire  1 ( c_out $end
    $var wire  1 , s1 $end
    $var wire  1 + sum $end
   $upscope $end
   $scope module mux $end
    $var wire  1 ) a_i $end
    $var wire  1 * b_i $end
    $var wire  1 + c_i $end
    $var wire  1 ' q_o $end
    $var wire  2 & sel_i [1:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b01 &
1'
0(
0)
1*
1+
1,
0-
#1
1%
1(
0+
1-
#2
b10 &
0'
#3
#4
b01 &
1'
