// Seed: 4117212303
module module_0 (
    input wor id_0,
    output tri id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input wand id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input supply0 id_12
);
  assign id_10 = id_11;
endmodule
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    output wor id_5,
    output wire module_1,
    output wire id_7,
    input wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    output wire id_11,
    input tri id_12,
    input tri1 id_13,
    input supply1 id_14,
    output wand id_15,
    output tri id_16,
    input tri0 id_17
);
  wire id_19;
  xor primCall (id_15, id_14, id_8, id_1, id_10, id_0, id_13, id_17, id_12, id_3, id_19);
  module_0 modCall_1 (
      id_3,
      id_16,
      id_17,
      id_3,
      id_13,
      id_2,
      id_5,
      id_7,
      id_1,
      id_17,
      id_4,
      id_3,
      id_14
  );
  assign modCall_1.id_9 = 0;
endmodule
