; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused_div_mul_norm_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %7 = and i32 %6, 15, !dbg !10
  %8 = zext nneg i32 %7 to i64, !dbg !11
  %9 = getelementptr float, ptr addrspace(1) %1, i64 %8, !dbg !11
  %10 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %9, i1 true) #5, !dbg !12
  %11 = bitcast i32 %10 to float, !dbg !12
  %12 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %9, i1 true) #5, !dbg !12
  %13 = bitcast i32 %12 to float, !dbg !12
  %14 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #5, !dbg !13
  %15 = fmul float %11, %11, !dbg !14
  %16 = fmul float %13, %13, !dbg !14
  %17 = bitcast float %15 to i32, !dbg !15
  %18 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %17, i32 8, i32 31), !dbg !15
  %19 = bitcast i32 %18 to float, !dbg !15
  %20 = fadd float %15, %19, !dbg !19
  %21 = bitcast float %20 to i32, !dbg !15
  %22 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %21, i32 4, i32 31), !dbg !15
  %23 = bitcast i32 %22 to float, !dbg !15
  %24 = fadd float %20, %23, !dbg !19
  %25 = bitcast float %24 to i32, !dbg !15
  %26 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %25, i32 2, i32 31), !dbg !15
  %27 = bitcast i32 %26 to float, !dbg !15
  %28 = fadd float %24, %27, !dbg !19
  %29 = bitcast float %28 to i32, !dbg !15
  %30 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %29, i32 1, i32 31), !dbg !15
  %31 = bitcast i32 %30 to float, !dbg !15
  %32 = fadd float %28, %31, !dbg !19
  %33 = bitcast float %16 to i32, !dbg !15
  %34 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %33, i32 8, i32 31), !dbg !15
  %35 = bitcast i32 %34 to float, !dbg !15
  %36 = fadd float %16, %35, !dbg !19
  %37 = bitcast float %36 to i32, !dbg !15
  %38 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %37, i32 4, i32 31), !dbg !15
  %39 = bitcast i32 %38 to float, !dbg !15
  %40 = fadd float %36, %39, !dbg !19
  %41 = bitcast float %40 to i32, !dbg !15
  %42 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %41, i32 2, i32 31), !dbg !15
  %43 = bitcast i32 %42 to float, !dbg !15
  %44 = fadd float %40, %43, !dbg !19
  %45 = bitcast float %44 to i32, !dbg !15
  %46 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %45, i32 1, i32 31), !dbg !15
  %47 = bitcast i32 %46 to float, !dbg !15
  %48 = fadd float %44, %47, !dbg !19
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !21
  %.not.i = icmp eq i32 %49, 0, !dbg !21
  %50 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !21
  %.not1.i = icmp eq i32 %50, 0, !dbg !21
  br i1 %.not.i, label %56, label %51, !dbg !21

51:                                               ; preds = %5
  br i1 %.not1.i, label %54, label %52, !dbg !21

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %32) #5, !dbg !21
  br label %__nv_sqrtf.exit, !dbg !21

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %32) #5, !dbg !21
  br label %__nv_sqrtf.exit, !dbg !21

56:                                               ; preds = %5
  br i1 %.not1.i, label %59, label %57, !dbg !21

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.f(float %32) #5, !dbg !21
  br label %__nv_sqrtf.exit, !dbg !21

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.f(float %32) #5, !dbg !21
  br label %__nv_sqrtf.exit, !dbg !21

__nv_sqrtf.exit:                                  ; preds = %52, %54, %57, %59
  %.0.i = phi float [ %53, %52 ], [ %55, %54 ], [ %58, %57 ], [ %60, %59 ], !dbg !21
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !21
  %.not.i1 = icmp eq i32 %61, 0, !dbg !21
  %62 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !21
  %.not1.i4 = icmp eq i32 %62, 0, !dbg !21
  br i1 %.not.i1, label %68, label %63, !dbg !21

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %66, label %64, !dbg !21

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %48) #5, !dbg !21
  br label %__nv_sqrtf.exit5, !dbg !21

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %48) #5, !dbg !21
  br label %__nv_sqrtf.exit5, !dbg !21

68:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %71, label %69, !dbg !21

69:                                               ; preds = %68
  %70 = tail call float @llvm.nvvm.sqrt.rn.f(float %48) #5, !dbg !21
  br label %__nv_sqrtf.exit5, !dbg !21

71:                                               ; preds = %68
  %72 = tail call float @llvm.nvvm.sqrt.approx.f(float %48) #5, !dbg !21
  br label %__nv_sqrtf.exit5, !dbg !21

__nv_sqrtf.exit5:                                 ; preds = %64, %66, %69, %71
  %.0.i3 = phi float [ %65, %64 ], [ %67, %66 ], [ %70, %69 ], [ %72, %71 ], !dbg !21
  %73 = bitcast i32 %14 to float, !dbg !13
  %74 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %73, float %.0.i) #5, !dbg !22
  %75 = fmul float %74, %11, !dbg !23
  tail call void @llvm.nvvm.barrier0(), !dbg !24
  %urem = and i32 %6, 63, !dbg !25
  %76 = icmp eq i32 %urem, 0, !dbg !25
  %77 = bitcast float %.0.i3 to i32, !dbg !25
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %77, ptr addrspace(1) %0, i1 %76) #5, !dbg !25
  %78 = getelementptr float, ptr addrspace(1) %3, i64 %8, !dbg !26
  %79 = and i32 %6, 48, !dbg !27
  %80 = icmp eq i32 %79, 0, !dbg !27
  %81 = bitcast float %75 to i32, !dbg !27
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %81, ptr addrspace(1) %78, i1 %80) #5, !dbg !27
  ret void, !dbg !28
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpok6buyx2hia2wr7m5masnpozuerrpd7mlef7u455ysfwxdmd4w.py", directory: "inductor_cache/po")
!4 = !{ptr @triton_per_fused_div_mul_norm_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_div_mul_norm_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_div_mul_norm_0", linkageName: "triton_per_fused_div_mul_norm_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 26, column: 34, scope: !7)
!11 = !DILocation(line: 30, column: 30, scope: !7)
!12 = !DILocation(line: 30, column: 35, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 33, column: 18, scope: !7)
!15 = !DILocation(line: 267, column: 36, scope: !16, inlinedAt: !18)
!16 = distinct !DILexicalBlockFile(scope: !7, file: !17, discriminator: 0)
!17 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!18 = !DILocation(line: 35, column: 24, scope: !7)
!19 = !DILocation(line: 256, column: 15, scope: !20, inlinedAt: !18)
!20 = distinct !DILexicalBlockFile(scope: !16, file: !17, discriminator: 0)
!21 = !DILocation(line: 36, column: 26, scope: !7)
!22 = !DILocation(line: 37, column: 18, scope: !7)
!23 = !DILocation(line: 38, column: 18, scope: !7)
!24 = !DILocation(line: 39, column: 4, scope: !7)
!25 = !DILocation(line: 40, column: 70, scope: !7)
!26 = !DILocation(line: 41, column: 25, scope: !7)
!27 = !DILocation(line: 41, column: 71, scope: !7)
!28 = !DILocation(line: 41, column: 4, scope: !7)
