Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tomas/trx/nios/ddc_nco.qsys --block-symbol-file --output-directory=/home/tomas/trx/nios/ddc_nco --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/ddc_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tomas/trx/nios/ddc_nco.qsys --synthesis=VHDL --output-directory=/home/tomas/trx/nios/ddc_nco/synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading nios/ddc_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ddc_nco: Generating ddc_nco "ddc_nco" for QUARTUS_SYNTH
Info: nco_ii_0: "ddc_nco" instantiated altera_nco_ii "nco_ii_0"
Info: ddc_nco: Done "ddc_nco" with 2 modules, 17 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
