// Seed: 1699101376
module module_0 (
    input tri id_0,
    output tri0 id_1
    , id_21,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input wand id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12,
    output tri0 id_13,
    output supply0 id_14,
    input uwire id_15,
    input wor id_16,
    input uwire id_17,
    input supply0 id_18,
    output wand id_19
);
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2
);
  id_4(
      1, id_1, 1
  );
  bufif0 (id_0, id_4, id_1);
  module_0(
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
