[04/07 20:46:27      0s] 
[04/07 20:46:27      0s] Cadence Innovus(TM) Implementation System.
[04/07 20:46:27      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/07 20:46:27      0s] 
[04/07 20:46:27      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[04/07 20:46:27      0s] Options:	
[04/07 20:46:27      0s] Date:		Fri Apr  7 20:46:27 2023
[04/07 20:46:27      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/07 20:46:27      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/07 20:46:27      0s] 
[04/07 20:46:27      0s] License:
[04/07 20:46:27      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[04/07 20:46:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/07 20:46:50     21s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/07 20:46:50     21s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[04/07 20:46:50     21s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/07 20:46:50     21s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[04/07 20:46:50     21s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[04/07 20:46:50     21s] @(#)CDS: CPE v19.16-s038
[04/07 20:46:50     21s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/07 20:46:50     21s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[04/07 20:46:50     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/07 20:46:50     21s] @(#)CDS: RCDB 11.14.18
[04/07 20:46:50     21s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[04/07 20:46:50     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1.

[04/07 20:46:50     21s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[04/07 20:46:51     22s] Sourcing startup file ./enc.tcl
[04/07 20:46:51     22s] <CMD> alias fs set top_design fifo1_sram
[04/07 20:46:51     22s] <CMD> alias f set top_design fifo1
[04/07 20:46:51     22s] <CMD> alias o set top_design ORCA_TOP
[04/07 20:46:51     22s] <CMD> alias e set top_design ExampleRocketSystem
[04/07 20:46:51     22s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/07 20:46:51     22s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/07 20:46:51     22s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[04/07 20:46:51     22s] 
[04/07 20:46:51     22s] **INFO:  MMMC transition support version v31-84 
[04/07 20:46:51     22s] 
[04/07 20:46:51     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/07 20:46:51     22s] <CMD> suppressMessage ENCEXT-2799
[04/07 20:46:51     22s] <CMD> win
[04/07 20:47:04     24s] <CMD> fs
[04/07 20:47:27     27s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[04/07 20:47:27     27s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[04/07 20:47:27     27s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/07 20:47:27     27s] <CMD> set search_path {}
[04/07 20:47:28     27s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32_io_wb_all.lef}
[04/07 20:47:28     27s] <CMD> set init_mmmc_file mmmc.tcl
[04/07 20:47:28     27s] <CMD> set init_design_netlisttype Verilog
[04/07 20:47:28     27s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
[04/07 20:47:28     27s] <CMD> set init_top_cell fifo1_sram
[04/07 20:47:28     27s] <CMD> set init_pwr_net VDD
[04/07 20:47:28     27s] <CMD> set init_gnd_net VSS
[04/07 20:47:28     27s] <CMD> init_design
[04/07 20:47:28     27s] #% Begin Load MMMC data ... (date=04/07 20:47:28, mem=534.7M)
[04/07 20:47:28     27s] #% End Load MMMC data ... (date=04/07 20:47:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=534.9M, current mem=534.9M)
[04/07 20:47:28     27s] 
[04/07 20:47:28     27s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[04/07 20:47:28     27s] 
[04/07 20:47:28     27s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/07 20:47:28     27s] Set DBUPerIGU to M2 pitch 152.
[04/07 20:47:29     28s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:29     28s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:29     28s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/07 20:47:29     28s] 
[04/07 20:47:29     28s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/07 20:47:29     28s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:29     28s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:29     28s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/07 20:47:29     28s] 
[04/07 20:47:29     28s] Loading LEF file saed32sram.lef ...
[04/07 20:47:30     28s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:30     28s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:30     28s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/07 20:47:30     28s] 
[04/07 20:47:30     28s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/07 20:47:30     29s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:30     29s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:30     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/07 20:47:30     29s] 
[04/07 20:47:30     29s] Loading LEF file saed32_PLL.lef ...
[04/07 20:47:30     29s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:30     29s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:30     29s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[04/07 20:47:30     29s] 
[04/07 20:47:30     29s] Loading LEF file saed32_io_wb_all.lef ...
[04/07 20:47:31     30s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/07 20:47:31     30s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/07 20:47:31     30s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.
[04/07 20:47:31     30s] 
[04/07 20:47:31     30s] viaInitial starts at Fri Apr  7 20:47:31 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/07 20:47:31     30s] Type 'man IMPPP-543' for more detail.
[04/07 20:47:31     30s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/07 20:47:31     30s] To increase the message display limit, refer to the product command reference manual.
[04/07 20:47:31     30s] viaInitial ends at Fri Apr  7 20:47:31 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/07 20:47:31     30s] Loading view definition file from mmmc.tcl
[04/07 20:47:31     30s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib' ...
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84713)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84764)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 84815)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120153)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120204)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 120255)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226455 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226456 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:31     30s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226457 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
[04/07 20:47:32     31s] Read 294 cells in library 'saed32hvt_ss0p75v125c' 
[04/07 20:47:32     31s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/07 20:47:32     31s] Read 294 cells in library 'saed32hvt_ss0p95v125c' 
[04/07 20:47:32     31s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib' ...
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84607)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84658)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 84709)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120047)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120098)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 120149)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
[04/07 20:47:33     32s] Read 294 cells in library 'saed32rvt_ss0p75v125c' 
[04/07 20:47:33     32s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
[04/07 20:47:33     32s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
[04/07 20:47:33     32s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/07 20:47:34     33s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/07 20:47:34     33s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/07 20:47:34     33s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/07 20:47:34     33s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/07 20:47:34     33s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/07 20:47:34     33s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/07 20:47:34     33s] Read 294 cells in library 'saed32rvt_ss0p95v125c' 
[04/07 20:47:34     33s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib' ...
[04/07 20:47:35     34s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
[04/07 20:47:35     34s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
[04/07 20:47:35     34s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
[04/07 20:47:35     34s] Read 294 cells in library 'saed32lvt_ss0p75v125c' 
[04/07 20:47:35     34s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib' ...
[04/07 20:47:36     35s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
[04/07 20:47:36     35s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
[04/07 20:47:36     35s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
[04/07 20:47:36     35s] Read 294 cells in library 'saed32lvt_ss0p95v125c' 
[04/07 20:47:36     35s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[04/07 20:47:36     35s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/07 20:47:36     35s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/07 20:47:36     35s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/07 20:47:36     35s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[04/07 20:47:36     35s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[04/07 20:47:37     36s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[04/07 20:47:37     36s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[04/07 20:47:37     36s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[04/07 20:47:37     36s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/07 20:47:38     37s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/07 20:47:38     37s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/07 20:47:39     38s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/07 20:47:39     38s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/07 20:47:40     40s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/07 20:47:40     40s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/07 20:47:41     41s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/07 20:47:41     41s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[04/07 20:47:43     42s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[04/07 20:47:43     42s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[04/07 20:47:44     43s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[04/07 20:47:44     43s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[04/07 20:47:44     43s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[04/07 20:47:44     43s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/07 20:47:44     44s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/07 20:47:44     44s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[04/07 20:47:44     44s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[04/07 20:47:45     44s] Ending "PreSetAnalysisView" (total cpu=0:00:14.3, real=0:00:14.0, peak res=768.2M, current mem=621.0M)
[04/07 20:47:45     44s] *** End library_loading (cpu=0.24min, real=0.23min, mem=64.4M, fe_cpu=0.74min, fe_real=1.30min, fe_mem=867.0M) ***
[04/07 20:47:45     44s] #% Begin Load netlist data ... (date=04/07 20:47:45, mem=621.0M)
[04/07 20:47:45     44s] *** Begin netlist parsing (mem=867.0M) ***
[04/07 20:47:45     44s] Created 980 new cells from 18 timing libraries.
[04/07 20:47:45     44s] Reading netlist ...
[04/07 20:47:45     44s] Backslashed names will retain backslash and a trailing blank character.
[04/07 20:47:45     44s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'
[04/07 20:47:45     44s] 
[04/07 20:47:45     44s] *** Memory Usage v#1 (Current mem = 867.016M, initial mem = 289.684M) ***
[04/07 20:47:45     44s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=867.0M) ***
[04/07 20:47:45     44s] #% End Load netlist data ... (date=04/07 20:47:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=653.5M, current mem=653.5M)
[04/07 20:47:45     44s] Set top cell to fifo1_sram.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D8I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D8I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D4I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D4I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D16I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D16I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D12I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:45     45s] **WARN: (IMPTS-282):	Cell 'D12I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:45     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'BREAKIO' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'BREAKCORE' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'ISH1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'ISH1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'I1025_NS' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (IMPTS-282):	Cell 'I1025_EW' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/07 20:47:46     45s] Type 'man IMPTS-282' for more detail.
[04/07 20:47:46     45s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[04/07 20:47:46     45s] To increase the message display limit, refer to the product command reference manual.
[04/07 20:47:46     45s] Hooked 3724 DB cells to tlib cells.
[04/07 20:47:46     46s] Ending "BindLib:" (total cpu=0:00:01.2, real=0:00:01.0, peak res=784.8M, current mem=784.8M)
[04/07 20:47:46     46s] Starting recursive module instantiation check.
[04/07 20:47:46     46s] No recursion found.
[04/07 20:47:46     46s] Building hierarchical netlist for Cell fifo1_sram ...
[04/07 20:47:46     46s] *** Netlist is unique.
[04/07 20:47:46     46s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/07 20:47:46     46s] ** info: there are 3898 modules.
[04/07 20:47:46     46s] ** info: there are 304 stdCell insts.
[04/07 20:47:46     46s] ** info: there are 25 Pad insts.
[04/07 20:47:46     46s] ** info: there are 8 macros.
[04/07 20:47:46     46s] 
[04/07 20:47:46     46s] *** Memory Usage v#1 (Current mem = 977.441M, initial mem = 289.684M) ***
[04/07 20:47:46     46s] Initializing I/O assignment ...
[04/07 20:47:46     46s] Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
[04/07 20:47:46     46s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:46     46s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:46     46s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:46     46s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:46     46s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:46     46s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:46     46s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:46     46s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:46     46s] Horizontal Layer M1 offset = 0 (derived)
[04/07 20:47:46     46s] Vertical Layer M2 offset = 0 (derived)
[04/07 20:47:46     46s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/07 20:47:46     46s] Set Default Net Delay as 1000 ps.
[04/07 20:47:46     46s] Set Default Net Load as 0.5 pF. 
[04/07 20:47:46     46s] Set Default Input Pin Transition as 0.1 ps.
[04/07 20:47:47     46s] Extraction setup Started 
[04/07 20:47:47     46s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/07 20:47:47     46s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/07 20:47:47     46s] Process name: saed32nm_1p9m_Cmax.
[04/07 20:47:47     46s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/07 20:47:47     46s] Process name: saed32nm_1p9m_Cmin.
[04/07 20:47:47     46s] Importing multi-corner RC tables ... 
[04/07 20:47:47     46s] Summary of Active RC-Corners : 
[04/07 20:47:47     46s]  
[04/07 20:47:47     46s]  Analysis View: func_max_scenario
[04/07 20:47:47     46s]     RC-Corner Name        : cmax
[04/07 20:47:47     46s]     RC-Corner Index       : 0
[04/07 20:47:47     46s]     RC-Corner Temperature : -40 Celsius
[04/07 20:47:47     46s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/07 20:47:47     46s]     RC-Corner PreRoute Res Factor         : 1
[04/07 20:47:47     46s]     RC-Corner PreRoute Cap Factor         : 1
[04/07 20:47:47     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/07 20:47:47     46s]  
[04/07 20:47:47     46s]  Analysis View: func_min_scenario
[04/07 20:47:47     46s]     RC-Corner Name        : cmin
[04/07 20:47:47     46s]     RC-Corner Index       : 1
[04/07 20:47:47     46s]     RC-Corner Temperature : -40 Celsius
[04/07 20:47:47     46s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/07 20:47:47     46s]     RC-Corner PreRoute Res Factor         : 1
[04/07 20:47:47     46s]     RC-Corner PreRoute Cap Factor         : 1
[04/07 20:47:47     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/07 20:47:47     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/07 20:47:47     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/07 20:47:47     46s] LayerId::1 widthSet size::4
[04/07 20:47:47     46s] LayerId::2 widthSet size::4
[04/07 20:47:47     46s] LayerId::3 widthSet size::4
[04/07 20:47:47     46s] LayerId::4 widthSet size::4
[04/07 20:47:47     46s] LayerId::5 widthSet size::4
[04/07 20:47:47     46s] LayerId::6 widthSet size::4
[04/07 20:47:47     46s] LayerId::7 widthSet size::4
[04/07 20:47:47     46s] LayerId::8 widthSet size::4
[04/07 20:47:47     46s] LayerId::9 widthSet size::4
[04/07 20:47:47     46s] LayerId::10 widthSet size::2
[04/07 20:47:47     46s] Updating RC grid for preRoute extraction ...
[04/07 20:47:47     46s] Initializing multi-corner capacitance tables ... 
[04/07 20:47:47     46s] Initializing multi-corner resistance tables ...
[04/07 20:47:47     46s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/07 20:47:47     46s] *Info: initialize multi-corner CTS.
[04/07 20:47:47     46s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=966.8M, current mem=723.5M)
[04/07 20:47:47     47s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/07 20:47:47     47s] Current (total cpu=0:00:47.2, real=0:01:20, peak res=966.8M, current mem=938.8M)
[04/07 20:47:47     47s] Number of path exceptions in the constraint file = 2
[04/07 20:47:47     47s] Number of paths exceptions after getting compressed = 2
[04/07 20:47:47     47s] INFO (CTE): Constraints read successfully.
[04/07 20:47:48     47s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=976.5M, current mem=976.5M)
[04/07 20:47:48     47s] Current (total cpu=0:00:47.3, real=0:01:21, peak res=976.5M, current mem=976.5M)
[04/07 20:47:48     47s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/07 20:47:48     47s] Current (total cpu=0:00:47.4, real=0:01:21, peak res=976.5M, current mem=976.5M)
[04/07 20:47:48     47s] Number of path exceptions in the constraint file = 2
[04/07 20:47:48     47s] Number of paths exceptions after getting compressed = 2
[04/07 20:47:48     47s] INFO (CTE): Constraints read successfully.
[04/07 20:47:48     47s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=976.8M, current mem=976.8M)
[04/07 20:47:48     47s] Current (total cpu=0:00:47.5, real=0:01:21, peak res=976.8M, current mem=976.8M)
[04/07 20:47:48     47s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/07 20:47:48     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:47:48     47s] Creating Cell Server ...(0, 1, 1, 1)
[04/07 20:47:48     47s] Summary for sequential cells identification: 
[04/07 20:47:48     47s]   Identified SBFF number: 138
[04/07 20:47:48     47s]   Identified MBFF number: 0
[04/07 20:47:48     47s]   Identified SB Latch number: 0
[04/07 20:47:48     47s]   Identified MB Latch number: 0
[04/07 20:47:48     47s]   Not identified SBFF number: 180
[04/07 20:47:48     47s]   Not identified MBFF number: 0
[04/07 20:47:48     47s]   Not identified SB Latch number: 0
[04/07 20:47:48     47s]   Not identified MB Latch number: 0
[04/07 20:47:48     47s]   Number of sequential cells which are not FFs: 78
[04/07 20:47:48     47s] Total number of combinational cells: 402
[04/07 20:47:48     47s] Total number of sequential cells: 396
[04/07 20:47:48     47s] Total number of tristate cells: 18
[04/07 20:47:48     47s] Total number of level shifter cells: 0
[04/07 20:47:48     47s] Total number of power gating cells: 0
[04/07 20:47:48     47s] Total number of isolation cells: 48
[04/07 20:47:48     47s] Total number of power switch cells: 0
[04/07 20:47:48     47s] Total number of pulse generator cells: 0
[04/07 20:47:48     47s] Total number of always on buffers: 0
[04/07 20:47:48     47s] Total number of retention cells: 0
[04/07 20:47:48     47s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX4_RVT NBUFFX8_RVT
[04/07 20:47:48     47s] Total number of usable buffers: 9
[04/07 20:47:48     47s] List of unusable buffers:
[04/07 20:47:48     47s] Total number of unusable buffers: 0
[04/07 20:47:48     47s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[04/07 20:47:48     47s] Total number of usable inverters: 36
[04/07 20:47:48     47s] List of unusable inverters:
[04/07 20:47:48     47s] Total number of unusable inverters: 0
[04/07 20:47:48     47s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX32_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[04/07 20:47:48     47s] Total number of identified usable delay cells: 15
[04/07 20:47:48     47s] List of identified unusable delay cells:
[04/07 20:47:48     47s] Total number of identified unusable delay cells: 0
[04/07 20:47:48     47s] Creating Cell Server, finished. 
[04/07 20:47:48     47s] 
[04/07 20:47:48     47s] Deleting Cell Server ...
[04/07 20:47:48     47s] #% Begin Load MMMC data post ... (date=04/07 20:47:48, mem=985.5M)
[04/07 20:47:48     47s] #% End Load MMMC data post ... (date=04/07 20:47:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=985.5M, current mem=985.5M)
[04/07 20:47:48     47s] 
[04/07 20:47:48     47s] *** Summary of all messages that are not suppressed in this session:
[04/07 20:47:48     47s] Severity  ID               Count  Summary                                  
[04/07 20:47:48     47s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/07 20:47:48     47s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[04/07 20:47:48     47s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/07 20:47:48     47s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/07 20:47:48     47s] WARNING   TECHLIB-302         74  No function defined for cell '%s'. The c...
[04/07 20:47:48     47s] WARNING   TECHLIB-1161        54  The library level attribute %s on line %...
[04/07 20:47:48     47s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[04/07 20:47:48     47s] *** Message Summary: 261 warning(s), 0 error(s)
[04/07 20:47:48     47s] 
[04/07 20:47:48     47s] <CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
[04/07 20:47:48     47s] Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Fri Apr  7 20:47:48 2023 ...
[04/07 20:47:48     47s] --- DIVIDERCHAR '/'
[04/07 20:47:48     47s] --- UnitsPerDBU = 1.0000
[04/07 20:47:48     47s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:48     47s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:48     47s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:48     47s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:48     47s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:48     47s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:48     47s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/07 20:47:48     47s] Type 'man IMPFP-3961' for more detail.
[04/07 20:47:48     47s] Horizontal Layer M1 offset = 0 (derived)
[04/07 20:47:48     47s] Vertical Layer M2 offset = 0 (derived)
[04/07 20:47:48     47s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/07 20:47:48     47s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/07 20:47:48     47s] --- DIEAREA (0 0) (1200096 1200096)
[04/07 20:47:48     47s] defIn read 10000 lines...
[04/07 20:47:48     47s] defIn read 20000 lines...
[04/07 20:47:48     48s] defIn read 30000 lines...
[04/07 20:47:48     48s] defIn read 40000 lines...
[04/07 20:47:48     48s] defIn read 50000 lines...
[04/07 20:47:48     48s] DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Fri Apr  7 20:47:48 2023.
[04/07 20:47:48     48s] Extracting standard cell pins and blockage ...... 
[04/07 20:47:49     48s] Pin and blockage extraction finished
[04/07 20:47:49     48s] Updating the floorplan ...
[04/07 20:47:49     48s] <CMD> add_tracks -honor_pitch
[04/07 20:47:49     48s] Extracting standard cell pins and blockage ...... 
[04/07 20:47:49     48s] Pin and blockage extraction finished
[04/07 20:47:49     48s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/07 20:47:49     48s] <CMD> all_constraint_modes -active
[04/07 20:47:49     48s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/07 20:47:49     48s] <CMD> create_clock -name "wclk" -period $wclk_period  wclk
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty -setup 0.07 wclk
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty -hold 0.01 wclk
[04/07 20:47:49     48s] <CMD> set_clock_transition 0.2 wclk
[04/07 20:47:49     48s] <CMD> set_clock_latency 0.1 wclk
[04/07 20:47:49     48s] <CMD> create_clock -name "rclk" -period $rclk_period rclk
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty -setup 0.07 rclk
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty -hold 0.01 rclk
[04/07 20:47:49     48s] <CMD> set_clock_transition 0.2 rclk
[04/07 20:47:49     48s] <CMD> set_clock_latency 0.1 rclk
[04/07 20:47:49     48s] <CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] **WARN: (TCLCMD-1598):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/07 20:47:49     48s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty 0.07 -setup wclk2x
[04/07 20:47:49     48s] <CMD> set_clock_uncertainty 0.01 -hold wclk2x
[04/07 20:47:49     48s] <CMD> set_clock_transition 0.2 wclk2x
[04/07 20:47:49     48s] <CMD> set_clock_latency 0.1 wclk2x
[04/07 20:47:49     48s] <CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
[04/07 20:47:49     48s] <CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 wdata_in* -clock wclk2x
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 winc -clock wclk
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 rinc -clock rclk
[04/07 20:47:49     48s] <CMD> set_output_delay -0.5 rdata* -clock rclk
[04/07 20:47:49     48s] <CMD> set_output_delay -0.5 {rempty } -clock rclk
[04/07 20:47:49     48s] <CMD> set_output_delay -0.5 { wfull } -clock wclk
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 rrst_n -clock rclk
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 rrst_n -clock wclk -add_delay
[04/07 20:47:49     48s] <CMD> set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
[04/07 20:47:49     48s] <CMD> set_drive 0.00001 [all_inputs ]
[04/07 20:47:49     48s] <CMD> set_load 0.5 [all_outputs]
[04/07 20:47:49     48s] <CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
[04/07 20:47:49     48s] <CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
[04/07 20:47:49     48s] <CMD> setDontUse *DELLN* true
[04/07 20:47:49     48s] <CMD> createBasicPathGroups -expanded
[04/07 20:47:49     48s] Created reg2reg path group
[04/07 20:47:49     48s] Effort level <high> specified for reg2reg path_group
[04/07 20:47:49     48s] <CMD> saveDesign fifo1_sram_floorplan.innovus
[04/07 20:47:49     48s] #% Begin save design ... (date=04/07 20:47:49, mem=1033.6M)
[04/07 20:47:49     48s] % Begin Save ccopt configuration ... (date=04/07 20:47:49, mem=1033.7M)
[04/07 20:47:49     48s] % End Save ccopt configuration ... (date=04/07 20:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.4M, current mem=1034.4M)
[04/07 20:47:49     48s] % Begin Save netlist data ... (date=04/07 20:47:49, mem=1034.4M)
[04/07 20:47:49     48s] Writing Binary DB to fifo1_sram_floorplan.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/07 20:47:49     48s] % End Save netlist data ... (date=04/07 20:47:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1036.9M, current mem=1034.8M)
[04/07 20:47:49     48s] Saving congestion map file fifo1_sram_floorplan.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/07 20:47:50     48s] % Begin Save AAE data ... (date=04/07 20:47:50, mem=1035.5M)
[04/07 20:47:50     48s] Saving AAE Data ...
[04/07 20:47:50     48s] % End Save AAE data ... (date=04/07 20:47:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1035.6M, current mem=1035.6M)
[04/07 20:47:50     49s] % Begin Save clock tree data ... (date=04/07 20:47:50, mem=1058.4M)
[04/07 20:47:50     49s] % End Save clock tree data ... (date=04/07 20:47:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.4M, current mem=1058.4M)
[04/07 20:47:50     49s] Saving preference file fifo1_sram_floorplan.innovus.dat/gui.pref.tcl ...
[04/07 20:47:50     49s] Saving mode setting ...
[04/07 20:47:50     49s] Saving global file ...
[04/07 20:47:50     49s] % Begin Save floorplan data ... (date=04/07 20:47:50, mem=1059.0M)
[04/07 20:47:50     49s] Saving floorplan file ...
[04/07 20:47:50     49s] % End Save floorplan data ... (date=04/07 20:47:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.7M, current mem=1063.7M)
[04/07 20:47:51     49s] Saving Drc markers ...
[04/07 20:47:51     49s] ... No Drc file written since there is no markers found.
[04/07 20:47:51     49s] % Begin Save placement data ... (date=04/07 20:47:51, mem=1064.1M)
[04/07 20:47:51     49s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/07 20:47:51     49s] Save Adaptive View Pruing View Names to Binary file
[04/07 20:47:51     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1253.5M) ***
[04/07 20:47:51     49s] % End Save placement data ... (date=04/07 20:47:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1066.2M, current mem=1064.2M)
[04/07 20:47:51     49s] % Begin Save routing data ... (date=04/07 20:47:51, mem=1064.2M)
[04/07 20:47:51     49s] Saving route file ...
[04/07 20:47:51     49s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1250.5M) ***
[04/07 20:47:51     49s] % End Save routing data ... (date=04/07 20:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.4M, current mem=1064.4M)
[04/07 20:47:51     49s] Saving property file fifo1_sram_floorplan.innovus.dat/fifo1_sram.prop
[04/07 20:47:51     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1253.5M) ***
[04/07 20:47:51     49s] % Begin Save power constraints data ... (date=04/07 20:47:51, mem=1064.9M)
[04/07 20:47:51     49s] % End Save power constraints data ... (date=04/07 20:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1065.0M, current mem=1065.0M)
[04/07 20:47:54     51s] Generated self-contained design fifo1_sram_floorplan.innovus.dat
[04/07 20:47:54     51s] #% End save design ... (date=04/07 20:47:54, total cpu=0:00:03.2, real=0:00:05.0, peak res=1069.2M, current mem=1068.3M)
[04/07 20:47:54     51s] *** Message Summary: 0 warning(s), 0 error(s)
[04/07 20:47:54     51s] 
[04/07 20:47:54     51s] <CMD> setOptMode -usefulSkew false
[04/07 20:47:54     51s] <CMD> setOptMode -usefulSkewCCOpt none
[04/07 20:47:54     51s] <CMD> setOptMode -usefulSkewPostRoute false
[04/07 20:47:54     51s] <CMD> setOptMode -usefulSkewPreCTS false
[04/07 20:47:54     51s] <CMD> place_opt_design
[04/07 20:47:54     51s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/07 20:47:54     51s] *** Starting GigaPlace ***
[04/07 20:47:54     51s] **INFO: user set placement options
[04/07 20:47:54     51s] **INFO: user set opt options
[04/07 20:47:54     51s] setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false
[04/07 20:47:54     51s] #optDebug: fT-E <X 2 3 1 0>
[04/07 20:47:54     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1288.8M
[04/07 20:47:54     51s] z: 2, totalTracks: 1
[04/07 20:47:54     51s] z: 4, totalTracks: 1
[04/07 20:47:54     51s] z: 6, totalTracks: 1
[04/07 20:47:54     51s] z: 8, totalTracks: 1
[04/07 20:47:55     52s] #spOpts: N=32 
[04/07 20:47:55     52s] # Building fifo1_sram llgBox search-tree.
[04/07 20:47:55     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1304.8M
[04/07 20:47:55     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1304.8M
[04/07 20:47:55     52s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[04/07 20:47:55     52s] Type 'man IMPSP-362' for more detail.
[04/07 20:47:55     52s] Core basic site is unit
[04/07 20:47:56     53s] Use non-trimmed site array because memory saving is not enough.
[04/07 20:47:56     53s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:47:56     53s] SiteArray: use 5,865,472 bytes
[04/07 20:47:56     53s] SiteArray: current memory after site array memory allocation 1311.4M
[04/07 20:47:56     53s] SiteArray: FP blocked sites are writable
[04/07 20:47:56     53s] Estimated cell power/ground rail width = 0.104 um
[04/07 20:47:56     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:47:56     53s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1311.4M
[04/07 20:47:56     53s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:47:56     53s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.110, REAL:0.106, MEM:1311.4M
[04/07 20:47:56     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.300, MEM:1311.4M
[04/07 20:47:56     53s] OPERPROF:     Starting CMU at level 3, MEM:1312.4M
[04/07 20:47:56     53s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1312.4M
[04/07 20:47:56     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.325, MEM:1312.4M
[04/07 20:47:56     53s] [CPU] DPlace-Init (cpu=0:00:01.4, real=0:00:02.0, mem=1312.4MB).
[04/07 20:47:56     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.350, REAL:1.352, MEM:1312.4M
[04/07 20:47:56     53s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1312.4M
[04/07 20:47:56     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1312.4M
[04/07 20:47:56     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1306.8M
[04/07 20:47:56     53s] All LLGs are deleted
[04/07 20:47:56     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1306.8M
[04/07 20:47:56     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1306.8M
[04/07 20:47:56     53s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:1306.8M
[04/07 20:47:56     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/07 20:47:56     53s] -place_design_floorplan_mode false         # bool, default=false
[04/07 20:47:56     53s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 96, percentage of missing scan cell = 2.08% (2 / 96)
[04/07 20:47:56     53s] no activity file in design. spp won't run.
[04/07 20:47:56     53s] ### Time Record (colorize_geometry) is installed.
[04/07 20:47:56     53s] #Start colorize_geometry on Fri Apr  7 20:47:56 2023
[04/07 20:47:56     53s] #
[04/07 20:47:56     53s] ### Time Record (Pre Callback) is installed.
[04/07 20:47:56     53s] ### Time Record (Pre Callback) is uninstalled.
[04/07 20:47:56     53s] ### Time Record (DB Import) is installed.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:48:04     62s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/07 20:48:04     62s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:48:04     62s] ### Time Record (DB Import) is uninstalled.
[04/07 20:48:04     62s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[04/07 20:48:04     63s] ### Time Record (Post Callback) is installed.
[04/07 20:48:04     63s] ### Time Record (Post Callback) is uninstalled.
[04/07 20:48:04     63s] #Cpu time = 00:00:09
[04/07 20:48:04     63s] #Elapsed time = 00:00:08
[04/07 20:48:04     63s] #Increased memory = 90.10 (MB)
[04/07 20:48:04     63s] #Total memory = 1182.51 (MB)
[04/07 20:48:04     63s] #Peak memory = 1185.23 (MB)
[04/07 20:48:04     63s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Apr  7 20:48:04 2023
[04/07 20:48:04     63s] #
[04/07 20:48:04     63s] ### Time Record (colorize_geometry) is uninstalled.
[04/07 20:48:04     63s] ### 
[04/07 20:48:04     63s] ###   Scalability Statistics
[04/07 20:48:04     63s] ### 
[04/07 20:48:04     63s] ### ------------------------+----------------+----------------+----------------+
[04/07 20:48:04     63s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/07 20:48:04     63s] ### ------------------------+----------------+----------------+----------------+
[04/07 20:48:04     63s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/07 20:48:04     63s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/07 20:48:04     63s] ###   DB Import             |        00:00:09|        00:00:08|             1.2|
[04/07 20:48:04     63s] ###   Entire Command        |        00:00:09|        00:00:08|             1.2|
[04/07 20:48:04     63s] ### ------------------------+----------------+----------------+----------------+
[04/07 20:48:04     63s] ### 
[04/07 20:48:04     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=1400.4M
[04/07 20:48:04     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=1400.4M
[04/07 20:48:04     63s] *** Start deleteBufferTree ***
[04/07 20:48:04     63s] Info: Detect buffers to remove automatically.
[04/07 20:48:04     63s] Analyzing netlist ...
[04/07 20:48:04     63s] Updating netlist
[04/07 20:48:05     63s] AAE DB initialization (MEM=1447.74 CPU=0:00:00.4 REAL=0:00:00.0) 
[04/07 20:48:05     64s] Start AAE Lib Loading. (MEM=1447.74)
[04/07 20:48:06     64s] End AAE Lib Loading. (MEM=1487.89 CPU=0:00:00.2 Real=0:00:01.0)
[04/07 20:48:06     64s] 
[04/07 20:48:06     64s] *summary: 9 instances (buffers/inverters) removed
[04/07 20:48:06     64s] *** Finish deleteBufferTree (0:00:01.6) ***
[04/07 20:48:06     64s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1487.9M
[04/07 20:48:06     64s] Deleted 0 physical inst  (cell - / prefix -).
[04/07 20:48:06     64s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1487.9M
[04/07 20:48:06     64s] INFO: #ExclusiveGroups=0
[04/07 20:48:06     64s] INFO: There are no Exclusive Groups.
[04/07 20:48:06     64s] No user-set net weight.
[04/07 20:48:06     64s] Net fanout histogram:
[04/07 20:48:06     64s] 2		: 207 (60.0%) nets
[04/07 20:48:06     64s] 3		: 62 (18.0%) nets
[04/07 20:48:06     64s] 4     -	14	: 69 (20.0%) nets
[04/07 20:48:06     64s] 15    -	39	: 3 (0.9%) nets
[04/07 20:48:06     64s] 40    -	79	: 4 (1.2%) nets
[04/07 20:48:06     64s] 80    -	159	: 0 (0.0%) nets
[04/07 20:48:06     64s] 160   -	319	: 0 (0.0%) nets
[04/07 20:48:06     64s] 320   -	639	: 0 (0.0%) nets
[04/07 20:48:06     64s] 640   -	1279	: 0 (0.0%) nets
[04/07 20:48:06     64s] 1280  -	2559	: 0 (0.0%) nets
[04/07 20:48:06     64s] 2560  -	5119	: 0 (0.0%) nets
[04/07 20:48:06     64s] 5120+		: 0 (0.0%) nets
[04/07 20:48:06     64s] no activity file in design. spp won't run.
[04/07 20:48:06     64s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/07 20:48:06     64s] Scan chains were not defined.
[04/07 20:48:06     64s] z: 2, totalTracks: 1
[04/07 20:48:06     64s] z: 4, totalTracks: 1
[04/07 20:48:06     64s] z: 6, totalTracks: 1
[04/07 20:48:06     64s] z: 8, totalTracks: 1
[04/07 20:48:06     64s] #spOpts: N=32 minPadR=1.1 
[04/07 20:48:06     64s] #std cell=296 (0 fixed + 296 movable) #buf cell=0 #inv cell=47 #block=8 (0 floating + 8 preplaced)
[04/07 20:48:06     64s] #ioInst=25 #net=345 #term=1390 #term/net=4.03, #fixedIo=25, #floatIo=0, #fixedPin=25, #floatPin=0
[04/07 20:48:06     64s] stdCell: 296 single + 0 double + 0 multi
[04/07 20:48:06     64s] Total standard cell length = 0.7266 (mm), area = 0.0012 (mm^2)
[04/07 20:48:06     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1487.9M
[04/07 20:48:06     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1487.9M
[04/07 20:48:06     64s] Core basic site is unit
[04/07 20:48:06     64s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:48:06     64s] SiteArray: use 5,865,472 bytes
[04/07 20:48:06     64s] SiteArray: current memory after site array memory allocation 1493.5M
[04/07 20:48:06     64s] SiteArray: FP blocked sites are writable
[04/07 20:48:06     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:48:06     64s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1493.5M
[04/07 20:48:06     65s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:48:06     65s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.116, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.310, REAL:0.312, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.600, REAL:0.603, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF: Starting pre-place ADS at level 1, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.025, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.010, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.040, REAL:0.036, MEM:1493.5M
[04/07 20:48:06     65s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.040, REAL:0.037, MEM:1493.5M
[04/07 20:48:07     65s] ADSU 0.004 -> 0.004. GS 13.376
[04/07 20:48:07     65s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.130, REAL:0.133, MEM:1493.5M
[04/07 20:48:07     65s] Average module density = 0.004.
[04/07 20:48:07     65s] Density for the design = 0.004.
[04/07 20:48:07     65s]        = stdcell_area 4780 sites (1215 um^2) / alloc_area 1109337 sites (281931 um^2).
[04/07 20:48:07     65s] Pin Density = 0.0009835.
[04/07 20:48:07     65s]             = total # of pins 1390 / total area 1413384.
[04/07 20:48:07     65s] OPERPROF: Starting spMPad at level 1, MEM:1493.5M
[04/07 20:48:07     65s] OPERPROF:   Starting spContextMPad at level 2, MEM:1493.5M
[04/07 20:48:07     65s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1493.5M
[04/07 20:48:07     65s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1493.5M
[04/07 20:48:07     65s] Initial padding reaches pin density 0.398 for top
[04/07 20:48:07     65s] InitPadU 0.004 -> 0.005 for top
[04/07 20:48:07     65s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1493.5M
[04/07 20:48:07     65s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.040, REAL:0.032, MEM:1493.5M
[04/07 20:48:07     65s] === lastAutoLevel = 10 
[04/07 20:48:07     65s] Init WL Bound For Global Placement... 
[04/07 20:48:07     65s] OPERPROF: Starting spInitNetWt at level 1, MEM:1493.5M
[04/07 20:48:07     65s] 0 delay mode for cte enabled initNetWt.
[04/07 20:48:07     65s] no activity file in design. spp won't run.
[04/07 20:48:07     65s] [spp] 0
[04/07 20:48:07     65s] [adp] 0:1:1:3
[04/07 20:48:07     65s] 0 delay mode for cte disabled initNetWt.
[04/07 20:48:07     65s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.190, REAL:0.193, MEM:1503.0M
[04/07 20:48:07     65s] Clock gating cells determined by native netlist tracing.
[04/07 20:48:07     65s] no activity file in design. spp won't run.
[04/07 20:48:07     65s] no activity file in design. spp won't run.
[04/07 20:48:07     65s] OPERPROF: Starting npMain at level 1, MEM:1503.0M
[04/07 20:48:08     65s] OPERPROF:   Starting npPlace at level 2, MEM:1503.0M
[04/07 20:48:09     66s] Iteration  1: Total net bbox = 4.475e+04 (2.56e+04 1.92e+04)
[04/07 20:48:09     66s]               Est.  stn bbox = 5.713e+04 (3.07e+04 2.65e+04)
[04/07 20:48:09     66s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1504.0M
[04/07 20:48:09     66s] Iteration  2: Total net bbox = 4.475e+04 (2.56e+04 1.92e+04)
[04/07 20:48:09     66s]               Est.  stn bbox = 5.713e+04 (3.07e+04 2.65e+04)
[04/07 20:48:09     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1504.0M
[04/07 20:48:09     66s] OPERPROF:     Starting InitSKP at level 3, MEM:1507.4M
[04/07 20:48:13     70s] *** Finished SKP initialization (cpu=0:00:04.3, real=0:00:04.0)***
[04/07 20:48:13     70s] OPERPROF:     Finished InitSKP at level 3, CPU:4.270, REAL:4.274, MEM:1605.5M
[04/07 20:48:13     70s] exp_mt_sequential is set from setPlaceMode option to 1
[04/07 20:48:13     70s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/07 20:48:13     70s] place_exp_mt_interval set to default 32
[04/07 20:48:13     70s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/07 20:48:13     71s] Iteration  3: Total net bbox = 2.708e+04 (1.08e+04 1.63e+04)
[04/07 20:48:13     71s]               Est.  stn bbox = 3.829e+04 (1.47e+04 2.36e+04)
[04/07 20:48:13     71s]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1576.5M
[04/07 20:48:13     71s] Iteration  4: Total net bbox = 2.662e+04 (1.05e+04 1.61e+04)
[04/07 20:48:13     71s]               Est.  stn bbox = 3.780e+04 (1.44e+04 2.34e+04)
[04/07 20:48:13     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1577.5M
[04/07 20:48:13     71s] Iteration  5: Total net bbox = 2.662e+04 (1.05e+04 1.61e+04)
[04/07 20:48:13     71s]               Est.  stn bbox = 3.780e+04 (1.44e+04 2.34e+04)
[04/07 20:48:13     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1577.5M
[04/07 20:48:13     71s] OPERPROF:   Finished npPlace at level 2, CPU:5.540, REAL:5.559, MEM:1577.5M
[04/07 20:48:13     71s] OPERPROF: Finished npMain at level 1, CPU:5.550, REAL:6.567, MEM:1577.5M
[04/07 20:48:13     71s] OPERPROF: Starting npMain at level 1, MEM:1577.5M
[04/07 20:48:13     71s] OPERPROF:   Starting npPlace at level 2, MEM:1577.5M
[04/07 20:48:15     72s] Iteration  6: Total net bbox = 2.613e+04 (1.02e+04 1.59e+04)
[04/07 20:48:15     72s]               Est.  stn bbox = 3.703e+04 (1.39e+04 2.31e+04)
[04/07 20:48:15     72s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1574.5M
[04/07 20:48:15     72s] OPERPROF:   Finished npPlace at level 2, CPU:1.220, REAL:1.223, MEM:1574.5M
[04/07 20:48:15     72s] OPERPROF: Finished npMain at level 1, CPU:1.240, REAL:1.234, MEM:1574.5M
[04/07 20:48:15     72s] Iteration  7: Total net bbox = 3.548e+04 (1.31e+04 2.24e+04)
[04/07 20:48:15     72s]               Est.  stn bbox = 4.890e+04 (1.75e+04 3.14e+04)
[04/07 20:48:15     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:15     72s] Iteration  8: Total net bbox = 3.548e+04 (1.31e+04 2.24e+04)
[04/07 20:48:15     72s]               Est.  stn bbox = 4.890e+04 (1.75e+04 3.14e+04)
[04/07 20:48:15     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:15     72s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:15     72s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:16     73s] OPERPROF:   Finished npPlace at level 2, CPU:1.250, REAL:1.257, MEM:1574.5M
[04/07 20:48:16     73s] OPERPROF: Finished npMain at level 1, CPU:1.270, REAL:1.267, MEM:1574.5M
[04/07 20:48:16     73s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1574.5M
[04/07 20:48:16     73s] Starting Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:16     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Reading DB...
[04/07 20:48:16     73s] (I)       Read data from FE... (mem=1574.5M)
[04/07 20:48:16     73s] (I)       Read nodes and places... (mem=1574.5M)
[04/07 20:48:16     73s] (I)       Done Read nodes and places (cpu=0.000s, mem=1574.5M)
[04/07 20:48:16     73s] (I)       Read nets... (mem=1574.5M)
[04/07 20:48:16     73s] (I)       Done Read nets (cpu=0.000s, mem=1574.5M)
[04/07 20:48:16     73s] (I)       Done Read data from FE (cpu=0.010s, mem=1574.5M)
[04/07 20:48:16     73s] (I)       before initializing RouteDB syMemory usage = 1574.5 MB
[04/07 20:48:16     73s] (I)       Print mode             : 2
[04/07 20:48:16     73s] (I)       Stop if highly congested: false
[04/07 20:48:16     73s] (I)       Honor MSV route constraint: false
[04/07 20:48:16     73s] (I)       Maximum routing layer  : 127
[04/07 20:48:16     73s] (I)       Minimum routing layer  : 2
[04/07 20:48:16     73s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:16     73s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:16     73s] (I)       Tracks used by clock wire: 0
[04/07 20:48:16     73s] (I)       Reverse direction      : 
[04/07 20:48:16     73s] (I)       Honor partition pin guides: true
[04/07 20:48:16     73s] (I)       Route selected nets only: false
[04/07 20:48:16     73s] (I)       Route secondary PG pins: false
[04/07 20:48:16     73s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:16     73s] (I)       Assign partition pins  : false
[04/07 20:48:16     73s] (I)       Support large GCell    : true
[04/07 20:48:16     73s] (I)       Number of rows per GCell: 12
[04/07 20:48:16     73s] (I)       Max num rows per GCell : 32
[04/07 20:48:16     73s] (I)       Apply function for special wires: true
[04/07 20:48:16     73s] (I)       Layer by layer blockage reading: true
[04/07 20:48:16     73s] (I)       Offset calculation fix : true
[04/07 20:48:16     73s] (I)       Route stripe layer range: 
[04/07 20:48:16     73s] (I)       Honor partition fences : 
[04/07 20:48:16     73s] (I)       Honor partition pin    : 
[04/07 20:48:16     73s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:16     73s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:16     73s] (I)       Use row-based GCell size
[04/07 20:48:16     73s] (I)       Use row-based GCell align
[04/07 20:48:16     73s] (I)       GCell unit size   : 1672
[04/07 20:48:16     73s] (I)       GCell multiplier  : 12
[04/07 20:48:16     73s] (I)       GCell row height  : 1672
[04/07 20:48:16     73s] (I)       Actual row height : 1672
[04/07 20:48:16     73s] (I)       GCell align ref   : 310032 310032
[04/07 20:48:16     73s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:16     73s] [NR-eGR] M1 has no routable track
[04/07 20:48:16     73s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:16     73s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:16     73s] (I)       ===========================================================================
[04/07 20:48:16     73s] (I)       == Report All Rule Vias ==
[04/07 20:48:16     73s] (I)       ===========================================================================
[04/07 20:48:16     73s] (I)        Via Rule : (Default)
[04/07 20:48:16     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:16     73s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:16     73s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:16     73s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:16     73s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:16     73s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:16     73s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:16     73s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:16     73s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:16     73s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:16     73s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:16     73s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:16     73s] (I)       ===========================================================================
[04/07 20:48:16     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:16     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:16     73s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:16     73s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:16     73s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:16     73s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:16     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:16     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:16     73s] (I)       readDataFromPlaceDB
[04/07 20:48:16     73s] (I)       Read net information..
[04/07 20:48:16     73s] [NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[04/07 20:48:16     73s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:16     73s] 
[04/07 20:48:16     73s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:16     73s] (I)       Start initializing grid graph
[04/07 20:48:16     73s] (I)       End initializing grid graph
[04/07 20:48:16     73s] (I)       Model blockages into capacity
[04/07 20:48:16     73s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:16     73s] (I)       Started Modeling ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 4 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 5 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 6 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 7 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 8 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 9 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Modeling Layer 10 ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:16     73s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       -- layer congestion ratio --
[04/07 20:48:16     73s] (I)       Layer 1 : 0.100000
[04/07 20:48:16     73s] (I)       Layer 2 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 3 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 4 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 5 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 6 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 7 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 8 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 9 : 0.700000
[04/07 20:48:16     73s] (I)       Layer 10 : 0.700000
[04/07 20:48:16     73s] (I)       ----------------------------
[04/07 20:48:16     73s] (I)       Number of ignored nets = 0
[04/07 20:48:16     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:16     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:16     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:16     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:16     73s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:16     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:16     73s] (I)       Ndr track 0 does not exist
[04/07 20:48:16     73s] (I)       Layer1  viaCost=300.00
[04/07 20:48:16     73s] (I)       Layer2  viaCost=200.00
[04/07 20:48:16     73s] (I)       Layer3  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer4  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer5  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer6  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer7  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer8  viaCost=100.00
[04/07 20:48:16     73s] (I)       Layer9  viaCost=300.00
[04/07 20:48:16     73s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:16     73s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:16     73s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:48:16     73s] (I)       Site width          :   152  (dbu)
[04/07 20:48:16     73s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:16     73s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:16     73s] (I)       GCell width         : 20064  (dbu)
[04/07 20:48:16     73s] (I)       GCell height        : 20064  (dbu)
[04/07 20:48:16     73s] (I)       Grid                :    60    60    10
[04/07 20:48:16     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:16     73s] (I)       Vertical capacity   :     0 20064     0 20064     0 20064     0 20064     0 20064
[04/07 20:48:16     73s] (I)       Horizontal capacity :     0     0 20064     0 20064     0 20064     0 20064     0
[04/07 20:48:16     73s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:16     73s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:16     73s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:16     73s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:16     73s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:16     73s] (I)       Num tracks per GCell: 200.64 132.00 66.00 66.00 33.00 33.00 16.50 16.50  8.25  4.12
[04/07 20:48:16     73s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:16     73s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:16     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:16     73s] (I)       --------------------------------------------------------
[04/07 20:48:16     73s] 
[04/07 20:48:16     73s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:16     73s] [NR-eGR] Rule id: 0  Nets: 320 
[04/07 20:48:16     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:16     73s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:16     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:16     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:16     73s] [NR-eGR] ========================================
[04/07 20:48:16     73s] [NR-eGR] 
[04/07 20:48:16     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer2 : = 161032 / 473700 (33.99%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer3 : = 76983 / 236820 (32.51%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer4 : = 30630 / 236820 (12.93%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer5 : = 14918 / 118380 (12.60%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer6 : = 4256 / 118380 (3.60%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer7 : = 3768 / 59160 (6.37%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer8 : = 3311 / 59160 (5.60%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer9 : = 70 / 29580 (0.24%)
[04/07 20:48:16     73s] (I)       blocked tracks on layer10 : = 996 / 14760 (6.75%)
[04/07 20:48:16     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:16     73s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       ============= Initialization =============
[04/07 20:48:16     73s] (I)       numLocalWires=1282  numGlobalNetBranches=298  numLocalNetBranches=343
[04/07 20:48:16     73s] (I)       totalPins=1340  totalGlobalPin=498 (37.16%)
[04/07 20:48:16     73s] (I)       Started Build MST ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Generate topology with single threads
[04/07 20:48:16     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       total 2D Cap : 1124640 = (368967 H, 755673 V)
[04/07 20:48:16     73s] (I)       ============  Phase 1a Route ============
[04/07 20:48:16     73s] (I)       Started Phase 1a ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:16     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:16     73s] (I)       Usage: 1899 = (861 H, 1038 V) = (0.23% H, 0.14% V) = (1.728e+04um H, 2.083e+04um V)
[04/07 20:48:16     73s] (I)       
[04/07 20:48:16     73s] (I)       ============  Phase 1b Route ============
[04/07 20:48:16     73s] (I)       Usage: 1899 = (861 H, 1038 V) = (0.23% H, 0.14% V) = (1.728e+04um H, 2.083e+04um V)
[04/07 20:48:16     73s] (I)       
[04/07 20:48:16     73s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/07 20:48:16     73s] 
[04/07 20:48:16     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/07 20:48:16     74s] Finished Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:16     74s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.096, MEM:1574.5M
[04/07 20:48:16     74s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/07 20:48:16     74s] OPERPROF: Starting CDPad at level 1, MEM:1574.5M
[04/07 20:48:16     74s] CDPadU 0.005 -> 0.005. R=0.004, N=296, GS=20.064
[04/07 20:48:16     74s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.087, MEM:1574.5M
[04/07 20:48:16     74s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:16     74s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:17     74s] OPERPROF:   Finished npPlace at level 2, CPU:0.770, REAL:0.780, MEM:1574.5M
[04/07 20:48:17     74s] OPERPROF: Finished npMain at level 1, CPU:0.790, REAL:0.787, MEM:1574.5M
[04/07 20:48:17     74s] Global placement CDP skipped at cutLevel 9.
[04/07 20:48:17     74s] Iteration  9: Total net bbox = 3.585e+04 (1.34e+04 2.24e+04)
[04/07 20:48:17     74s]               Est.  stn bbox = 4.928e+04 (1.79e+04 3.13e+04)
[04/07 20:48:17     74s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1574.5M
[04/07 20:48:17     74s] Iteration 10: Total net bbox = 3.585e+04 (1.34e+04 2.24e+04)
[04/07 20:48:17     74s]               Est.  stn bbox = 4.928e+04 (1.79e+04 3.13e+04)
[04/07 20:48:17     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:17     74s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:17     74s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:18     75s] OPERPROF:   Finished npPlace at level 2, CPU:1.070, REAL:1.076, MEM:1574.5M
[04/07 20:48:18     75s] OPERPROF: Finished npMain at level 1, CPU:1.080, REAL:1.086, MEM:1574.5M
[04/07 20:48:18     75s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1574.5M
[04/07 20:48:18     75s] Starting Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:18     75s] (I)       Started Loading and Dumping File ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     75s] (I)       Reading DB...
[04/07 20:48:18     75s] (I)       Read data from FE... (mem=1574.5M)
[04/07 20:48:18     75s] (I)       Read nodes and places... (mem=1574.5M)
[04/07 20:48:18     75s] (I)       Done Read nodes and places (cpu=0.010s, mem=1574.5M)
[04/07 20:48:18     75s] (I)       Read nets... (mem=1574.5M)
[04/07 20:48:18     75s] (I)       Done Read nets (cpu=0.000s, mem=1574.5M)
[04/07 20:48:18     75s] (I)       Done Read data from FE (cpu=0.010s, mem=1574.5M)
[04/07 20:48:18     75s] (I)       before initializing RouteDB syMemory usage = 1574.5 MB
[04/07 20:48:18     75s] (I)       Print mode             : 2
[04/07 20:48:18     75s] (I)       Stop if highly congested: false
[04/07 20:48:18     75s] (I)       Honor MSV route constraint: false
[04/07 20:48:18     75s] (I)       Maximum routing layer  : 127
[04/07 20:48:18     75s] (I)       Minimum routing layer  : 2
[04/07 20:48:18     75s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:18     75s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:18     75s] (I)       Tracks used by clock wire: 0
[04/07 20:48:18     75s] (I)       Reverse direction      : 
[04/07 20:48:18     75s] (I)       Honor partition pin guides: true
[04/07 20:48:18     75s] (I)       Route selected nets only: false
[04/07 20:48:18     75s] (I)       Route secondary PG pins: false
[04/07 20:48:18     75s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:18     75s] (I)       Assign partition pins  : false
[04/07 20:48:18     75s] (I)       Support large GCell    : true
[04/07 20:48:18     75s] (I)       Number of rows per GCell: 6
[04/07 20:48:18     75s] (I)       Max num rows per GCell : 32
[04/07 20:48:18     75s] (I)       Apply function for special wires: true
[04/07 20:48:18     75s] (I)       Layer by layer blockage reading: true
[04/07 20:48:18     75s] (I)       Offset calculation fix : true
[04/07 20:48:18     75s] (I)       Route stripe layer range: 
[04/07 20:48:18     75s] (I)       Honor partition fences : 
[04/07 20:48:18     75s] (I)       Honor partition pin    : 
[04/07 20:48:18     75s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:18     75s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:18     75s] (I)       Use row-based GCell size
[04/07 20:48:18     75s] (I)       Use row-based GCell align
[04/07 20:48:18     75s] (I)       GCell unit size   : 1672
[04/07 20:48:18     75s] (I)       GCell multiplier  : 6
[04/07 20:48:18     75s] (I)       GCell row height  : 1672
[04/07 20:48:18     75s] (I)       Actual row height : 1672
[04/07 20:48:18     75s] (I)       GCell align ref   : 310032 310032
[04/07 20:48:18     75s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:18     75s] [NR-eGR] M1 has no routable track
[04/07 20:48:18     75s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:18     75s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:18     75s] (I)       ===========================================================================
[04/07 20:48:18     75s] (I)       == Report All Rule Vias ==
[04/07 20:48:18     75s] (I)       ===========================================================================
[04/07 20:48:18     75s] (I)        Via Rule : (Default)
[04/07 20:48:18     75s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:18     75s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:18     75s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:18     75s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:18     75s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:18     75s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:18     75s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:18     75s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:18     75s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:18     75s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:18     75s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:18     75s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:18     75s] (I)       ===========================================================================
[04/07 20:48:18     75s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:18     76s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:18     76s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:18     76s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:18     76s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:18     76s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:18     76s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:18     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:18     76s] (I)       readDataFromPlaceDB
[04/07 20:48:18     76s] (I)       Read net information..
[04/07 20:48:18     76s] [NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[04/07 20:48:18     76s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:18     76s] 
[04/07 20:48:18     76s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:18     76s] (I)       Start initializing grid graph
[04/07 20:48:18     76s] (I)       End initializing grid graph
[04/07 20:48:18     76s] (I)       Model blockages into capacity
[04/07 20:48:18     76s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:18     76s] (I)       Started Modeling ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 1 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 2 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 3 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 4 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 5 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 6 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 7 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 8 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 9 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Modeling Layer 10 ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:18     76s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       -- layer congestion ratio --
[04/07 20:48:18     76s] (I)       Layer 1 : 0.100000
[04/07 20:48:18     76s] (I)       Layer 2 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 3 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 4 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 5 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 6 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 7 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 8 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 9 : 0.700000
[04/07 20:48:18     76s] (I)       Layer 10 : 0.700000
[04/07 20:48:18     76s] (I)       ----------------------------
[04/07 20:48:18     76s] (I)       Number of ignored nets = 0
[04/07 20:48:18     76s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:18     76s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:18     76s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:18     76s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:18     76s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:18     76s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:18     76s] (I)       Ndr track 0 does not exist
[04/07 20:48:18     76s] (I)       Layer1  viaCost=300.00
[04/07 20:48:18     76s] (I)       Layer2  viaCost=200.00
[04/07 20:48:18     76s] (I)       Layer3  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer4  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer5  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer6  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer7  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer8  viaCost=100.00
[04/07 20:48:18     76s] (I)       Layer9  viaCost=300.00
[04/07 20:48:18     76s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:18     76s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:18     76s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:48:18     76s] (I)       Site width          :   152  (dbu)
[04/07 20:48:18     76s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:18     76s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:18     76s] (I)       GCell width         : 10032  (dbu)
[04/07 20:48:18     76s] (I)       GCell height        : 10032  (dbu)
[04/07 20:48:18     76s] (I)       Grid                :   120   120    10
[04/07 20:48:18     76s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:18     76s] (I)       Vertical capacity   :     0 10032     0 10032     0 10032     0 10032     0 10032
[04/07 20:48:18     76s] (I)       Horizontal capacity :     0     0 10032     0 10032     0 10032     0 10032     0
[04/07 20:48:18     76s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:18     76s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:18     76s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:18     76s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:18     76s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:18     76s] (I)       Num tracks per GCell: 100.32 66.00 33.00 33.00 16.50 16.50  8.25  8.25  4.12  2.06
[04/07 20:48:18     76s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:18     76s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:18     76s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:18     76s] (I)       --------------------------------------------------------
[04/07 20:48:18     76s] 
[04/07 20:48:18     76s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:18     76s] [NR-eGR] Rule id: 0  Nets: 320 
[04/07 20:48:18     76s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:18     76s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:18     76s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:18     76s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:18     76s] [NR-eGR] ========================================
[04/07 20:48:18     76s] [NR-eGR] 
[04/07 20:48:18     76s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer2 : = 289070 / 947400 (30.51%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer3 : = 139408 / 473640 (29.43%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer4 : = 45497 / 473640 (9.61%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer5 : = 22411 / 236760 (9.47%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer6 : = 6061 / 236760 (2.56%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer7 : = 6020 / 118320 (5.09%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer8 : = 5627 / 118320 (4.76%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer9 : = 70 / 59160 (0.12%)
[04/07 20:48:18     76s] (I)       blocked tracks on layer10 : = 1752 / 29520 (5.93%)
[04/07 20:48:18     76s] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:18     76s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       ============= Initialization =============
[04/07 20:48:18     76s] (I)       numLocalWires=952  numGlobalNetBranches=320  numLocalNetBranches=156
[04/07 20:48:18     76s] (I)       totalPins=1340  totalGlobalPin=748 (55.82%)
[04/07 20:48:18     76s] (I)       Started Build MST ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Generate topology with single threads
[04/07 20:48:18     76s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       total 2D Cap : 2251858 = (740193 H, 1511665 V)
[04/07 20:48:18     76s] (I)       ============  Phase 1a Route ============
[04/07 20:48:18     76s] (I)       Started Phase 1a ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:18     76s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Usage: 3897 = (1745 H, 2152 V) = (0.24% H, 0.14% V) = (1.751e+04um H, 2.159e+04um V)
[04/07 20:48:18     76s] (I)       
[04/07 20:48:18     76s] (I)       ============  Phase 1b Route ============
[04/07 20:48:18     76s] (I)       Started Phase 1b ( Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:18     76s] (I)       Usage: 3897 = (1745 H, 2152 V) = (0.24% H, 0.14% V) = (1.751e+04um H, 2.159e+04um V)
[04/07 20:48:18     76s] (I)       
[04/07 20:48:18     76s] (I)       earlyGlobalRoute overflow: 0.08% H + 0.00% V
[04/07 20:48:18     76s] 
[04/07 20:48:18     76s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[04/07 20:48:18     76s] Finished Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:18     76s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.107, MEM:1574.5M
[04/07 20:48:18     76s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/07 20:48:18     76s] OPERPROF: Starting CDPad at level 1, MEM:1574.5M
[04/07 20:48:18     76s] CDPadU 0.005 -> 0.005. R=0.004, N=296, GS=10.032
[04/07 20:48:18     76s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.132, MEM:1574.5M
[04/07 20:48:18     76s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:18     76s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.800, REAL:0.808, MEM:1574.5M
[04/07 20:48:19     77s] OPERPROF: Finished npMain at level 1, CPU:0.820, REAL:0.818, MEM:1574.5M
[04/07 20:48:19     77s] Global placement CDP skipped at cutLevel 11.
[04/07 20:48:19     77s] Iteration 11: Total net bbox = 3.612e+04 (1.33e+04 2.28e+04)
[04/07 20:48:19     77s]               Est.  stn bbox = 4.955e+04 (1.78e+04 3.18e+04)
[04/07 20:48:19     77s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1574.5M
[04/07 20:48:19     77s] Iteration 12: Total net bbox = 3.612e+04 (1.33e+04 2.28e+04)
[04/07 20:48:19     77s]               Est.  stn bbox = 4.955e+04 (1.78e+04 3.18e+04)
[04/07 20:48:19     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:19     77s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:19     77s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:20     78s] OPERPROF:   Finished npPlace at level 2, CPU:1.230, REAL:1.228, MEM:1574.5M
[04/07 20:48:20     78s] OPERPROF: Finished npMain at level 1, CPU:1.240, REAL:1.235, MEM:1574.5M
[04/07 20:48:20     78s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1574.5M
[04/07 20:48:20     78s] Starting Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:20     78s] (I)       Started Loading and Dumping File ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Reading DB...
[04/07 20:48:20     78s] (I)       Read data from FE... (mem=1574.5M)
[04/07 20:48:20     78s] (I)       Read nodes and places... (mem=1574.5M)
[04/07 20:48:20     78s] (I)       Done Read nodes and places (cpu=0.000s, mem=1574.5M)
[04/07 20:48:20     78s] (I)       Read nets... (mem=1574.5M)
[04/07 20:48:20     78s] (I)       Done Read nets (cpu=0.010s, mem=1574.5M)
[04/07 20:48:20     78s] (I)       Done Read data from FE (cpu=0.010s, mem=1574.5M)
[04/07 20:48:20     78s] (I)       before initializing RouteDB syMemory usage = 1574.5 MB
[04/07 20:48:20     78s] (I)       Print mode             : 2
[04/07 20:48:20     78s] (I)       Stop if highly congested: false
[04/07 20:48:20     78s] (I)       Honor MSV route constraint: false
[04/07 20:48:20     78s] (I)       Maximum routing layer  : 127
[04/07 20:48:20     78s] (I)       Minimum routing layer  : 2
[04/07 20:48:20     78s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:20     78s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:20     78s] (I)       Tracks used by clock wire: 0
[04/07 20:48:20     78s] (I)       Reverse direction      : 
[04/07 20:48:20     78s] (I)       Honor partition pin guides: true
[04/07 20:48:20     78s] (I)       Route selected nets only: false
[04/07 20:48:20     78s] (I)       Route secondary PG pins: false
[04/07 20:48:20     78s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:20     78s] (I)       Assign partition pins  : false
[04/07 20:48:20     78s] (I)       Support large GCell    : true
[04/07 20:48:20     78s] (I)       Number of rows per GCell: 3
[04/07 20:48:20     78s] (I)       Max num rows per GCell : 32
[04/07 20:48:20     78s] (I)       Apply function for special wires: true
[04/07 20:48:20     78s] (I)       Layer by layer blockage reading: true
[04/07 20:48:20     78s] (I)       Offset calculation fix : true
[04/07 20:48:20     78s] (I)       Route stripe layer range: 
[04/07 20:48:20     78s] (I)       Honor partition fences : 
[04/07 20:48:20     78s] (I)       Honor partition pin    : 
[04/07 20:48:20     78s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:20     78s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:20     78s] (I)       Use row-based GCell size
[04/07 20:48:20     78s] (I)       Use row-based GCell align
[04/07 20:48:20     78s] (I)       GCell unit size   : 1672
[04/07 20:48:20     78s] (I)       GCell multiplier  : 3
[04/07 20:48:20     78s] (I)       GCell row height  : 1672
[04/07 20:48:20     78s] (I)       Actual row height : 1672
[04/07 20:48:20     78s] (I)       GCell align ref   : 310032 310032
[04/07 20:48:20     78s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:20     78s] [NR-eGR] M1 has no routable track
[04/07 20:48:20     78s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:20     78s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:20     78s] (I)       ===========================================================================
[04/07 20:48:20     78s] (I)       == Report All Rule Vias ==
[04/07 20:48:20     78s] (I)       ===========================================================================
[04/07 20:48:20     78s] (I)        Via Rule : (Default)
[04/07 20:48:20     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:20     78s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:20     78s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:20     78s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:20     78s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:20     78s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:20     78s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:20     78s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:20     78s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:20     78s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:20     78s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:20     78s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:20     78s] (I)       ===========================================================================
[04/07 20:48:20     78s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:20     78s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:20     78s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:20     78s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:20     78s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:20     78s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:20     78s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:20     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:20     78s] (I)       readDataFromPlaceDB
[04/07 20:48:20     78s] (I)       Read net information..
[04/07 20:48:20     78s] [NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[04/07 20:48:20     78s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:20     78s] 
[04/07 20:48:20     78s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:20     78s] (I)       Start initializing grid graph
[04/07 20:48:20     78s] (I)       End initializing grid graph
[04/07 20:48:20     78s] (I)       Model blockages into capacity
[04/07 20:48:20     78s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:20     78s] (I)       Started Modeling ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 1 ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 2 ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:20     78s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 3 ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:20     78s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 4 ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:20     78s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 5 ( Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:20     78s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:20     78s] (I)       Started Modeling Layer 6 ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:21     78s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Started Modeling Layer 7 ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:21     78s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Started Modeling Layer 8 ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:21     78s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Started Modeling Layer 9 ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:21     78s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Started Modeling Layer 10 ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:21     78s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       -- layer congestion ratio --
[04/07 20:48:21     78s] (I)       Layer 1 : 0.100000
[04/07 20:48:21     78s] (I)       Layer 2 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 3 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 4 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 5 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 6 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 7 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 8 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 9 : 0.700000
[04/07 20:48:21     78s] (I)       Layer 10 : 0.700000
[04/07 20:48:21     78s] (I)       ----------------------------
[04/07 20:48:21     78s] (I)       Number of ignored nets = 0
[04/07 20:48:21     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:21     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:21     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:21     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:21     78s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:21     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:21     78s] (I)       Ndr track 0 does not exist
[04/07 20:48:21     78s] (I)       Layer1  viaCost=300.00
[04/07 20:48:21     78s] (I)       Layer2  viaCost=200.00
[04/07 20:48:21     78s] (I)       Layer3  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer4  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer5  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer6  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer7  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer8  viaCost=100.00
[04/07 20:48:21     78s] (I)       Layer9  viaCost=300.00
[04/07 20:48:21     78s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:21     78s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:21     78s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:48:21     78s] (I)       Site width          :   152  (dbu)
[04/07 20:48:21     78s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:21     78s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:21     78s] (I)       GCell width         :  5016  (dbu)
[04/07 20:48:21     78s] (I)       GCell height        :  5016  (dbu)
[04/07 20:48:21     78s] (I)       Grid                :   240   240    10
[04/07 20:48:21     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:21     78s] (I)       Vertical capacity   :     0  5016     0  5016     0  5016     0  5016     0  5016
[04/07 20:48:21     78s] (I)       Horizontal capacity :     0     0  5016     0  5016     0  5016     0  5016     0
[04/07 20:48:21     78s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:21     78s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:21     78s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:21     78s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:21     78s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:21     78s] (I)       Num tracks per GCell: 50.16 33.00 16.50 16.50  8.25  8.25  4.12  4.12  2.06  1.03
[04/07 20:48:21     78s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:21     78s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:21     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:21     78s] (I)       --------------------------------------------------------
[04/07 20:48:21     78s] 
[04/07 20:48:21     78s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:21     78s] [NR-eGR] Rule id: 0  Nets: 320 
[04/07 20:48:21     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:21     78s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:21     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:21     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:21     78s] [NR-eGR] ========================================
[04/07 20:48:21     78s] [NR-eGR] 
[04/07 20:48:21     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer2 : = 544866 / 1894800 (28.76%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer3 : = 262189 / 947280 (27.68%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer4 : = 75152 / 947280 (7.93%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer5 : = 36214 / 473520 (7.65%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer6 : = 9529 / 473520 (2.01%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer7 : = 10403 / 236640 (4.40%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer8 : = 9819 / 236640 (4.15%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer9 : = 120 / 118320 (0.10%)
[04/07 20:48:21     78s] (I)       blocked tracks on layer10 : = 3210 / 59040 (5.44%)
[04/07 20:48:21     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.5 MB
[04/07 20:48:21     78s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       ============= Initialization =============
[04/07 20:48:21     78s] (I)       numLocalWires=604  numGlobalNetBranches=215  numLocalNetBranches=87
[04/07 20:48:21     78s] (I)       totalPins=1340  totalGlobalPin=970 (72.39%)
[04/07 20:48:21     78s] (I)       Started Build MST ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Generate topology with single threads
[04/07 20:48:21     78s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       total 2D Cap : 4512346 = (1484630 H, 3027716 V)
[04/07 20:48:21     78s] (I)       ============  Phase 1a Route ============
[04/07 20:48:21     78s] (I)       Started Phase 1a ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:21     78s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Usage: 7788 = (3510 H, 4278 V) = (0.24% H, 0.14% V) = (1.761e+04um H, 2.146e+04um V)
[04/07 20:48:21     78s] (I)       
[04/07 20:48:21     78s] (I)       ============  Phase 1b Route ============
[04/07 20:48:21     78s] (I)       Started Phase 1b ( Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.49 MB )
[04/07 20:48:21     78s] (I)       Usage: 7791 = (3510 H, 4281 V) = (0.24% H, 0.14% V) = (1.761e+04um H, 2.147e+04um V)
[04/07 20:48:21     78s] (I)       
[04/07 20:48:21     78s] (I)       earlyGlobalRoute overflow: 0.06% H + 0.03% V
[04/07 20:48:21     78s] 
[04/07 20:48:21     78s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.02% V
[04/07 20:48:21     78s] Finished Early Global Route rough congestion estimation: mem = 1574.5M
[04/07 20:48:21     78s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.150, REAL:0.148, MEM:1574.5M
[04/07 20:48:21     78s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/07 20:48:21     78s] OPERPROF: Starting CDPad at level 1, MEM:1574.5M
[04/07 20:48:21     78s] CDPadU 0.005 -> 0.005. R=0.004, N=296, GS=5.016
[04/07 20:48:21     78s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.204, MEM:1574.5M
[04/07 20:48:21     78s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:21     78s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:22     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.780, REAL:0.778, MEM:1574.5M
[04/07 20:48:22     79s] OPERPROF: Finished npMain at level 1, CPU:0.790, REAL:0.788, MEM:1574.5M
[04/07 20:48:22     79s] Global placement CDP skipped at cutLevel 13.
[04/07 20:48:22     79s] Iteration 13: Total net bbox = 3.639e+04 (1.35e+04 2.29e+04)
[04/07 20:48:22     79s]               Est.  stn bbox = 4.950e+04 (1.76e+04 3.19e+04)
[04/07 20:48:22     79s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1574.5M
[04/07 20:48:22     79s] Iteration 14: Total net bbox = 3.639e+04 (1.35e+04 2.29e+04)
[04/07 20:48:22     79s]               Est.  stn bbox = 4.950e+04 (1.76e+04 3.19e+04)
[04/07 20:48:22     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:22     79s] OPERPROF: Starting npMain at level 1, MEM:1574.5M
[04/07 20:48:22     79s] OPERPROF:   Starting npPlace at level 2, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF:   Finished npPlace at level 2, CPU:3.530, REAL:3.538, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF: Finished npMain at level 1, CPU:3.550, REAL:3.546, MEM:1574.5M
[04/07 20:48:25     83s] Iteration 15: Total net bbox = 3.676e+04 (1.37e+04 2.31e+04)
[04/07 20:48:25     83s]               Est.  stn bbox = 4.988e+04 (1.78e+04 3.21e+04)
[04/07 20:48:25     83s]               cpu = 0:00:03.6 real = 0:00:03.0 mem = 1574.5M
[04/07 20:48:25     83s] [adp] clock
[04/07 20:48:25     83s] [adp] weight, nr nets, wire length
[04/07 20:48:25     83s] [adp]      0        6  1882.995000
[04/07 20:48:25     83s] [adp] data
[04/07 20:48:25     83s] [adp] weight, nr nets, wire length
[04/07 20:48:25     83s] [adp]      0      347  34873.264000
[04/07 20:48:25     83s] [adp] 0.000000|0.000000|0.000000
[04/07 20:48:25     83s] Iteration 16: Total net bbox = 3.676e+04 (1.37e+04 2.31e+04)
[04/07 20:48:25     83s]               Est.  stn bbox = 4.988e+04 (1.78e+04 3.21e+04)
[04/07 20:48:25     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1574.5M
[04/07 20:48:25     83s] Clear WL Bound Manager after Global Placement... 
[04/07 20:48:25     83s] Finished Global Placement (cpu=0:00:17.2, real=0:00:18.0, mem=1574.5M)
[04/07 20:48:25     83s] 0 delay mode for cte disabled.
[04/07 20:48:25     83s] SKP cleared!
[04/07 20:48:25     83s] Info: 3 clock gating cells identified, 0 (on average) moved 0/8
[04/07 20:48:25     83s] net ignore based on current view = 0
[04/07 20:48:25     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1568.9M
[04/07 20:48:25     83s] Solver runtime cpu: 0:00:03.6 real: 0:00:03.7
[04/07 20:48:25     83s] Core Placement runtime cpu: 0:00:16.3 real: 0:00:17.0
[04/07 20:48:25     83s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/07 20:48:25     83s] Type 'man IMPSP-9025' for more detail.
[04/07 20:48:25     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1568.9M
[04/07 20:48:25     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1568.9M
[04/07 20:48:25     83s] z: 2, totalTracks: 1
[04/07 20:48:25     83s] z: 4, totalTracks: 1
[04/07 20:48:25     83s] z: 6, totalTracks: 1
[04/07 20:48:25     83s] z: 8, totalTracks: 1
[04/07 20:48:25     83s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:25     83s] All LLGs are deleted
[04/07 20:48:25     83s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1568.9M
[04/07 20:48:25     83s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1568.9M
[04/07 20:48:25     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1568.9M
[04/07 20:48:25     83s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1568.9M
[04/07 20:48:25     83s] Core basic site is unit
[04/07 20:48:25     83s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:48:25     83s] SiteArray: use 5,865,472 bytes
[04/07 20:48:25     83s] SiteArray: current memory after site array memory allocation 1574.5M
[04/07 20:48:25     83s] SiteArray: FP blocked sites are writable
[04/07 20:48:25     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:48:25     83s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1574.5M
[04/07 20:48:25     83s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:48:25     83s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.090, REAL:0.088, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.300, REAL:0.295, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF:       Starting CMU at level 4, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1574.5M
[04/07 20:48:25     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.310, REAL:0.307, MEM:1574.5M
[04/07 20:48:26     83s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1574.5MB).
[04/07 20:48:26     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.350, REAL:0.349, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.350, REAL:0.350, MEM:1574.5M
[04/07 20:48:26     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.1
[04/07 20:48:26     83s] OPERPROF: Starting RefinePlace at level 1, MEM:1574.5M
[04/07 20:48:26     83s] *** Starting refinePlace (0:01:23 mem=1574.5M) ***
[04/07 20:48:26     83s] Total net bbox length = 3.203e+04 (1.249e+04 1.953e+04) (ext = 7.456e+03)
[04/07 20:48:26     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:48:26     83s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1574.5M
[04/07 20:48:26     83s] Starting refinePlace ...
[04/07 20:48:26     83s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:48:26     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1574.5MB) @(0:01:23 - 0:01:23).
[04/07 20:48:26     83s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:48:26     83s] wireLenOptFixPriorityInst 0 inst fixed
[04/07 20:48:26     83s] Placement tweakage begins.
[04/07 20:48:26     83s] wire length = 4.059e+04
[04/07 20:48:26     83s] wire length = 4.019e+04
[04/07 20:48:26     83s] Placement tweakage ends.
[04/07 20:48:26     83s] Move report: tweak moves 29 insts, mean move: 4.31 um, max move: 8.79 um
[04/07 20:48:26     83s] 	Max move on inst (sync_w2r/rq2_wptr_reg_2_): (425.04, 559.04) --> (420.12, 562.91)
[04/07 20:48:26     83s] 
[04/07 20:48:26     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:48:26     83s] Move report: legalization moves 296 insts, mean move: 0.93 um, max move: 1.94 um
[04/07 20:48:26     83s] 	Max move on inst (rptr_empty/g3630__2802): (412.81, 565.78) --> (412.48, 564.18)
[04/07 20:48:26     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1574.5MB) @(0:01:23 - 0:01:24).
[04/07 20:48:26     83s] Move report: Detail placement moves 296 insts, mean move: 1.28 um, max move: 10.25 um
[04/07 20:48:26     83s] 	Max move on inst (sync_w2r/rq2_wptr_reg_6_): (420.12, 562.91) --> (424.94, 557.49)
[04/07 20:48:26     83s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1574.5MB
[04/07 20:48:26     83s] Statistics of distance of Instance movement in refine placement:
[04/07 20:48:26     83s]   maximum (X+Y) =        10.25 um
[04/07 20:48:26     83s]   inst (sync_w2r/rq2_wptr_reg_6_) with max move: (420.117, 562.909) -> (424.944, 557.488)
[04/07 20:48:26     83s]   mean    (X+Y) =         1.28 um
[04/07 20:48:26     83s] Summary Report:
[04/07 20:48:26     83s] Instances move: 296 (out of 296 movable)
[04/07 20:48:26     83s] Instances flipped: 0
[04/07 20:48:26     83s] Mean displacement: 1.28 um
[04/07 20:48:26     83s] Max displacement: 10.25 um (Instance: sync_w2r/rq2_wptr_reg_6_) (420.117, 562.909) -> (424.944, 557.488)
[04/07 20:48:26     83s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_LVT
[04/07 20:48:26     83s] Total instances moved : 296
[04/07 20:48:26     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.087, MEM:1574.5M
[04/07 20:48:26     83s] Total net bbox length = 3.170e+04 (1.214e+04 1.956e+04) (ext = 7.424e+03)
[04/07 20:48:26     83s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1574.5MB
[04/07 20:48:26     83s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1574.5MB) @(0:01:23 - 0:01:24).
[04/07 20:48:26     83s] *** Finished refinePlace (0:01:24 mem=1574.5M) ***
[04/07 20:48:26     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.1
[04/07 20:48:26     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.114, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1568.9M
[04/07 20:48:26     83s] All LLGs are deleted
[04/07 20:48:26     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:1568.9M
[04/07 20:48:26     83s] *** Finished Initial Placement (cpu=0:00:18.9, real=0:00:20.0, mem=1568.9M) ***
[04/07 20:48:26     83s] z: 2, totalTracks: 1
[04/07 20:48:26     83s] z: 4, totalTracks: 1
[04/07 20:48:26     83s] z: 6, totalTracks: 1
[04/07 20:48:26     83s] z: 8, totalTracks: 1
[04/07 20:48:26     83s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:26     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1568.9M
[04/07 20:48:26     83s] Core basic site is unit
[04/07 20:48:26     83s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:48:26     83s] SiteArray: use 5,865,472 bytes
[04/07 20:48:26     83s] SiteArray: current memory after site array memory allocation 1574.5M
[04/07 20:48:26     83s] SiteArray: FP blocked sites are writable
[04/07 20:48:26     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:48:26     83s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1574.5M
[04/07 20:48:26     83s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:48:26     83s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.107, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.284, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.301, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.021, MEM:1574.5M
[04/07 20:48:26     83s] default core: bins with density > 0.750 = 14.58 % ( 189 / 1296 )
[04/07 20:48:26     83s] Density distribution unevenness ratio = 73.315%
[04/07 20:48:26     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1574.5M
[04/07 20:48:26     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1568.9M
[04/07 20:48:26     83s] All LLGs are deleted
[04/07 20:48:26     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:1568.9M
[04/07 20:48:26     83s] 
[04/07 20:48:26     83s] *** Start incrementalPlace ***
[04/07 20:48:26     83s] User Input Parameters:
[04/07 20:48:26     83s] - Congestion Driven    : On
[04/07 20:48:26     83s] - Timing Driven        : On
[04/07 20:48:26     83s] - Area-Violation Based : On
[04/07 20:48:26     83s] - Start Rollback Level : -5
[04/07 20:48:26     83s] - Legalized            : On
[04/07 20:48:26     83s] - Window Based         : Off
[04/07 20:48:26     83s] - eDen incr mode       : Off
[04/07 20:48:26     83s] - Small incr mode      : Off
[04/07 20:48:26     83s] 
[04/07 20:48:26     83s] Init WL Bound for IncrIp in placeDesign ... 
[04/07 20:48:26     83s] No Views given, use default active views for adaptive view pruning
[04/07 20:48:26     83s] SKP will enable view:
[04/07 20:48:26     83s]   func_max_scenario
[04/07 20:48:26     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.011, MEM:1568.9M
[04/07 20:48:26     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1568.9M
[04/07 20:48:26     83s] Starting Early Global Route congestion estimation: mem = 1568.9M
[04/07 20:48:26     83s] (I)       Started Loading and Dumping File ( Curr Mem: 1568.89 MB )
[04/07 20:48:26     83s] (I)       Reading DB...
[04/07 20:48:26     83s] (I)       Read data from FE... (mem=1568.9M)
[04/07 20:48:26     83s] (I)       Read nodes and places... (mem=1568.9M)
[04/07 20:48:26     83s] (I)       Done Read nodes and places (cpu=0.000s, mem=1568.9M)
[04/07 20:48:26     83s] (I)       Read nets... (mem=1568.9M)
[04/07 20:48:26     83s] (I)       Done Read nets (cpu=0.000s, mem=1568.9M)
[04/07 20:48:26     83s] (I)       Done Read data from FE (cpu=0.000s, mem=1568.9M)
[04/07 20:48:26     83s] (I)       before initializing RouteDB syMemory usage = 1568.9 MB
[04/07 20:48:26     83s] (I)       Honor MSV route constraint: false
[04/07 20:48:26     83s] (I)       Maximum routing layer  : 127
[04/07 20:48:26     83s] (I)       Minimum routing layer  : 2
[04/07 20:48:26     83s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:26     83s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:26     83s] (I)       Tracks used by clock wire: 0
[04/07 20:48:26     83s] (I)       Reverse direction      : 
[04/07 20:48:26     83s] (I)       Honor partition pin guides: true
[04/07 20:48:26     83s] (I)       Route selected nets only: false
[04/07 20:48:26     83s] (I)       Route secondary PG pins: false
[04/07 20:48:26     83s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:26     83s] (I)       Apply function for special wires: true
[04/07 20:48:26     83s] (I)       Layer by layer blockage reading: true
[04/07 20:48:26     83s] (I)       Offset calculation fix : true
[04/07 20:48:26     83s] (I)       Route stripe layer range: 
[04/07 20:48:26     83s] (I)       Honor partition fences : 
[04/07 20:48:26     83s] (I)       Honor partition pin    : 
[04/07 20:48:26     83s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:26     83s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:26     83s] (I)       Use row-based GCell size
[04/07 20:48:26     83s] (I)       Use row-based GCell align
[04/07 20:48:26     83s] (I)       GCell unit size   : 1672
[04/07 20:48:26     83s] (I)       GCell multiplier  : 1
[04/07 20:48:26     83s] (I)       GCell row height  : 1672
[04/07 20:48:26     83s] (I)       Actual row height : 1672
[04/07 20:48:26     83s] (I)       GCell align ref   : 310032 310032
[04/07 20:48:26     83s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:26     83s] [NR-eGR] M1 has no routable track
[04/07 20:48:26     83s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:26     83s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:26     83s] (I)       ===========================================================================
[04/07 20:48:26     83s] (I)       == Report All Rule Vias ==
[04/07 20:48:26     83s] (I)       ===========================================================================
[04/07 20:48:26     83s] (I)        Via Rule : (Default)
[04/07 20:48:26     83s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:26     83s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:26     83s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:26     83s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:26     83s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:26     83s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:26     83s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:26     83s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:26     83s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:26     83s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:26     83s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:26     83s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:26     83s] (I)       ===========================================================================
[04/07 20:48:26     84s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1568.89 MB )
[04/07 20:48:26     84s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:26     84s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1568.89 MB )
[04/07 20:48:26     84s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:26     84s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:26     84s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:26     84s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:26     84s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:26     84s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:26     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:26     84s] (I)       readDataFromPlaceDB
[04/07 20:48:26     84s] (I)       Read net information..
[04/07 20:48:26     84s] [NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[04/07 20:48:26     84s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:26     84s] 
[04/07 20:48:26     84s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:26     84s] (I)       Start initializing grid graph
[04/07 20:48:26     84s] (I)       End initializing grid graph
[04/07 20:48:26     84s] (I)       Model blockages into capacity
[04/07 20:48:26     84s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:26     84s] (I)       Started Modeling ( Curr Mem: 1568.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 1 ( Curr Mem: 1568.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 2 ( Curr Mem: 1568.89 MB )
[04/07 20:48:26     84s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 2 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 3 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 3 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 4 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 5 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 6 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 6 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 7 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 8 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 9 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Started Modeling Layer 10 ( Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:26     84s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       Finished Modeling ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1579.89 MB )
[04/07 20:48:26     84s] (I)       -- layer congestion ratio --
[04/07 20:48:26     84s] (I)       Layer 1 : 0.100000
[04/07 20:48:26     84s] (I)       Layer 2 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 3 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 4 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 5 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 6 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 7 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 8 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 9 : 0.700000
[04/07 20:48:26     84s] (I)       Layer 10 : 0.700000
[04/07 20:48:26     84s] (I)       ----------------------------
[04/07 20:48:26     84s] (I)       Number of ignored nets = 0
[04/07 20:48:26     84s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:26     84s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:26     84s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:26     84s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:26     84s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:26     84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1579.9 MB
[04/07 20:48:26     84s] (I)       Ndr track 0 does not exist
[04/07 20:48:26     84s] (I)       Layer1  viaCost=300.00
[04/07 20:48:26     84s] (I)       Layer2  viaCost=200.00
[04/07 20:48:26     84s] (I)       Layer3  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer4  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer5  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer6  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer7  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer8  viaCost=100.00
[04/07 20:48:26     84s] (I)       Layer9  viaCost=300.00
[04/07 20:48:26     84s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:26     84s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:26     84s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:48:26     84s] (I)       Site width          :   152  (dbu)
[04/07 20:48:26     84s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:26     84s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:26     84s] (I)       GCell width         :  1672  (dbu)
[04/07 20:48:26     84s] (I)       GCell height        :  1672  (dbu)
[04/07 20:48:26     84s] (I)       Grid                :   718   718    10
[04/07 20:48:26     84s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:26     84s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:48:26     84s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:48:26     84s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:26     84s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:26     84s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:26     84s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:26     84s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:26     84s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:48:26     84s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:26     84s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:26     84s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:26     84s] (I)       --------------------------------------------------------
[04/07 20:48:26     84s] 
[04/07 20:48:26     84s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:26     84s] [NR-eGR] Rule id: 0  Nets: 320 
[04/07 20:48:26     84s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:26     84s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:26     84s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:26     84s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:26     84s] [NR-eGR] ========================================
[04/07 20:48:26     84s] [NR-eGR] 
[04/07 20:48:26     84s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:48:26     84s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:48:26     84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1600.6 MB
[04/07 20:48:26     84s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1600.55 MB )
[04/07 20:48:26     84s] (I)       Started Global Routing ( Curr Mem: 1600.55 MB )
[04/07 20:48:26     84s] (I)       ============= Initialization =============
[04/07 20:48:26     84s] (I)       totalPins=1340  totalGlobalPin=1329 (99.18%)
[04/07 20:48:26     84s] (I)       Started Build MST ( Curr Mem: 1600.55 MB )
[04/07 20:48:26     84s] (I)       Generate topology with single threads
[04/07 20:48:26     84s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1600.55 MB )
[04/07 20:48:27     84s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:48:27     84s] [NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[04/07 20:48:27     84s] (I)       ============  Phase 1a Route ============
[04/07 20:48:27     84s] (I)       Started Phase 1a ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:27     84s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Usage: 23468 = (10444 H, 13024 V) = (0.23% H, 0.14% V) = (1.746e+04um H, 2.178e+04um V)
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] (I)       ============  Phase 1b Route ============
[04/07 20:48:27     84s] (I)       Started Phase 1b ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Usage: 23516 = (10467 H, 13049 V) = (0.24% H, 0.14% V) = (1.750e+04um H, 2.182e+04um V)
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.10% V. EstWL: 3.931875e+04um
[04/07 20:48:27     84s] (I)       Congestion metric : 0.06%H 0.10%V, 0.16%HV
[04/07 20:48:27     84s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:48:27     84s] (I)       ============  Phase 1c Route ============
[04/07 20:48:27     84s] (I)       Started Phase 1c ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Level2 Grid: 144 x 144
[04/07 20:48:27     84s] (I)       Started Two Level Routing ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Usage: 23651 = (10545 H, 13106 V) = (0.24% H, 0.14% V) = (1.763e+04um H, 2.191e+04um V)
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] (I)       ============  Phase 1d Route ============
[04/07 20:48:27     84s] (I)       Started Phase 1d ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Usage: 23651 = (10545 H, 13106 V) = (0.24% H, 0.14% V) = (1.763e+04um H, 2.191e+04um V)
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] (I)       ============  Phase 1e Route ============
[04/07 20:48:27     84s] (I)       Started Phase 1e ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Usage: 23651 = (10545 H, 13106 V) = (0.24% H, 0.14% V) = (1.763e+04um H, 2.191e+04um V)
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 3.954447e+04um
[04/07 20:48:27     84s] [NR-eGR] 
[04/07 20:48:27     84s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       Running layer assignment with 1 threads
[04/07 20:48:27     84s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       ============  Phase 1l Route ============
[04/07 20:48:27     84s] (I)       
[04/07 20:48:27     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:48:27     84s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:48:27     84s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:48:27     84s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:48:27     84s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:48:27     84s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]      M2  (2)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]      M3  (3)        20( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:27     84s] [NR-eGR]      M4  (4)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]      M5  (5)        22( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]      M6  (6)        34( 0.01%)         1( 0.00%)   ( 0.01%) 
[04/07 20:48:27     84s] [NR-eGR]      M7  (7)        62( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:27     84s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:48:27     84s] [NR-eGR] Total              162( 0.00%)         1( 0.00%)   ( 0.00%) 
[04/07 20:48:27     84s] [NR-eGR] 
[04/07 20:48:27     84s] (I)       Finished Global Routing ( CPU: 0.43 sec, Real: 0.39 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     84s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:48:27     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[04/07 20:48:27     85s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[04/07 20:48:27     85s] Early Global Route congestion estimation runtime: 0.98 seconds, mem = 1608.4M
[04/07 20:48:27     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.020, REAL:0.981, MEM:1608.4M
[04/07 20:48:27     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1608.4M
[04/07 20:48:27     85s] [hotspot] +------------+---------------+---------------+
[04/07 20:48:27     85s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:48:27     85s] [hotspot] +------------+---------------+---------------+
[04/07 20:48:27     85s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:48:27     85s] [hotspot] +------------+---------------+---------------+
[04/07 20:48:27     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:48:27     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:48:27     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.034, MEM:1608.4M
[04/07 20:48:27     85s] Skipped repairing congestion.
[04/07 20:48:27     85s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1608.4M
[04/07 20:48:27     85s] Starting Early Global Route wiring: mem = 1608.4M
[04/07 20:48:27     85s] (I)       ============= track Assignment ============
[04/07 20:48:27     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     85s] (I)       Started Greedy Track Assignment ( Curr Mem: 1608.42 MB )
[04/07 20:48:27     85s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:48:27     85s] (I)       Running track assignment with 1 threads
[04/07 20:48:27     85s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     85s] (I)       Run Multi-thread track assignment
[04/07 20:48:27     85s] (I)       Finished Greedy Track Assignment ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1608.42 MB )
[04/07 20:48:27     85s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:27     85s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1315
[04/07 20:48:27     85s] [NR-eGR]     M2  (2V) length: 5.793322e+03um, number of vias: 1898
[04/07 20:48:27     85s] [NR-eGR]     M3  (3H) length: 5.768861e+03um, number of vias: 815
[04/07 20:48:27     85s] [NR-eGR]     M4  (4V) length: 5.044967e+03um, number of vias: 361
[04/07 20:48:27     85s] [NR-eGR]     M5  (5H) length: 5.638138e+03um, number of vias: 344
[04/07 20:48:27     85s] [NR-eGR]     M6  (6V) length: 9.779797e+03um, number of vias: 298
[04/07 20:48:27     85s] [NR-eGR]     M7  (7H) length: 5.800465e+03um, number of vias: 61
[04/07 20:48:27     85s] [NR-eGR]     M8  (8V) length: 1.146868e+03um, number of vias: 36
[04/07 20:48:27     85s] [NR-eGR]     M9  (9H) length: 5.967520e+02um, number of vias: 4
[04/07 20:48:27     85s] [NR-eGR]   MRDL (10V) length: 4.001840e+02um, number of vias: 0
[04/07 20:48:27     85s] [NR-eGR] Total length: 3.996935e+04um, number of vias: 5132
[04/07 20:48:27     85s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:27     85s] [NR-eGR] Total eGR-routed clock nets wire length: 2.536224e+03um 
[04/07 20:48:27     85s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:27     85s] Early Global Route wiring runtime: 0.13 seconds, mem = 1576.4M
[04/07 20:48:27     85s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.130, REAL:0.128, MEM:1576.4M
[04/07 20:48:27     85s] Tdgp not successfully inited but do clear!
[04/07 20:48:27     85s] 0 delay mode for cte disabled.
[04/07 20:48:27     85s] SKP cleared!
[04/07 20:48:27     85s] 
[04/07 20:48:27     85s] *** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
[04/07 20:48:27     85s] Tdgp not successfully inited but do clear!
[04/07 20:48:27     85s] 0 delay mode for cte disabled.
[04/07 20:48:27     85s] SKP cleared!
[04/07 20:48:27     85s] **placeDesign ... cpu = 0: 0:32, real = 0: 0:31, mem = 1576.4M **
[04/07 20:48:28     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/07 20:48:28     85s] VSMManager cleared!
[04/07 20:48:28     85s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1320.0M, totSessionCpu=0:01:26 **
[04/07 20:48:28     85s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/07 20:48:28     85s] GigaOpt running with 1 threads.
[04/07 20:48:28     85s] Info: 1 threads available for lower-level modules during optimization.
[04/07 20:48:28     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1576.4M
[04/07 20:48:28     85s] z: 2, totalTracks: 1
[04/07 20:48:28     85s] z: 4, totalTracks: 1
[04/07 20:48:28     85s] z: 6, totalTracks: 1
[04/07 20:48:28     85s] z: 8, totalTracks: 1
[04/07 20:48:28     85s] #spOpts: N=32 minPadR=1.1 
[04/07 20:48:28     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1576.4M
[04/07 20:48:28     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1576.4M
[04/07 20:48:28     85s] Core basic site is unit
[04/07 20:48:28     85s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:48:28     85s] SiteArray: use 5,865,472 bytes
[04/07 20:48:28     85s] SiteArray: current memory after site array memory allocation 1582.0M
[04/07 20:48:28     85s] SiteArray: FP blocked sites are writable
[04/07 20:48:28     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:48:28     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1582.0M
[04/07 20:48:28     85s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:48:28     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.086, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.270, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF:     Starting CMU at level 3, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.285, MEM:1582.0M
[04/07 20:48:28     85s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1582.0MB).
[04/07 20:48:28     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.329, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1582.0M
[04/07 20:48:28     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1582.0M
[04/07 20:48:28     85s] LayerId::1 widthSet size::4
[04/07 20:48:28     85s] LayerId::2 widthSet size::4
[04/07 20:48:28     85s] LayerId::3 widthSet size::4
[04/07 20:48:28     85s] LayerId::4 widthSet size::4
[04/07 20:48:28     85s] LayerId::5 widthSet size::4
[04/07 20:48:28     85s] LayerId::6 widthSet size::4
[04/07 20:48:28     85s] LayerId::7 widthSet size::4
[04/07 20:48:28     85s] LayerId::8 widthSet size::4
[04/07 20:48:28     85s] LayerId::9 widthSet size::4
[04/07 20:48:28     85s] LayerId::10 widthSet size::2
[04/07 20:48:28     85s] Updating RC grid for preRoute extraction ...
[04/07 20:48:28     85s] Initializing multi-corner capacitance tables ... 
[04/07 20:48:28     86s] Initializing multi-corner resistance tables ...
[04/07 20:48:28     86s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.318967 ; uaWl: 1.000000 ; uaWlH: 0.710724 ; aWlH: 0.000000 ; Pmax: 0.938900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:48:28     86s] 
[04/07 20:48:28     86s] Creating Lib Analyzer ...
[04/07 20:48:28     86s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:48:28     86s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:48:28     86s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:48:28     86s] 
[04/07 20:48:29     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1604.0M
[04/07 20:48:29     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1604.0M
[04/07 20:48:29     87s] Creating Lib Analyzer, finished. 
[04/07 20:48:30     87s] #optDebug: fT-S <1 2 3 1 0>
[04/07 20:48:30     87s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/07 20:48:30     87s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/07 20:48:30     87s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1328.0M, totSessionCpu=0:01:27 **
[04/07 20:48:30     87s] *** optDesign -preCTS ***
[04/07 20:48:30     87s] DRC Margin: user margin 0.0; extra margin 0.2
[04/07 20:48:30     87s] Setup Target Slack: user slack 0; extra slack 0.0
[04/07 20:48:30     87s] Hold Target Slack: user slack 0
[04/07 20:48:30     87s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/07 20:48:30     87s] Type 'man IMPOPT-3195' for more detail.
[04/07 20:48:30     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1604.0M
[04/07 20:48:30     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.178, MEM:1604.0M
[04/07 20:48:30     87s] Deleting Cell Server ...
[04/07 20:48:30     87s] Deleting Lib Analyzer.
[04/07 20:48:30     87s] Multi-VT timing optimization disabled based on library information.
[04/07 20:48:30     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:48:30     87s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:48:30     87s] Summary for sequential cells identification: 
[04/07 20:48:30     87s]   Identified SBFF number: 138
[04/07 20:48:30     87s]   Identified MBFF number: 0
[04/07 20:48:30     87s]   Identified SB Latch number: 0
[04/07 20:48:30     87s]   Identified MB Latch number: 0
[04/07 20:48:30     87s]   Not identified SBFF number: 180
[04/07 20:48:30     87s]   Not identified MBFF number: 0
[04/07 20:48:30     87s]   Not identified SB Latch number: 0
[04/07 20:48:30     87s]   Not identified MB Latch number: 0
[04/07 20:48:30     87s]   Number of sequential cells which are not FFs: 78
[04/07 20:48:30     87s]  Visiting view : func_max_scenario
[04/07 20:48:30     87s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:48:30     87s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:48:30     87s]  Visiting view : func_min_scenario
[04/07 20:48:30     87s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:48:30     87s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:48:30     87s]  Setting StdDelay to 16.10
[04/07 20:48:30     87s] Creating Cell Server, finished. 
[04/07 20:48:30     87s] 
[04/07 20:48:30     87s] Deleting Cell Server ...
[04/07 20:48:30     88s] 
[04/07 20:48:30     88s] Creating Lib Analyzer ...
[04/07 20:48:30     88s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:48:30     88s] Summary for sequential cells identification: 
[04/07 20:48:30     88s]   Identified SBFF number: 138
[04/07 20:48:30     88s]   Identified MBFF number: 0
[04/07 20:48:30     88s]   Identified SB Latch number: 0
[04/07 20:48:30     88s]   Identified MB Latch number: 0
[04/07 20:48:30     88s]   Not identified SBFF number: 180
[04/07 20:48:30     88s]   Not identified MBFF number: 0
[04/07 20:48:30     88s]   Not identified SB Latch number: 0
[04/07 20:48:30     88s]   Not identified MB Latch number: 0
[04/07 20:48:30     88s]   Number of sequential cells which are not FFs: 78
[04/07 20:48:30     88s]  Visiting view : func_max_scenario
[04/07 20:48:30     88s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:48:30     88s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:48:30     88s]  Visiting view : func_min_scenario
[04/07 20:48:30     88s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:48:30     88s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:48:30     88s]  Setting StdDelay to 16.10
[04/07 20:48:30     88s] Creating Cell Server, finished. 
[04/07 20:48:30     88s] 
[04/07 20:48:30     88s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:48:30     88s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:48:30     88s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:48:30     88s] 
[04/07 20:48:31     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=1604.0M
[04/07 20:48:31     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=1604.0M
[04/07 20:48:31     88s] Creating Lib Analyzer, finished. 
[04/07 20:48:31     88s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1604.0M
[04/07 20:48:31     88s] All LLGs are deleted
[04/07 20:48:31     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1604.0M
[04/07 20:48:31     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1598.4M
[04/07 20:48:31     88s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1598.4M
[04/07 20:48:31     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=1598.4M
[04/07 20:48:31     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=1598.4M
[04/07 20:48:31     88s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     88s] (I)       Started Loading and Dumping File ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     88s] (I)       Reading DB...
[04/07 20:48:31     88s] (I)       Read data from FE... (mem=1598.4M)
[04/07 20:48:31     88s] (I)       Read nodes and places... (mem=1598.4M)
[04/07 20:48:31     88s] (I)       Number of ignored instance 0
[04/07 20:48:31     88s] (I)       Number of inbound cells 33
[04/07 20:48:31     88s] (I)       numMoveCells=296, numMacros=33  numPads=25  numMultiRowHeightInsts=0
[04/07 20:48:31     88s] (I)       cell height: 1672, count: 296
[04/07 20:48:31     88s] (I)       Done Read nodes and places (cpu=0.000s, mem=1598.4M)
[04/07 20:48:31     88s] (I)       Read nets... (mem=1598.4M)
[04/07 20:48:31     88s] (I)       numNets=345  ignoredNets=171
[04/07 20:48:31     88s] (I)       Done Read nets (cpu=0.000s, mem=1598.4M)
[04/07 20:48:31     88s] (I)       Read rows... (mem=1598.4M)
[04/07 20:48:31     88s] (I)       Done Read rows (cpu=0.000s, mem=1598.4M)
[04/07 20:48:31     88s] (I)       Identified Clock instances: Flop 104, Clock buffer/inverter 0, Gate 0, Logic 3
[04/07 20:48:31     88s] (I)       Read module constraints... (mem=1598.4M)
[04/07 20:48:31     88s] (I)       Done Read module constraints (cpu=0.000s, mem=1598.4M)
[04/07 20:48:31     88s] (I)       Done Read data from FE (cpu=0.000s, mem=1598.4M)
[04/07 20:48:31     88s] (I)       before initializing RouteDB syMemory usage = 1598.4 MB
[04/07 20:48:31     88s] (I)       Honor MSV route constraint: false
[04/07 20:48:31     88s] (I)       Maximum routing layer  : 127
[04/07 20:48:31     88s] (I)       Minimum routing layer  : 2
[04/07 20:48:31     88s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:31     88s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:31     88s] (I)       Tracks used by clock wire: 0
[04/07 20:48:31     88s] (I)       Reverse direction      : 
[04/07 20:48:31     88s] (I)       Honor partition pin guides: true
[04/07 20:48:31     88s] (I)       Route selected nets only: false
[04/07 20:48:31     88s] (I)       Route secondary PG pins: false
[04/07 20:48:31     88s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:31     88s] (I)       Buffering-aware routing: true
[04/07 20:48:31     88s] (I)       Spread congestion away from blockages: true
[04/07 20:48:31     88s] (I)       Overflow penalty cost  : 10
[04/07 20:48:31     88s] (I)       punchThroughDistance   : 880.30
[04/07 20:48:31     88s] (I)       source-to-sink ratio   : 0.30
[04/07 20:48:31     88s] (I)       Apply function for special wires: true
[04/07 20:48:31     88s] (I)       Layer by layer blockage reading: true
[04/07 20:48:31     88s] (I)       Offset calculation fix : true
[04/07 20:48:31     88s] (I)       Route stripe layer range: 
[04/07 20:48:31     88s] (I)       Honor partition fences : 
[04/07 20:48:31     88s] (I)       Honor partition pin    : 
[04/07 20:48:31     88s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:31     88s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:31     88s] (I)       Use row-based GCell size
[04/07 20:48:31     88s] (I)       Use row-based GCell align
[04/07 20:48:31     88s] (I)       GCell unit size   : 1672
[04/07 20:48:31     88s] (I)       GCell multiplier  : 1
[04/07 20:48:31     88s] (I)       GCell row height  : 1672
[04/07 20:48:31     88s] (I)       Actual row height : 1672
[04/07 20:48:31     88s] (I)       GCell align ref   : 300000 300000
[04/07 20:48:31     88s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:31     88s] [NR-eGR] M1 has no routable track
[04/07 20:48:31     88s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:31     88s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:31     88s] (I)       ===========================================================================
[04/07 20:48:31     88s] (I)       == Report All Rule Vias ==
[04/07 20:48:31     88s] (I)       ===========================================================================
[04/07 20:48:31     88s] (I)        Via Rule : (Default)
[04/07 20:48:31     88s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:31     88s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:31     88s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:31     88s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:31     88s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:31     88s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:31     88s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:31     88s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:31     88s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:31     88s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:31     88s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:31     88s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:31     88s] (I)       ===========================================================================
[04/07 20:48:31     88s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     89s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:31     89s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1598.44 MB )
[04/07 20:48:31     89s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:31     89s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:31     89s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:31     89s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:31     89s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:31     89s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:31     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:31     89s] (I)       readDataFromPlaceDB
[04/07 20:48:31     89s] (I)       Read net information..
[04/07 20:48:31     89s] [NR-eGR] Read numTotalNets=345  numIgnoredNets=0
[04/07 20:48:31     89s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:31     89s] 
[04/07 20:48:31     89s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:31     89s] (I)       Start initializing grid graph
[04/07 20:48:31     89s] (I)       End initializing grid graph
[04/07 20:48:31     89s] (I)       Model blockages into capacity
[04/07 20:48:31     89s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:31     89s] (I)       Started Modeling ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 1 ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 2 ( Curr Mem: 1598.44 MB )
[04/07 20:48:31     89s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 2 ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 3 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 4 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 5 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 6 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 7 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 7 ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 8 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 9 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Started Modeling Layer 10 ( Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:31     89s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       Finished Modeling ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1619.44 MB )
[04/07 20:48:31     89s] (I)       -- layer congestion ratio --
[04/07 20:48:31     89s] (I)       Layer 1 : 0.100000
[04/07 20:48:31     89s] (I)       Layer 2 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 3 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 4 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 5 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 6 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 7 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 8 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 9 : 0.700000
[04/07 20:48:31     89s] (I)       Layer 10 : 0.700000
[04/07 20:48:31     89s] (I)       ----------------------------
[04/07 20:48:31     89s] (I)       Number of ignored nets = 0
[04/07 20:48:31     89s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:31     89s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:31     89s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:31     89s] (I)       Constructing bin map
[04/07 20:48:31     89s] (I)       Initialize bin information with width=3344 height=3344
[04/07 20:48:31     89s] (I)       Done constructing bin map
[04/07 20:48:31     89s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:31     89s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1619.4 MB
[04/07 20:48:31     89s] (I)       Ndr track 0 does not exist
[04/07 20:48:31     89s] (I)       Layer1  viaCost=300.00
[04/07 20:48:31     89s] (I)       Layer2  viaCost=200.00
[04/07 20:48:31     89s] (I)       Layer3  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer4  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer5  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer6  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer7  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer8  viaCost=100.00
[04/07 20:48:31     89s] (I)       Layer9  viaCost=300.00
[04/07 20:48:31     89s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:31     89s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:31     89s] (I)       Core area           : (300000, 300000) - (900096, 898576)
[04/07 20:48:31     89s] (I)       Site width          :   152  (dbu)
[04/07 20:48:31     89s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:31     89s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:31     89s] (I)       GCell width         :  1672  (dbu)
[04/07 20:48:31     89s] (I)       GCell height        :  1672  (dbu)
[04/07 20:48:31     89s] (I)       Grid                :   718   718    10
[04/07 20:48:31     89s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:31     89s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:48:31     89s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:48:31     89s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:31     89s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:31     89s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:31     89s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:31     89s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:31     89s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:48:31     89s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:31     89s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:31     89s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:31     89s] (I)       --------------------------------------------------------
[04/07 20:48:31     89s] 
[04/07 20:48:31     89s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:31     89s] [NR-eGR] Rule id: 0  Nets: 320 
[04/07 20:48:31     89s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:31     89s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:31     89s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:31     89s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:31     89s] [NR-eGR] ========================================
[04/07 20:48:31     89s] [NR-eGR] 
[04/07 20:48:31     89s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:48:31     89s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:48:31     89s] (I)       After initializing earlyGlobalRoute syMemory usage = 1648.0 MB
[04/07 20:48:31     89s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:31     89s] (I)       Started Global Routing ( Curr Mem: 1647.97 MB )
[04/07 20:48:31     89s] (I)       ============= Initialization =============
[04/07 20:48:31     89s] (I)       totalPins=1340  totalGlobalPin=1329 (99.18%)
[04/07 20:48:32     89s] (I)       Started Build MST ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Generate topology with single threads
[04/07 20:48:32     89s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:48:32     89s] (I)       #blocked areas for congestion spreading : 23
[04/07 20:48:32     89s] [NR-eGR] Layer group 1: route 320 net(s) in layer range [2, 10]
[04/07 20:48:32     89s] (I)       ============  Phase 1a Route ============
[04/07 20:48:32     89s] (I)       Started Phase 1a ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:32     89s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Usage: 23810 = (9741 H, 14069 V) = (0.22% H, 0.16% V) = (1.629e+04um H, 2.352e+04um V)
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] (I)       ============  Phase 1b Route ============
[04/07 20:48:32     89s] (I)       Started Phase 1b ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Usage: 23883 = (9733 H, 14150 V) = (0.22% H, 0.16% V) = (1.627e+04um H, 2.366e+04um V)
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.11% V. EstWL: 3.993238e+04um
[04/07 20:48:32     89s] (I)       Congestion metric : 0.05%H 0.11%V, 0.16%HV
[04/07 20:48:32     89s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:48:32     89s] (I)       ============  Phase 1c Route ============
[04/07 20:48:32     89s] (I)       Started Phase 1c ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Level2 Grid: 144 x 144
[04/07 20:48:32     89s] (I)       Started Two Level Routing ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Usage: 23980 = (9800 H, 14180 V) = (0.22% H, 0.16% V) = (1.639e+04um H, 2.371e+04um V)
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] (I)       ============  Phase 1d Route ============
[04/07 20:48:32     89s] (I)       Started Phase 1d ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Usage: 23980 = (9800 H, 14180 V) = (0.22% H, 0.16% V) = (1.639e+04um H, 2.371e+04um V)
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] (I)       ============  Phase 1e Route ============
[04/07 20:48:32     89s] (I)       Started Phase 1e ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Usage: 23980 = (9800 H, 14180 V) = (0.22% H, 0.16% V) = (1.639e+04um H, 2.371e+04um V)
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.009456e+04um
[04/07 20:48:32     89s] [NR-eGR] 
[04/07 20:48:32     89s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       Running layer assignment with 1 threads
[04/07 20:48:32     89s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       ============  Phase 1l Route ============
[04/07 20:48:32     89s] (I)       
[04/07 20:48:32     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:48:32     89s] [NR-eGR]                        OverCon            
[04/07 20:48:32     89s] [NR-eGR]                         #Gcell     %Gcell
[04/07 20:48:32     89s] [NR-eGR]       Layer                (2)    OverCon 
[04/07 20:48:32     89s] [NR-eGR] ----------------------------------------------
[04/07 20:48:32     89s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]      M2  (2)         7( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]      M3  (3)        21( 0.01%)   ( 0.01%) 
[04/07 20:48:32     89s] [NR-eGR]      M4  (4)         8( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]      M5  (5)        18( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]      M6  (6)        29( 0.01%)   ( 0.01%) 
[04/07 20:48:32     89s] [NR-eGR]      M7  (7)        75( 0.01%)   ( 0.01%) 
[04/07 20:48:32     89s] [NR-eGR]      M8  (8)         9( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]      M9  (9)         4( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR] ----------------------------------------------
[04/07 20:48:32     89s] [NR-eGR] Total              171( 0.00%)   ( 0.00%) 
[04/07 20:48:32     89s] [NR-eGR] 
[04/07 20:48:32     89s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     89s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:48:32     90s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[04/07 20:48:32     90s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[04/07 20:48:32     90s] (I)       ============= track Assignment ============
[04/07 20:48:32     90s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     90s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     90s] (I)       Started Greedy Track Assignment ( Curr Mem: 1647.97 MB )
[04/07 20:48:32     90s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:48:32     90s] (I)       Running track assignment with 1 threads
[04/07 20:48:32     90s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     90s] (I)       Run Multi-thread track assignment
[04/07 20:48:32     90s] (I)       Finished Greedy Track Assignment ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1647.97 MB )
[04/07 20:48:32     90s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:32     90s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1315
[04/07 20:48:32     90s] [NR-eGR]     M2  (2V) length: 6.180190e+03um, number of vias: 1918
[04/07 20:48:32     90s] [NR-eGR]     M3  (3H) length: 5.325475e+03um, number of vias: 810
[04/07 20:48:32     90s] [NR-eGR]     M4  (4V) length: 5.104884e+03um, number of vias: 352
[04/07 20:48:32     90s] [NR-eGR]     M5  (5H) length: 5.350862e+03um, number of vias: 336
[04/07 20:48:32     90s] [NR-eGR]     M6  (6V) length: 1.090512e+04um, number of vias: 286
[04/07 20:48:32     90s] [NR-eGR]     M7  (7H) length: 5.355408e+03um, number of vias: 67
[04/07 20:48:32     90s] [NR-eGR]     M8  (8V) length: 1.462944e+03um, number of vias: 29
[04/07 20:48:32     90s] [NR-eGR]     M9  (9H) length: 5.301750e+02um, number of vias: 4
[04/07 20:48:32     90s] [NR-eGR]   MRDL (10V) length: 3.123590e+02um, number of vias: 0
[04/07 20:48:32     90s] [NR-eGR] Total length: 4.052742e+04um, number of vias: 5117
[04/07 20:48:32     90s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:32     90s] [NR-eGR] Total eGR-routed clock nets wire length: 2.609944e+03um 
[04/07 20:48:32     90s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:48:32     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 1611.97 MB )
[04/07 20:48:32     90s] Extraction called for design 'fifo1_sram' of instances=329 and nets=519 using extraction engine 'preRoute' .
[04/07 20:48:32     90s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/07 20:48:32     90s] Type 'man IMPEXT-3530' for more detail.
[04/07 20:48:32     90s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:48:32     90s] RC Extraction called in multi-corner(2) mode.
[04/07 20:48:32     90s] RCMode: PreRoute
[04/07 20:48:32     90s]       RC Corner Indexes            0       1   
[04/07 20:48:32     90s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:48:32     90s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:48:32     90s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:48:32     90s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:48:32     90s] Shrink Factor                : 1.00000
[04/07 20:48:32     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:48:32     90s] Using capacitance table file ...
[04/07 20:48:32     90s] LayerId::1 widthSet size::4
[04/07 20:48:32     90s] LayerId::2 widthSet size::4
[04/07 20:48:32     90s] LayerId::3 widthSet size::4
[04/07 20:48:32     90s] LayerId::4 widthSet size::4
[04/07 20:48:32     90s] LayerId::5 widthSet size::4
[04/07 20:48:32     90s] LayerId::6 widthSet size::4
[04/07 20:48:32     90s] LayerId::7 widthSet size::4
[04/07 20:48:32     90s] LayerId::8 widthSet size::4
[04/07 20:48:32     90s] LayerId::9 widthSet size::4
[04/07 20:48:32     90s] LayerId::10 widthSet size::2
[04/07 20:48:32     90s] Updating RC grid for preRoute extraction ...
[04/07 20:48:32     90s] Initializing multi-corner capacitance tables ... 
[04/07 20:48:32     90s] Initializing multi-corner resistance tables ...
[04/07 20:48:32     90s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.326942 ; uaWl: 1.000000 ; uaWlH: 0.716102 ; aWlH: 0.000000 ; Pmax: 0.939300 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:48:32     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1609.969M)
[04/07 20:48:32     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1610.0M
[04/07 20:48:32     90s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1610.0M
[04/07 20:48:33     90s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1615.6M
[04/07 20:48:33     90s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.114, MEM:1615.6M
[04/07 20:48:33     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.310, REAL:0.316, MEM:1615.6M
[04/07 20:48:33     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.320, REAL:0.322, MEM:1615.6M
[04/07 20:48:33     90s] Starting delay calculation for Setup views
[04/07 20:48:33     90s] #################################################################################
[04/07 20:48:33     90s] # Design Stage: PreRoute
[04/07 20:48:33     90s] # Design Name: fifo1_sram
[04/07 20:48:33     90s] # Design Mode: 90nm
[04/07 20:48:33     90s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:48:33     90s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:48:33     90s] # Signoff Settings: SI Off 
[04/07 20:48:33     90s] #################################################################################
[04/07 20:48:33     90s] Calculate delays in BcWc mode...
[04/07 20:48:33     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 1630.4M, InitMEM = 1630.4M)
[04/07 20:48:33     90s] Start delay calculation (fullDC) (1 T). (MEM=1630.38)
[04/07 20:48:33     91s] End AAE Lib Interpolated Model. (MEM=1641.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:48:34     91s] First Iteration Infinite Tw... 
[04/07 20:48:34     91s] Total number of fetched objects 516
[04/07 20:48:34     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:48:34     91s] End delay calculation. (MEM=1726.2 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:48:34     92s] End delay calculation (fullDC). (MEM=1680.05 CPU=0:00:01.2 REAL=0:00:01.0)
[04/07 20:48:34     92s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1680.0M) ***
[04/07 20:48:34     92s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:01:32 mem=1680.0M)
[04/07 20:48:34     92s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.152  |
|           TNS (ns):|-118.847 |
|    Violating Paths:|   280   |
|          All Paths:|   376   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     38 (38)      |   -0.097   |     46 (102)     |
|   max_tran     |     27 (261)     |   -1.471   |     27 (261)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.420%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1269.5M, totSessionCpu=0:01:32 **
[04/07 20:48:34     92s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/07 20:48:34     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:34     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=1636.0M
[04/07 20:48:34     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1636.0M
[04/07 20:48:34     92s] z: 2, totalTracks: 1
[04/07 20:48:34     92s] z: 4, totalTracks: 1
[04/07 20:48:34     92s] z: 6, totalTracks: 1
[04/07 20:48:34     92s] z: 8, totalTracks: 1
[04/07 20:48:34     92s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:35     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:     Starting CMU at level 3, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.171, MEM:1636.0M
[04/07 20:48:35     92s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1636.0MB).
[04/07 20:48:35     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.206, MEM:1636.0M
[04/07 20:48:35     92s] TotalInstCnt at PhyDesignMc Initialization: 296
[04/07 20:48:35     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=1636.0M
[04/07 20:48:35     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1636.0M
[04/07 20:48:35     92s] TotalInstCnt at PhyDesignMc Destruction: 296
[04/07 20:48:35     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:35     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=1636.0M
[04/07 20:48:35     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1636.0M
[04/07 20:48:35     92s] z: 2, totalTracks: 1
[04/07 20:48:35     92s] z: 4, totalTracks: 1
[04/07 20:48:35     92s] z: 6, totalTracks: 1
[04/07 20:48:35     92s] z: 8, totalTracks: 1
[04/07 20:48:35     92s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:35     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:     Starting CMU at level 3, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:1636.0M
[04/07 20:48:35     92s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1636.0MB).
[04/07 20:48:35     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.179, MEM:1636.0M
[04/07 20:48:35     92s] TotalInstCnt at PhyDesignMc Initialization: 296
[04/07 20:48:35     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1636.0M
[04/07 20:48:35     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1636.0M
[04/07 20:48:35     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1636.0M
[04/07 20:48:35     92s] TotalInstCnt at PhyDesignMc Destruction: 296
[04/07 20:48:35     92s] *** Starting optimizing excluded clock nets MEM= 1636.0M) ***
[04/07 20:48:35     92s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1636.0M) ***
[04/07 20:48:35     92s] The useful skew maximum allowed delay is: 0.15
[04/07 20:48:35     92s] Deleting Lib Analyzer.
[04/07 20:48:35     92s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:35     92s] Info: 25 io nets excluded
[04/07 20:48:35     92s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:35     92s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=1636.0M
[04/07 20:48:35     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=1636.0M
[04/07 20:48:35     92s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/07 20:48:35     92s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.8/0:02:06.5 (0.7), mem = 1636.0M
[04/07 20:48:35     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.1
[04/07 20:48:35     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:35     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1644.0M
[04/07 20:48:35     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1644.0M
[04/07 20:48:35     92s] z: 2, totalTracks: 1
[04/07 20:48:35     92s] z: 4, totalTracks: 1
[04/07 20:48:35     92s] z: 6, totalTracks: 1
[04/07 20:48:35     92s] z: 8, totalTracks: 1
[04/07 20:48:35     92s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:35     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1644.0M
[04/07 20:48:35     92s] OPERPROF:     Starting CMU at level 3, MEM:1644.0M
[04/07 20:48:35     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1644.0M
[04/07 20:48:35     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.143, MEM:1644.0M
[04/07 20:48:35     92s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1644.0MB).
[04/07 20:48:35     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.162, MEM:1644.0M
[04/07 20:48:35     93s] TotalInstCnt at PhyDesignMc Initialization: 296
[04/07 20:48:35     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1644.0M
[04/07 20:48:35     93s] ### Creating TopoMgr, started
[04/07 20:48:35     93s] ### Creating TopoMgr, finished
[04/07 20:48:35     93s] 
[04/07 20:48:35     93s] Footprint cell information for calculating maxBufDist
[04/07 20:48:35     93s] *info: There are 8 candidate Buffer cells
[04/07 20:48:35     93s] *info: There are 15 candidate Inverter cells
[04/07 20:48:35     93s] 
[04/07 20:48:36     93s] ### Creating RouteCongInterface, started
[04/07 20:48:36     94s] 
[04/07 20:48:36     94s] Creating Lib Analyzer ...
[04/07 20:48:37     94s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:48:37     94s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:48:37     94s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:48:37     94s] 
[04/07 20:48:37     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=1803.4M
[04/07 20:48:37     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=1803.4M
[04/07 20:48:37     95s] Creating Lib Analyzer, finished. 
[04/07 20:48:37     95s] 
[04/07 20:48:37     95s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/07 20:48:37     95s] 
[04/07 20:48:37     95s] #optDebug: {0, 1.200}
[04/07 20:48:37     95s] ### Creating RouteCongInterface, finished
[04/07 20:48:38     95s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1822.5M
[04/07 20:48:38     95s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1822.5M
[04/07 20:48:38     95s] 
[04/07 20:48:38     95s] Netlist preparation processing... 
[04/07 20:48:38     95s] Removed 0 instance
[04/07 20:48:38     95s] *info: Marking 0 isolation instances dont touch
[04/07 20:48:38     95s] *info: Marking 0 level shifter instances dont touch
[04/07 20:48:38     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1803.4M
[04/07 20:48:38     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1803.4M
[04/07 20:48:38     95s] TotalInstCnt at PhyDesignMc Destruction: 296
[04/07 20:48:38     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.1
[04/07 20:48:38     95s] *** AreaOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:35.8/0:02:09.5 (0.7), mem = 1803.4M
[04/07 20:48:38     95s] 
[04/07 20:48:38     95s] =============================================================================================
[04/07 20:48:38     95s]  Step TAT Report for SimplifyNetlist #1
[04/07 20:48:38     95s] =============================================================================================
[04/07 20:48:38     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:48:38     95s] ---------------------------------------------------------------------------------------------
[04/07 20:48:38     95s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  29.7 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:48:38     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:38     95s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:38     95s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   8.3 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:48:38     95s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  27.7 % )     0:00:00.8 /  0:00:00.9    1.0
[04/07 20:48:38     95s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:48:38     95s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:48:38     95s] [ MISC                   ]          0:00:00.8  (  26.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:48:38     95s] ---------------------------------------------------------------------------------------------
[04/07 20:48:38     95s]  SimplifyNetlist #1 TOTAL           0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.0    1.0
[04/07 20:48:38     95s] ---------------------------------------------------------------------------------------------
[04/07 20:48:38     95s] 
[04/07 20:48:38     96s] Deleting Lib Analyzer.
[04/07 20:48:38     96s] Begin: GigaOpt high fanout net optimization
[04/07 20:48:38     96s] GigaOpt HFN: use maxLocalDensity 1.2
[04/07 20:48:38     96s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/07 20:48:38     96s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:38     96s] Info: 25 io nets excluded
[04/07 20:48:38     96s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:38     96s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.0/0:02:09.7 (0.7), mem = 1722.4M
[04/07 20:48:38     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.2
[04/07 20:48:38     96s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:38     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1722.4M
[04/07 20:48:38     96s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:48:38     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1722.4M
[04/07 20:48:38     96s] z: 2, totalTracks: 1
[04/07 20:48:38     96s] z: 4, totalTracks: 1
[04/07 20:48:38     96s] z: 6, totalTracks: 1
[04/07 20:48:38     96s] z: 8, totalTracks: 1
[04/07 20:48:38     96s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:38     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1722.4M
[04/07 20:48:39     96s] OPERPROF:     Starting CMU at level 3, MEM:1722.4M
[04/07 20:48:39     96s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1722.4M
[04/07 20:48:39     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.172, MEM:1722.4M
[04/07 20:48:39     96s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1722.4MB).
[04/07 20:48:39     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.191, MEM:1722.4M
[04/07 20:48:39     96s] TotalInstCnt at PhyDesignMc Initialization: 296
[04/07 20:48:39     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1722.4M
[04/07 20:48:39     96s] ### Creating RouteCongInterface, started
[04/07 20:48:39     96s] 
[04/07 20:48:39     96s] Creating Lib Analyzer ...
[04/07 20:48:39     96s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:48:39     96s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:48:39     96s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:48:39     96s] 
[04/07 20:48:40     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=1722.4M
[04/07 20:48:40     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=1722.4M
[04/07 20:48:40     97s] Creating Lib Analyzer, finished. 
[04/07 20:48:40     97s] 
[04/07 20:48:40     97s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:48:40     97s] 
[04/07 20:48:40     97s] #optDebug: {0, 1.200}
[04/07 20:48:40     97s] ### Creating RouteCongInterface, finished
[04/07 20:48:42     99s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:48:42     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1722.4M
[04/07 20:48:42     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1722.4M
[04/07 20:48:42     99s] TotalInstCnt at PhyDesignMc Destruction: 296
[04/07 20:48:42     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.2
[04/07 20:48:42     99s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:01:39.3/0:02:12.9 (0.7), mem = 1722.4M
[04/07 20:48:42     99s] 
[04/07 20:48:42     99s] =============================================================================================
[04/07 20:48:42     99s]  Step TAT Report for DrvOpt #1
[04/07 20:48:42     99s] =============================================================================================
[04/07 20:48:42     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:48:42     99s] ---------------------------------------------------------------------------------------------
[04/07 20:48:42     99s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  29.8 % )     0:00:01.0 /  0:00:01.0    1.0
[04/07 20:48:42     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:42     99s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:48:42     99s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.9 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:48:42     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:42     99s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:42     99s] [ MISC                   ]          0:00:01.8  (  56.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:48:42     99s] ---------------------------------------------------------------------------------------------
[04/07 20:48:42     99s]  DrvOpt #1 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[04/07 20:48:42     99s] ---------------------------------------------------------------------------------------------
[04/07 20:48:42     99s] 
[04/07 20:48:42     99s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/07 20:48:42     99s] End: GigaOpt high fanout net optimization
[04/07 20:48:42     99s] Begin: GigaOpt DRV Optimization
[04/07 20:48:42     99s] Begin: Processing multi-driver nets
[04/07 20:48:42     99s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:42     99s] Info: 25 io nets excluded
[04/07 20:48:42     99s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:42     99s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:39.3/0:02:12.9 (0.7), mem = 1722.4M
[04/07 20:48:42     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.3
[04/07 20:48:42     99s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:42     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=1722.4M
[04/07 20:48:42     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1722.4M
[04/07 20:48:42     99s] z: 2, totalTracks: 1
[04/07 20:48:42     99s] z: 4, totalTracks: 1
[04/07 20:48:42     99s] z: 6, totalTracks: 1
[04/07 20:48:42     99s] z: 8, totalTracks: 1
[04/07 20:48:42     99s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:42     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1722.4M
[04/07 20:48:42     99s] OPERPROF:     Starting CMU at level 3, MEM:1722.4M
[04/07 20:48:42     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1722.4M
[04/07 20:48:42     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.147, MEM:1722.4M
[04/07 20:48:42     99s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1722.4MB).
[04/07 20:48:42     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.167, MEM:1722.4M
[04/07 20:48:42     99s] TotalInstCnt at PhyDesignMc Initialization: 296
[04/07 20:48:42     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1722.4M
[04/07 20:48:42     99s] ### Creating RouteCongInterface, started
[04/07 20:48:42     99s] 
[04/07 20:48:42     99s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:48:42     99s] 
[04/07 20:48:42     99s] #optDebug: {0, 1.200}
[04/07 20:48:42     99s] ### Creating RouteCongInterface, finished
[04/07 20:48:44    101s] *** Starting multi-driver net buffering ***
[04/07 20:48:44    101s] z: 2, totalTracks: 1
[04/07 20:48:44    101s] z: 4, totalTracks: 1
[04/07 20:48:44    101s] z: 6, totalTracks: 1
[04/07 20:48:44    101s] z: 8, totalTracks: 1
[04/07 20:48:44    101s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:44    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1741.5M
[04/07 20:48:44    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.188, MEM:1741.5M
[04/07 20:48:44    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1741.5M
[04/07 20:48:44    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1741.5M
[04/07 20:48:44    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.5M
[04/07 20:48:44    101s] z: 2, totalTracks: 1
[04/07 20:48:44    101s] z: 4, totalTracks: 1
[04/07 20:48:44    101s] z: 6, totalTracks: 1
[04/07 20:48:44    101s] z: 8, totalTracks: 1
[04/07 20:48:44    101s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:44    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.5M
[04/07 20:48:44    102s] OPERPROF:     Starting CMU at level 3, MEM:1741.5M
[04/07 20:48:44    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1741.5M
[04/07 20:48:44    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.187, MEM:1741.5M
[04/07 20:48:44    102s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1741.5MB).
[04/07 20:48:44    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.205, MEM:1741.5M
[04/07 20:48:44    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1741.5M
[04/07 20:48:44    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1741.5M
[04/07 20:48:44    102s] *summary: 8 non-ignored multi-driver nets.
[04/07 20:48:44    102s] *       : 8 unbuffered.
[04/07 20:48:44    102s] *       : 8 bufferable.
[04/07 20:48:44    102s] *       : 0 targeted for timing fix; 0 buffered.
[04/07 20:48:44    102s] *       : 8 targeted for DRV fix; 8 buffered.
[04/07 20:48:44    102s] *       : buffered 8 multi-driver nets total:
[04/07 20:48:44    102s] *       : used 5 buffers of type 'NBUFFX8_LVT'.
[04/07 20:48:44    102s] *       : used 3 buffers of type 'NBUFFX4_LVT'.
[04/07 20:48:44    102s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1741.5M) ***
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1812.5M) ***
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] TotalInstCnt at PhyDesignMc Destruction: 296
[04/07 20:48:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.3
[04/07 20:48:45    102s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:42.2/0:02:15.8 (0.8), mem = 1768.6M
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] =============================================================================================
[04/07 20:48:45    102s]  Step TAT Report for DrvOpt #2
[04/07 20:48:45    102s] =============================================================================================
[04/07 20:48:45    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:48:45    102s] ---------------------------------------------------------------------------------------------
[04/07 20:48:45    102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:48:45    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:45    102s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:45    102s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:45    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:45    102s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:45    102s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:48:45    102s] [ IncrDelayCalc          ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:48:45    102s] [ MISC                   ]          0:00:02.3  (  80.7 % )     0:00:02.3 /  0:00:02.3    1.0
[04/07 20:48:45    102s] ---------------------------------------------------------------------------------------------
[04/07 20:48:45    102s]  DrvOpt #2 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[04/07 20:48:45    102s] ---------------------------------------------------------------------------------------------
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] End: Processing multi-driver nets
[04/07 20:48:45    102s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/07 20:48:45    102s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:45    102s] Info: 25 io nets excluded
[04/07 20:48:45    102s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:45    102s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:42.2/0:02:15.8 (0.8), mem = 1768.6M
[04/07 20:48:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.4
[04/07 20:48:45    102s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:45    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1768.6M
[04/07 20:48:45    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:1768.6M
[04/07 20:48:45    102s] z: 2, totalTracks: 1
[04/07 20:48:45    102s] z: 4, totalTracks: 1
[04/07 20:48:45    102s] z: 6, totalTracks: 1
[04/07 20:48:45    102s] z: 8, totalTracks: 1
[04/07 20:48:45    102s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:45    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.6M
[04/07 20:48:45    102s] OPERPROF:     Starting CMU at level 3, MEM:1768.6M
[04/07 20:48:45    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1768.6M
[04/07 20:48:45    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.170, MEM:1768.6M
[04/07 20:48:45    102s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1768.6MB).
[04/07 20:48:45    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.188, MEM:1768.6M
[04/07 20:48:45    102s] TotalInstCnt at PhyDesignMc Initialization: 304
[04/07 20:48:45    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1768.6M
[04/07 20:48:45    102s] ### Creating RouteCongInterface, started
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:48:45    102s] 
[04/07 20:48:45    102s] #optDebug: {0, 1.200}
[04/07 20:48:45    102s] ### Creating RouteCongInterface, finished
[04/07 20:48:47    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.7M
[04/07 20:48:47    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M
[04/07 20:48:47    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:48:47    104s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/07 20:48:47    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:48:47    104s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/07 20:48:47    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:48:47    104s] Info: violation cost 876.584167 (cap = 458.336060, tran = 418.247833, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:48:47    104s] |    45|   281|    -1.68|    60|   116|    -0.10|     0|     0|     0|     0|    -1.15|  -117.51|       0|       0|       0|   0.43|          |         |
[04/07 20:48:47    105s] Info: violation cost 150.746323 (cap = 150.746323, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:48:47    105s] |     0|     0|     0.00|    15|    71|    -0.05|     0|     0|     0|     0|    -0.96|   -26.96|      62|      13|      26|   0.51| 0:00:00.0|  1806.7M|
[04/07 20:48:48    105s] Info: violation cost 150.367706 (cap = 150.367706, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:48:48    105s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.96|   -27.36|       2|       0|       5|   0.51| 0:00:01.0|  1806.7M|
[04/07 20:48:48    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] ###############################################################################
[04/07 20:48:48    105s] #
[04/07 20:48:48    105s] #  Large fanout net report:  
[04/07 20:48:48    105s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/07 20:48:48    105s] #     - current density: 0.51
[04/07 20:48:48    105s] #
[04/07 20:48:48    105s] #  List of high fanout nets:
[04/07 20:48:48    105s] #
[04/07 20:48:48    105s] ###############################################################################
[04/07 20:48:48    105s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:48:48    105s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:48:48    105s] **** End NDR-Layer Usage Statistics ****
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] =======================================================================
[04/07 20:48:48    105s]                 Reasons for remaining drv violations
[04/07 20:48:48    105s] =======================================================================
[04/07 20:48:48    105s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] MultiBuffering failure reasons
[04/07 20:48:48    105s] ------------------------------------------------
[04/07 20:48:48    105s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1806.7M) ***
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1787.7M
[04/07 20:48:48    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1787.7M
[04/07 20:48:48    105s] TotalInstCnt at PhyDesignMc Destruction: 381
[04/07 20:48:48    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.4
[04/07 20:48:48    105s] *** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:45.2/0:02:18.9 (0.8), mem = 1787.7M
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] =============================================================================================
[04/07 20:48:48    105s]  Step TAT Report for DrvOpt #3
[04/07 20:48:48    105s] =============================================================================================
[04/07 20:48:48    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:48:48    105s] ---------------------------------------------------------------------------------------------
[04/07 20:48:48    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:48    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:48    105s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:48:48    105s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:48    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:48    105s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:48:48    105s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:48    105s] [ OptEval                ]      6   0:00:00.4  (  13.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:48:48    105s] [ OptCommit              ]      6   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.0    0.7
[04/07 20:48:48    105s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:48:48    105s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/07 20:48:48    105s] [ IncrDelayCalc          ]     25   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:48    105s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:48:48    105s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[04/07 20:48:48    105s] [ MISC                   ]          0:00:01.9  (  62.3 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:48:48    105s] ---------------------------------------------------------------------------------------------
[04/07 20:48:48    105s]  DrvOpt #3 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[04/07 20:48:48    105s] ---------------------------------------------------------------------------------------------
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] End: GigaOpt DRV Optimization
[04/07 20:48:48    105s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/07 20:48:48    105s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1409.4M, totSessionCpu=0:01:45 **
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] Active setup views:
[04/07 20:48:48    105s]  func_max_scenario
[04/07 20:48:48    105s]   Dominating endpoints: 0
[04/07 20:48:48    105s]   Dominating TNS: -0.000
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] Deleting Lib Analyzer.
[04/07 20:48:48    105s] Begin: GigaOpt Global Optimization
[04/07 20:48:48    105s] *info: use new DP (enabled)
[04/07 20:48:48    105s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/07 20:48:48    105s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:48    105s] Info: 25 io nets excluded
[04/07 20:48:48    105s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:48    105s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.2/0:02:18.9 (0.8), mem = 1730.7M
[04/07 20:48:48    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.5
[04/07 20:48:48    105s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:48:48    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=1730.7M
[04/07 20:48:48    105s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:48:48    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:1730.7M
[04/07 20:48:48    105s] z: 2, totalTracks: 1
[04/07 20:48:48    105s] z: 4, totalTracks: 1
[04/07 20:48:48    105s] z: 6, totalTracks: 1
[04/07 20:48:48    105s] z: 8, totalTracks: 1
[04/07 20:48:48    105s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:48:48    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1730.7M
[04/07 20:48:48    105s] OPERPROF:     Starting CMU at level 3, MEM:1730.7M
[04/07 20:48:48    105s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1730.7M
[04/07 20:48:48    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.196, MEM:1730.7M
[04/07 20:48:48    105s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1730.7MB).
[04/07 20:48:48    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.218, MEM:1730.7M
[04/07 20:48:48    105s] TotalInstCnt at PhyDesignMc Initialization: 381
[04/07 20:48:48    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1730.7M
[04/07 20:48:48    105s] ### Creating RouteCongInterface, started
[04/07 20:48:48    105s] 
[04/07 20:48:48    105s] Creating Lib Analyzer ...
[04/07 20:48:48    105s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:48:48    105s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:48:48    105s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:48:48    105s] 
[04/07 20:48:49    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1730.7M
[04/07 20:48:49    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1730.7M
[04/07 20:48:49    106s] Creating Lib Analyzer, finished. 
[04/07 20:48:49    106s] 
[04/07 20:48:49    106s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/07 20:48:49    106s] 
[04/07 20:48:49    106s] #optDebug: {0, 1.200}
[04/07 20:48:49    106s] ### Creating RouteCongInterface, finished
[04/07 20:48:53    111s] *info: 25 io nets excluded
[04/07 20:48:53    111s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:53    111s] *info: 6 clock nets excluded
[04/07 20:48:53    111s] *info: 2 special nets excluded.
[04/07 20:48:53    111s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:48:53    111s] *info: 8 multi-driver nets excluded.
[04/07 20:48:53    111s] *info: 3 no-driver nets excluded.
[04/07 20:48:55    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1749.7M
[04/07 20:48:55    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1749.7M
[04/07 20:48:55    112s] ** GigaOpt Global Opt WNS Slack -0.963  TNS Slack -27.358 
[04/07 20:48:55    112s] +--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:48:55    112s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:48:55    112s] +--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:48:55    112s] |  -0.963| -27.358|     0.51%|   0:00:00.0| 1765.7M|func_max_scenario|  default| rdata[2]                       |
[04/07 20:48:56    113s] |  -0.899| -24.701|     0.55%|   0:00:01.0| 1811.5M|func_max_scenario|  default| rdata[2]                       |
[04/07 20:48:56    113s] |  -0.892| -28.067|     0.55%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[3]                       |
[04/07 20:48:56    113s] |  -0.892| -28.067|     0.55%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[3]                       |
[04/07 20:48:56    113s] |  -0.802| -25.676|     0.55%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[7]                       |
[04/07 20:48:57    114s] |  -0.802| -26.168|     0.56%|   0:00:01.0| 1811.5M|func_max_scenario|  default| rdata[7]                       |
[04/07 20:48:57    114s] |  -0.802| -26.833|     0.56%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[7]                       |
[04/07 20:48:57    114s] |  -0.802| -26.833|     0.56%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[7]                       |
[04/07 20:48:57    114s] |  -0.791| -25.827|     0.56%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:57    114s] |  -0.791| -25.795|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:57    114s] |  -0.791| -25.795|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:57    114s] |  -0.791| -25.795|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:57    114s] |  -0.791| -25.493|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:57    115s] |  -0.791| -25.476|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:58    115s] |  -0.791| -25.476|     0.57%|   0:00:01.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:58    115s] |  -0.791| -25.476|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:58    115s] |  -0.791| -25.592|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:58    115s] |  -0.791| -25.552|     0.57%|   0:00:00.0| 1811.5M|func_max_scenario|  default| rdata[5]                       |
[04/07 20:48:58    115s] +--------+--------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1811.5M) ***
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1811.5M) ***
[04/07 20:48:58    115s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:48:58    115s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:48:58    115s] **** End NDR-Layer Usage Statistics ****
[04/07 20:48:58    115s] ** GigaOpt Global Opt End WNS Slack -0.791  TNS Slack -25.552 
[04/07 20:48:58    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1776.4M
[04/07 20:48:58    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:1776.4M
[04/07 20:48:58    115s] TotalInstCnt at PhyDesignMc Destruction: 414
[04/07 20:48:58    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.5
[04/07 20:48:58    115s] *** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:01:55.5/0:02:29.2 (0.8), mem = 1776.4M
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] =============================================================================================
[04/07 20:48:58    115s]  Step TAT Report for GlobalOpt #1
[04/07 20:48:58    115s] =============================================================================================
[04/07 20:48:58    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:48:58    115s] ---------------------------------------------------------------------------------------------
[04/07 20:48:58    115s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:48:58    115s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   8.5 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:48:58    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:58    115s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:48:58    115s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:48:58    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:48:58    115s] [ TransformInit          ]      1   0:00:05.9  (  57.6 % )     0:00:05.9 /  0:00:05.9    1.0
[04/07 20:48:58    115s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[04/07 20:48:58    115s] [ OptGetWeight           ]     17   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/07 20:48:58    115s] [ OptEval                ]     17   0:00:01.8  (  17.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:48:58    115s] [ OptCommit              ]     17   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:48:58    115s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:48:58    115s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:48:58    115s] [ IncrDelayCalc          ]     64   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:48:58    115s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:48:58    115s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/07 20:48:58    115s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:48:58    115s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:48:58    115s] ---------------------------------------------------------------------------------------------
[04/07 20:48:58    115s]  GlobalOpt #1 TOTAL                 0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:10.3    1.0
[04/07 20:48:58    115s] ---------------------------------------------------------------------------------------------
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] End: GigaOpt Global Optimization
[04/07 20:48:58    115s] *** Timing NOT met, worst failing slack is -0.791
[04/07 20:48:58    115s] *** Check timing (0:00:00.0)
[04/07 20:48:58    115s] Deleting Lib Analyzer.
[04/07 20:48:58    115s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/07 20:48:58    115s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:48:58    115s] Info: 25 io nets excluded
[04/07 20:48:58    115s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:48:58    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1729.4M
[04/07 20:48:58    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1729.4M
[04/07 20:48:58    115s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/07 20:48:58    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1729.4M
[04/07 20:48:58    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.122, MEM:1729.4M
[04/07 20:48:58    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1727.4M
[04/07 20:48:58    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.130, MEM:1727.4M
[04/07 20:48:58    115s] **INFO: Flow update: Design is easy to close.
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] *** Start incrementalPlace ***
[04/07 20:48:58    115s] User Input Parameters:
[04/07 20:48:58    115s] - Congestion Driven    : On
[04/07 20:48:58    115s] - Timing Driven        : On
[04/07 20:48:58    115s] - Area-Violation Based : On
[04/07 20:48:58    115s] - Start Rollback Level : -5
[04/07 20:48:58    115s] - Legalized            : On
[04/07 20:48:58    115s] - Window Based         : Off
[04/07 20:48:58    115s] - eDen incr mode       : Off
[04/07 20:48:58    115s] - Small incr mode      : Off
[04/07 20:48:58    115s] 
[04/07 20:48:58    115s] no activity file in design. spp won't run.
[04/07 20:48:58    116s] Collecting buffer chain nets ...
[04/07 20:48:58    116s] No Views given, use default active views for adaptive view pruning
[04/07 20:48:58    116s] SKP will enable view:
[04/07 20:48:58    116s]   func_max_scenario
[04/07 20:48:58    116s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1727.4M
[04/07 20:48:58    116s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.009, MEM:1727.4M
[04/07 20:48:58    116s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1727.4M
[04/07 20:48:58    116s] Starting Early Global Route congestion estimation: mem = 1727.4M
[04/07 20:48:58    116s] (I)       Started Loading and Dumping File ( Curr Mem: 1727.42 MB )
[04/07 20:48:58    116s] (I)       Reading DB...
[04/07 20:48:58    116s] (I)       Read data from FE... (mem=1727.4M)
[04/07 20:48:58    116s] (I)       Read nodes and places... (mem=1727.4M)
[04/07 20:48:58    116s] (I)       Done Read nodes and places (cpu=0.000s, mem=1727.4M)
[04/07 20:48:58    116s] (I)       Read nets... (mem=1727.4M)
[04/07 20:48:58    116s] (I)       Done Read nets (cpu=0.000s, mem=1727.4M)
[04/07 20:48:58    116s] (I)       Done Read data from FE (cpu=0.000s, mem=1727.4M)
[04/07 20:48:58    116s] (I)       before initializing RouteDB syMemory usage = 1727.4 MB
[04/07 20:48:58    116s] (I)       Honor MSV route constraint: false
[04/07 20:48:58    116s] (I)       Maximum routing layer  : 127
[04/07 20:48:58    116s] (I)       Minimum routing layer  : 2
[04/07 20:48:58    116s] (I)       Supply scale factor H  : 1.00
[04/07 20:48:58    116s] (I)       Supply scale factor V  : 1.00
[04/07 20:48:58    116s] (I)       Tracks used by clock wire: 0
[04/07 20:48:58    116s] (I)       Reverse direction      : 
[04/07 20:48:58    116s] (I)       Honor partition pin guides: true
[04/07 20:48:58    116s] (I)       Route selected nets only: false
[04/07 20:48:58    116s] (I)       Route secondary PG pins: false
[04/07 20:48:58    116s] (I)       Second PG max fanout   : 2147483647
[04/07 20:48:58    116s] (I)       Apply function for special wires: true
[04/07 20:48:58    116s] (I)       Layer by layer blockage reading: true
[04/07 20:48:58    116s] (I)       Offset calculation fix : true
[04/07 20:48:58    116s] (I)       Route stripe layer range: 
[04/07 20:48:58    116s] (I)       Honor partition fences : 
[04/07 20:48:58    116s] (I)       Honor partition pin    : 
[04/07 20:48:58    116s] (I)       Honor partition fences with feedthrough: 
[04/07 20:48:58    116s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:48:58    116s] (I)       Use row-based GCell size
[04/07 20:48:58    116s] (I)       Use row-based GCell align
[04/07 20:48:58    116s] (I)       GCell unit size   : 1672
[04/07 20:48:58    116s] (I)       GCell multiplier  : 1
[04/07 20:48:58    116s] (I)       GCell row height  : 1672
[04/07 20:48:58    116s] (I)       Actual row height : 1672
[04/07 20:48:58    116s] (I)       GCell align ref   : 310032 310032
[04/07 20:48:58    116s] [NR-eGR] Track table information for default rule: 
[04/07 20:48:58    116s] [NR-eGR] M1 has no routable track
[04/07 20:48:58    116s] [NR-eGR] M2 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M3 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M4 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M5 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M6 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M7 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M8 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] M9 has single uniform track structure
[04/07 20:48:58    116s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:48:58    116s] (I)       ===========================================================================
[04/07 20:48:58    116s] (I)       == Report All Rule Vias ==
[04/07 20:48:58    116s] (I)       ===========================================================================
[04/07 20:48:58    116s] (I)        Via Rule : (Default)
[04/07 20:48:58    116s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:48:58    116s] (I)       ---------------------------------------------------------------------------
[04/07 20:48:58    116s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:48:58    116s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:48:58    116s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:48:58    116s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:48:58    116s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:48:58    116s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:48:58    116s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:48:58    116s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:48:58    116s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:48:58    116s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:48:58    116s] (I)       ===========================================================================
[04/07 20:48:58    116s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1727.42 MB )
[04/07 20:48:59    116s] [NR-eGR] Read 78474 PG shapes
[04/07 20:48:59    116s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1727.42 MB )
[04/07 20:48:59    116s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:48:59    116s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:48:59    116s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:48:59    116s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:48:59    116s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:48:59    116s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:48:59    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:48:59    116s] (I)       readDataFromPlaceDB
[04/07 20:48:59    116s] (I)       Read net information..
[04/07 20:48:59    116s] [NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[04/07 20:48:59    116s] (I)       Read testcase time = 0.000 seconds
[04/07 20:48:59    116s] 
[04/07 20:48:59    116s] (I)       early_global_route_priority property id does not exist.
[04/07 20:48:59    116s] (I)       Start initializing grid graph
[04/07 20:48:59    116s] (I)       End initializing grid graph
[04/07 20:48:59    116s] (I)       Model blockages into capacity
[04/07 20:48:59    116s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:48:59    116s] (I)       Started Modeling ( Curr Mem: 1749.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 1 ( Curr Mem: 1749.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 2 ( Curr Mem: 1749.42 MB )
[04/07 20:48:59    116s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 2 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 3 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 4 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 5 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 6 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 6 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 7 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 8 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 9 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Started Modeling Layer 10 ( Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:48:59    116s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       Finished Modeling ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1771.42 MB )
[04/07 20:48:59    116s] (I)       -- layer congestion ratio --
[04/07 20:48:59    116s] (I)       Layer 1 : 0.100000
[04/07 20:48:59    116s] (I)       Layer 2 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 3 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 4 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 5 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 6 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 7 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 8 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 9 : 0.700000
[04/07 20:48:59    116s] (I)       Layer 10 : 0.700000
[04/07 20:48:59    116s] (I)       ----------------------------
[04/07 20:48:59    116s] (I)       Number of ignored nets = 0
[04/07 20:48:59    116s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:48:59    116s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:48:59    116s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:48:59    116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:48:59    116s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:48:59    116s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1771.4 MB
[04/07 20:48:59    116s] (I)       Ndr track 0 does not exist
[04/07 20:48:59    116s] (I)       Layer1  viaCost=300.00
[04/07 20:48:59    116s] (I)       Layer2  viaCost=200.00
[04/07 20:48:59    116s] (I)       Layer3  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer4  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer5  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer6  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer7  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer8  viaCost=100.00
[04/07 20:48:59    116s] (I)       Layer9  viaCost=300.00
[04/07 20:48:59    116s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:48:59    116s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:48:59    116s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:48:59    116s] (I)       Site width          :   152  (dbu)
[04/07 20:48:59    116s] (I)       Row height          :  1672  (dbu)
[04/07 20:48:59    116s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:48:59    116s] (I)       GCell width         :  1672  (dbu)
[04/07 20:48:59    116s] (I)       GCell height        :  1672  (dbu)
[04/07 20:48:59    116s] (I)       Grid                :   718   718    10
[04/07 20:48:59    116s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:48:59    116s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:48:59    116s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:48:59    116s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:48:59    116s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:48:59    116s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:48:59    116s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:48:59    116s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:48:59    116s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:48:59    116s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:48:59    116s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:48:59    116s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:48:59    116s] (I)       --------------------------------------------------------
[04/07 20:48:59    116s] 
[04/07 20:48:59    116s] [NR-eGR] ============ Routing rule table ============
[04/07 20:48:59    116s] [NR-eGR] Rule id: 0  Nets: 438 
[04/07 20:48:59    116s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:48:59    116s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:48:59    116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:59    116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:48:59    116s] [NR-eGR] ========================================
[04/07 20:48:59    116s] [NR-eGR] 
[04/07 20:48:59    116s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:48:59    116s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:48:59    116s] (I)       After initializing earlyGlobalRoute syMemory usage = 1792.1 MB
[04/07 20:48:59    116s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Started Global Routing ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       ============= Initialization =============
[04/07 20:48:59    116s] (I)       totalPins=1576  totalGlobalPin=1492 (94.67%)
[04/07 20:48:59    116s] (I)       Started Build MST ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Generate topology with single threads
[04/07 20:48:59    116s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:48:59    116s] [NR-eGR] Layer group 1: route 438 net(s) in layer range [2, 10]
[04/07 20:48:59    116s] (I)       ============  Phase 1a Route ============
[04/07 20:48:59    116s] (I)       Started Phase 1a ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:48:59    116s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Usage: 24968 = (10487 H, 14481 V) = (0.24% H, 0.16% V) = (1.753e+04um H, 2.421e+04um V)
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] (I)       ============  Phase 1b Route ============
[04/07 20:48:59    116s] (I)       Started Phase 1b ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Usage: 25051 = (10499 H, 14552 V) = (0.24% H, 0.16% V) = (1.755e+04um H, 2.433e+04um V)
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 4.188527e+04um
[04/07 20:48:59    116s] (I)       Congestion metric : 0.07%H 0.05%V, 0.12%HV
[04/07 20:48:59    116s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:48:59    116s] (I)       ============  Phase 1c Route ============
[04/07 20:48:59    116s] (I)       Started Phase 1c ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Level2 Grid: 144 x 144
[04/07 20:48:59    116s] (I)       Started Two Level Routing ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Usage: 25126 = (10566 H, 14560 V) = (0.24% H, 0.16% V) = (1.767e+04um H, 2.434e+04um V)
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] (I)       ============  Phase 1d Route ============
[04/07 20:48:59    116s] (I)       Started Phase 1d ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Usage: 25126 = (10566 H, 14560 V) = (0.24% H, 0.16% V) = (1.767e+04um H, 2.434e+04um V)
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] (I)       ============  Phase 1e Route ============
[04/07 20:48:59    116s] (I)       Started Phase 1e ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Usage: 25126 = (10566 H, 14560 V) = (0.24% H, 0.16% V) = (1.767e+04um H, 2.434e+04um V)
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 4.201067e+04um
[04/07 20:48:59    116s] [NR-eGR] 
[04/07 20:48:59    116s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       Running layer assignment with 1 threads
[04/07 20:48:59    116s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    116s] (I)       ============  Phase 1l Route ============
[04/07 20:48:59    116s] (I)       
[04/07 20:48:59    116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:48:59    116s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:48:59    116s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:48:59    116s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/07 20:48:59    116s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:48:59    116s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:59    116s] [NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:59    116s] [NR-eGR]      M3  (3)        39( 0.01%)         1( 0.00%)   ( 0.01%) 
[04/07 20:48:59    116s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:59    116s] [NR-eGR]      M5  (5)        50( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:59    116s] [NR-eGR]      M6  (6)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:59    116s] [NR-eGR]      M7  (7)        67( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:59    116s] [NR-eGR]      M8  (8)        30( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:59    116s] [NR-eGR]      M9  (9)        22( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:48:59    117s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:48:59    117s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:48:59    117s] [NR-eGR] Total              297( 0.01%)         1( 0.00%)   ( 0.01%) 
[04/07 20:48:59    117s] [NR-eGR] 
[04/07 20:48:59    117s] (I)       Finished Global Routing ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1792.08 MB )
[04/07 20:48:59    117s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:49:00    117s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:49:00    117s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:49:00    117s] Early Global Route congestion estimation runtime: 1.03 seconds, mem = 1792.1M
[04/07 20:49:00    117s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.030, REAL:1.031, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:1792.1M
[04/07 20:49:00    117s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:00    117s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:49:00    117s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:00    117s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:49:00    117s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:00    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:49:00    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:49:00    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.018, MEM:1792.1M
[04/07 20:49:00    117s] 
[04/07 20:49:00    117s] === incrementalPlace Internal Loop 1 ===
[04/07 20:49:00    117s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/07 20:49:00    117s] OPERPROF: Starting IPInitSPData at level 1, MEM:1792.1M
[04/07 20:49:00    117s] z: 2, totalTracks: 1
[04/07 20:49:00    117s] z: 4, totalTracks: 1
[04/07 20:49:00    117s] z: 6, totalTracks: 1
[04/07 20:49:00    117s] z: 8, totalTracks: 1
[04/07 20:49:00    117s] #spOpts: N=32 minPadR=1.1 
[04/07 20:49:00    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.470, REAL:0.469, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:   Starting post-place ADS at level 2, MEM:1792.1M
[04/07 20:49:00    117s] ADSU 0.006 -> 0.006. GS 13.376
[04/07 20:49:00    117s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.059, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:   Starting spMPad at level 2, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:     Starting spContextMPad at level 3, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.027, MEM:1792.1M
[04/07 20:49:00    117s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1792.1M
[04/07 20:49:00    117s] no activity file in design. spp won't run.
[04/07 20:49:00    117s] [spp] 0
[04/07 20:49:00    117s] [adp] 0:1:1:3
[04/07 20:49:00    117s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1792.1M
[04/07 20:49:00    117s] SP #FI/SF FL/PI 0/0 414/0
[04/07 20:49:00    117s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.600, REAL:0.593, MEM:1792.1M
[04/07 20:49:00    117s] PP off. flexM 0
[04/07 20:49:00    117s] OPERPROF: Starting CDPad at level 1, MEM:1792.1M
[04/07 20:49:00    117s] 3DP is on.
[04/07 20:49:00    117s] 3DP OF M2 0.000, M4 0.000. Diff 0
[04/07 20:49:00    117s] design sh 0.003.
[04/07 20:49:00    117s] design sh 0.003.
[04/07 20:49:00    117s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/07 20:49:00    117s] design sh 0.003.
[04/07 20:49:01    118s] CDPadU 0.011 -> 0.007. R=0.006, N=414, GS=1.672
[04/07 20:49:01    118s] OPERPROF: Finished CDPad at level 1, CPU:0.940, REAL:0.937, MEM:1792.1M
[04/07 20:49:01    118s] OPERPROF: Starting InitSKP at level 1, MEM:1792.1M
[04/07 20:49:01    118s] no activity file in design. spp won't run.
[04/07 20:49:01    118s] no activity file in design. spp won't run.
[04/07 20:49:01    118s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[04/07 20:49:01    118s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.203, MEM:1792.1M
[04/07 20:49:01    118s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:01    118s] no activity file in design. spp won't run.
[04/07 20:49:01    118s] 
[04/07 20:49:01    118s] AB Est...
[04/07 20:49:01    118s] OPERPROF: Starting npPlace at level 1, MEM:1792.1M
[04/07 20:49:02    119s] OPERPROF: Finished npPlace at level 1, CPU:0.760, REAL:0.752, MEM:1792.1M
[04/07 20:49:02    119s] Iteration  5: Skipped, with CDP Off
[04/07 20:49:02    119s] 
[04/07 20:49:02    119s] AB Est...
[04/07 20:49:02    119s] OPERPROF: Starting npPlace at level 1, MEM:1792.1M
[04/07 20:49:03    120s] OPERPROF: Finished npPlace at level 1, CPU:0.770, REAL:0.771, MEM:1792.1M
[04/07 20:49:03    120s] Iteration  6: Skipped, with CDP Off
[04/07 20:49:03    120s] 
[04/07 20:49:03    120s] AB Est...
[04/07 20:49:03    120s] OPERPROF: Starting npPlace at level 1, MEM:1792.1M
[04/07 20:49:04    121s] OPERPROF: Finished npPlace at level 1, CPU:0.760, REAL:0.758, MEM:1792.1M
[04/07 20:49:04    121s] Iteration  7: Skipped, with CDP Off
[04/07 20:49:04    121s] OPERPROF: Starting npPlace at level 1, MEM:1792.1M
[04/07 20:49:04    122s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/07 20:49:04    122s] No instances found in the vector
[04/07 20:49:04    122s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1792.1M, DRC: 0)
[04/07 20:49:04    122s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:05    122s] Iteration  8: Total net bbox = 3.736e+04 (1.50e+04 2.24e+04)
[04/07 20:49:05    122s]               Est.  stn bbox = 4.343e+04 (1.72e+04 2.62e+04)
[04/07 20:49:05    122s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1755.6M
[04/07 20:49:05    122s] OPERPROF: Finished npPlace at level 1, CPU:1.390, REAL:1.392, MEM:1755.6M
[04/07 20:49:05    122s] no activity file in design. spp won't run.
[04/07 20:49:05    122s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:05    122s] no activity file in design. spp won't run.
[04/07 20:49:05    122s] OPERPROF: Starting npPlace at level 1, MEM:1755.6M
[04/07 20:49:06    123s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/07 20:49:06    123s] No instances found in the vector
[04/07 20:49:06    123s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1755.6M, DRC: 0)
[04/07 20:49:06    123s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:06    123s] Iteration  9: Total net bbox = 3.736e+04 (1.49e+04 2.24e+04)
[04/07 20:49:06    123s]               Est.  stn bbox = 4.338e+04 (1.72e+04 2.62e+04)
[04/07 20:49:06    123s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1755.6M
[04/07 20:49:06    123s] OPERPROF: Finished npPlace at level 1, CPU:1.240, REAL:1.235, MEM:1755.6M
[04/07 20:49:06    123s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1755.6M
[04/07 20:49:06    123s] Starting Early Global Route rough congestion estimation: mem = 1755.6M
[04/07 20:49:06    123s] (I)       Started Loading and Dumping File ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Reading DB...
[04/07 20:49:06    123s] (I)       Read data from FE... (mem=1755.6M)
[04/07 20:49:06    123s] (I)       Read nodes and places... (mem=1755.6M)
[04/07 20:49:06    123s] (I)       Done Read nodes and places (cpu=0.000s, mem=1755.6M)
[04/07 20:49:06    123s] (I)       Read nets... (mem=1755.6M)
[04/07 20:49:06    123s] (I)       Done Read nets (cpu=0.000s, mem=1755.6M)
[04/07 20:49:06    123s] (I)       Done Read data from FE (cpu=0.000s, mem=1755.6M)
[04/07 20:49:06    123s] (I)       before initializing RouteDB syMemory usage = 1755.6 MB
[04/07 20:49:06    123s] (I)       Print mode             : 2
[04/07 20:49:06    123s] (I)       Stop if highly congested: false
[04/07 20:49:06    123s] (I)       Honor MSV route constraint: false
[04/07 20:49:06    123s] (I)       Maximum routing layer  : 127
[04/07 20:49:06    123s] (I)       Minimum routing layer  : 2
[04/07 20:49:06    123s] (I)       Supply scale factor H  : 1.00
[04/07 20:49:06    123s] (I)       Supply scale factor V  : 1.00
[04/07 20:49:06    123s] (I)       Tracks used by clock wire: 0
[04/07 20:49:06    123s] (I)       Reverse direction      : 
[04/07 20:49:06    123s] (I)       Honor partition pin guides: true
[04/07 20:49:06    123s] (I)       Route selected nets only: false
[04/07 20:49:06    123s] (I)       Route secondary PG pins: false
[04/07 20:49:06    123s] (I)       Second PG max fanout   : 2147483647
[04/07 20:49:06    123s] (I)       Assign partition pins  : false
[04/07 20:49:06    123s] (I)       Support large GCell    : true
[04/07 20:49:06    123s] (I)       Number of rows per GCell: 3
[04/07 20:49:06    123s] (I)       Max num rows per GCell : 32
[04/07 20:49:06    123s] (I)       Apply function for special wires: true
[04/07 20:49:06    123s] (I)       Layer by layer blockage reading: true
[04/07 20:49:06    123s] (I)       Offset calculation fix : true
[04/07 20:49:06    123s] (I)       Route stripe layer range: 
[04/07 20:49:06    123s] (I)       Honor partition fences : 
[04/07 20:49:06    123s] (I)       Honor partition pin    : 
[04/07 20:49:06    123s] (I)       Honor partition fences with feedthrough: 
[04/07 20:49:06    123s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:49:06    123s] (I)       Use row-based GCell size
[04/07 20:49:06    123s] (I)       Use row-based GCell align
[04/07 20:49:06    123s] (I)       GCell unit size   : 1672
[04/07 20:49:06    123s] (I)       GCell multiplier  : 3
[04/07 20:49:06    123s] (I)       GCell row height  : 1672
[04/07 20:49:06    123s] (I)       Actual row height : 1672
[04/07 20:49:06    123s] (I)       GCell align ref   : 310032 310032
[04/07 20:49:06    123s] [NR-eGR] Track table information for default rule: 
[04/07 20:49:06    123s] [NR-eGR] M1 has no routable track
[04/07 20:49:06    123s] [NR-eGR] M2 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M3 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M4 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M5 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M6 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M7 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M8 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] M9 has single uniform track structure
[04/07 20:49:06    123s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:49:06    123s] (I)       ===========================================================================
[04/07 20:49:06    123s] (I)       == Report All Rule Vias ==
[04/07 20:49:06    123s] (I)       ===========================================================================
[04/07 20:49:06    123s] (I)        Via Rule : (Default)
[04/07 20:49:06    123s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:49:06    123s] (I)       ---------------------------------------------------------------------------
[04/07 20:49:06    123s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:49:06    123s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:49:06    123s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:49:06    123s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:49:06    123s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:49:06    123s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:49:06    123s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:49:06    123s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:49:06    123s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:49:06    123s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:49:06    123s] (I)       ===========================================================================
[04/07 20:49:06    123s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] [NR-eGR] Read 78474 PG shapes
[04/07 20:49:06    123s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:49:06    123s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:49:06    123s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:49:06    123s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:49:06    123s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:49:06    123s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:49:06    123s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:49:06    123s] (I)       readDataFromPlaceDB
[04/07 20:49:06    123s] (I)       Read net information..
[04/07 20:49:06    123s] [NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[04/07 20:49:06    123s] (I)       Read testcase time = 0.000 seconds
[04/07 20:49:06    123s] 
[04/07 20:49:06    123s] (I)       early_global_route_priority property id does not exist.
[04/07 20:49:06    123s] (I)       Start initializing grid graph
[04/07 20:49:06    123s] (I)       End initializing grid graph
[04/07 20:49:06    123s] (I)       Model blockages into capacity
[04/07 20:49:06    123s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:49:06    123s] (I)       Started Modeling ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Started Modeling Layer 1 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Started Modeling Layer 2 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:49:06    123s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Started Modeling Layer 3 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:49:06    123s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    123s] (I)       Started Modeling Layer 4 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 5 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 6 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 7 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 8 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 9 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Modeling Layer 10 ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:49:06    124s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       -- layer congestion ratio --
[04/07 20:49:06    124s] (I)       Layer 1 : 0.100000
[04/07 20:49:06    124s] (I)       Layer 2 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 3 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 4 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 5 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 6 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 7 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 8 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 9 : 0.700000
[04/07 20:49:06    124s] (I)       Layer 10 : 0.700000
[04/07 20:49:06    124s] (I)       ----------------------------
[04/07 20:49:06    124s] (I)       Number of ignored nets = 0
[04/07 20:49:06    124s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:49:06    124s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:49:06    124s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:49:06    124s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:49:06    124s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:49:06    124s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1755.6 MB
[04/07 20:49:06    124s] (I)       Ndr track 0 does not exist
[04/07 20:49:06    124s] (I)       Layer1  viaCost=300.00
[04/07 20:49:06    124s] (I)       Layer2  viaCost=200.00
[04/07 20:49:06    124s] (I)       Layer3  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer4  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer5  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer6  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer7  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer8  viaCost=100.00
[04/07 20:49:06    124s] (I)       Layer9  viaCost=300.00
[04/07 20:49:06    124s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:49:06    124s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:49:06    124s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:49:06    124s] (I)       Site width          :   152  (dbu)
[04/07 20:49:06    124s] (I)       Row height          :  1672  (dbu)
[04/07 20:49:06    124s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:49:06    124s] (I)       GCell width         :  5016  (dbu)
[04/07 20:49:06    124s] (I)       GCell height        :  5016  (dbu)
[04/07 20:49:06    124s] (I)       Grid                :   240   240    10
[04/07 20:49:06    124s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:49:06    124s] (I)       Vertical capacity   :     0  5016     0  5016     0  5016     0  5016     0  5016
[04/07 20:49:06    124s] (I)       Horizontal capacity :     0     0  5016     0  5016     0  5016     0  5016     0
[04/07 20:49:06    124s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:49:06    124s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:49:06    124s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:49:06    124s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:49:06    124s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:49:06    124s] (I)       Num tracks per GCell: 50.16 33.00 16.50 16.50  8.25  8.25  4.12  4.12  2.06  1.03
[04/07 20:49:06    124s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:49:06    124s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:49:06    124s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:49:06    124s] (I)       --------------------------------------------------------
[04/07 20:49:06    124s] 
[04/07 20:49:06    124s] [NR-eGR] ============ Routing rule table ============
[04/07 20:49:06    124s] [NR-eGR] Rule id: 0  Nets: 438 
[04/07 20:49:06    124s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:49:06    124s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:49:06    124s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:49:06    124s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:49:06    124s] [NR-eGR] ========================================
[04/07 20:49:06    124s] [NR-eGR] 
[04/07 20:49:06    124s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer2 : = 544866 / 1894800 (28.76%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer3 : = 262189 / 947280 (27.68%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer4 : = 75152 / 947280 (7.93%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer5 : = 36214 / 473520 (7.65%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer6 : = 9529 / 473520 (2.01%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer7 : = 10403 / 236640 (4.40%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer8 : = 9819 / 236640 (4.15%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer9 : = 120 / 118320 (0.10%)
[04/07 20:49:06    124s] (I)       blocked tracks on layer10 : = 3210 / 59040 (5.44%)
[04/07 20:49:06    124s] (I)       After initializing earlyGlobalRoute syMemory usage = 1755.6 MB
[04/07 20:49:06    124s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       ============= Initialization =============
[04/07 20:49:06    124s] (I)       numLocalWires=612  numGlobalNetBranches=220  numLocalNetBranches=86
[04/07 20:49:06    124s] (I)       totalPins=1576  totalGlobalPin=1201 (76.21%)
[04/07 20:49:06    124s] (I)       Started Build MST ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Generate topology with single threads
[04/07 20:49:06    124s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       total 2D Cap : 4512346 = (1484630 H, 3027716 V)
[04/07 20:49:06    124s] (I)       ============  Phase 1a Route ============
[04/07 20:49:06    124s] (I)       Started Phase 1a ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:49:06    124s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Usage: 8154 = (3475 H, 4679 V) = (0.23% H, 0.15% V) = (1.743e+04um H, 2.347e+04um V)
[04/07 20:49:06    124s] (I)       
[04/07 20:49:06    124s] (I)       ============  Phase 1b Route ============
[04/07 20:49:06    124s] (I)       Started Phase 1b ( Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.56 MB )
[04/07 20:49:06    124s] (I)       Usage: 8158 = (3475 H, 4683 V) = (0.23% H, 0.15% V) = (1.743e+04um H, 2.349e+04um V)
[04/07 20:49:06    124s] (I)       
[04/07 20:49:06    124s] (I)       earlyGlobalRoute overflow: 0.06% H + 0.04% V
[04/07 20:49:06    124s] 
[04/07 20:49:06    124s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.02% V
[04/07 20:49:06    124s] Finished Early Global Route rough congestion estimation: mem = 1755.6M
[04/07 20:49:06    124s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.184, MEM:1755.6M
[04/07 20:49:06    124s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/07 20:49:06    124s] OPERPROF: Starting CDPad at level 1, MEM:1755.6M
[04/07 20:49:07    124s] CDPadU 0.007 -> 0.007. R=0.006, N=414, GS=5.016
[04/07 20:49:07    124s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.160, MEM:1755.6M
[04/07 20:49:07    124s] no activity file in design. spp won't run.
[04/07 20:49:07    124s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:07    124s] no activity file in design. spp won't run.
[04/07 20:49:07    124s] OPERPROF: Starting npPlace at level 1, MEM:1755.6M
[04/07 20:49:07    125s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/07 20:49:07    125s] No instances found in the vector
[04/07 20:49:07    125s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1755.6M, DRC: 0)
[04/07 20:49:07    125s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:07    125s] OPERPROF: Finished npPlace at level 1, CPU:0.900, REAL:0.898, MEM:1733.6M
[04/07 20:49:07    125s] no activity file in design. spp won't run.
[04/07 20:49:07    125s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:07    125s] no activity file in design. spp won't run.
[04/07 20:49:07    125s] OPERPROF: Starting npPlace at level 1, MEM:1733.6M
[04/07 20:49:08    125s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[04/07 20:49:08    125s] No instances found in the vector
[04/07 20:49:08    125s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1733.6M, DRC: 0)
[04/07 20:49:08    125s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:09    126s] Iteration 10: Total net bbox = 3.743e+04 (1.50e+04 2.24e+04)
[04/07 20:49:09    126s]               Est.  stn bbox = 4.344e+04 (1.72e+04 2.62e+04)
[04/07 20:49:09    126s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1733.6M
[04/07 20:49:09    126s] OPERPROF: Finished npPlace at level 1, CPU:1.070, REAL:1.076, MEM:1733.6M
[04/07 20:49:09    126s] no activity file in design. spp won't run.
[04/07 20:49:09    126s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:09    126s] no activity file in design. spp won't run.
[04/07 20:49:09    126s] OPERPROF: Starting npPlace at level 1, MEM:1733.6M
[04/07 20:49:09    127s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[04/07 20:49:09    127s] No instances found in the vector
[04/07 20:49:09    127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1733.6M, DRC: 0)
[04/07 20:49:09    127s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:10    127s] Iteration 11: Total net bbox = 3.769e+04 (1.51e+04 2.26e+04)
[04/07 20:49:10    127s]               Est.  stn bbox = 4.371e+04 (1.73e+04 2.64e+04)
[04/07 20:49:10    127s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1733.6M
[04/07 20:49:10    127s] OPERPROF: Finished npPlace at level 1, CPU:1.340, REAL:1.333, MEM:1733.6M
[04/07 20:49:10    127s] no activity file in design. spp won't run.
[04/07 20:49:10    127s] NP #FI/FS/SF FL/PI: 8/25/0 414/0
[04/07 20:49:10    127s] no activity file in design. spp won't run.
[04/07 20:49:10    127s] OPERPROF: Starting npPlace at level 1, MEM:1733.6M
[04/07 20:49:11    128s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[04/07 20:49:11    128s] No instances found in the vector
[04/07 20:49:11    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1733.6M, DRC: 0)
[04/07 20:49:11    128s] 0 (out of 0) MH cells were successfully legalized.
[04/07 20:49:12    129s] Iteration 12: Total net bbox = 3.779e+04 (1.52e+04 2.26e+04)
[04/07 20:49:12    129s]               Est.  stn bbox = 4.382e+04 (1.74e+04 2.64e+04)
[04/07 20:49:12    129s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1733.6M
[04/07 20:49:12    129s] OPERPROF: Finished npPlace at level 1, CPU:2.360, REAL:2.370, MEM:1733.6M
[04/07 20:49:12    129s] Move report: Timing Driven Placement moves 414 insts, mean move: 19.36 um, max move: 221.31 um
[04/07 20:49:12    129s] 	Max move on inst (wdata_reg_0_): (522.83, 373.57) --> (687.87, 317.30)
[04/07 20:49:12    129s] no activity file in design. spp won't run.
[04/07 20:49:12    129s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1733.6M
[04/07 20:49:12    129s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1733.6M
[04/07 20:49:12    130s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.035, MEM:1733.6M
[04/07 20:49:12    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1733.6M
[04/07 20:49:12    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.069, MEM:1728.0M
[04/07 20:49:12    130s] 
[04/07 20:49:12    130s] Finished Incremental Placement (cpu=0:00:12.8, real=0:00:12.0, mem=1728.0M)
[04/07 20:49:12    130s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/07 20:49:12    130s] Type 'man IMPSP-9025' for more detail.
[04/07 20:49:12    130s] CongRepair sets shifter mode to gplace
[04/07 20:49:12    130s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1728.0M
[04/07 20:49:12    130s] z: 2, totalTracks: 1
[04/07 20:49:12    130s] z: 4, totalTracks: 1
[04/07 20:49:12    130s] z: 6, totalTracks: 1
[04/07 20:49:12    130s] z: 8, totalTracks: 1
[04/07 20:49:12    130s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:12    130s] All LLGs are deleted
[04/07 20:49:12    130s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1728.0M
[04/07 20:49:12    130s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1728.0M
[04/07 20:49:12    130s] Core basic site is unit
[04/07 20:49:13    130s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:49:13    130s] SiteArray: use 5,865,472 bytes
[04/07 20:49:13    130s] SiteArray: current memory after site array memory allocation 1733.6M
[04/07 20:49:13    130s] SiteArray: FP blocked sites are writable
[04/07 20:49:13    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:49:13    130s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1733.6M
[04/07 20:49:13    130s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:49:13    130s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.110, REAL:0.109, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.290, REAL:0.291, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:         Starting CMU at level 5, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:         Finished CMU at level 5, CPU:0.020, REAL:0.002, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.310, REAL:0.302, MEM:1733.6M
[04/07 20:49:13    130s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1733.6MB).
[04/07 20:49:13    130s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.330, REAL:0.320, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.330, REAL:0.320, MEM:1733.6M
[04/07 20:49:13    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.2
[04/07 20:49:13    130s] OPERPROF:   Starting RefinePlace at level 2, MEM:1733.6M
[04/07 20:49:13    130s] *** Starting refinePlace (0:02:10 mem=1733.6M) ***
[04/07 20:49:13    130s] Total net bbox length = 3.793e+04 (1.527e+04 2.266e+04) (ext = 6.461e+03)
[04/07 20:49:13    130s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:13    130s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.002, MEM:1733.6M
[04/07 20:49:13    130s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:49:13    130s] Type 'man IMPSP-5140' for more detail.
[04/07 20:49:13    130s] **WARN: (IMPSP-315):	Found 141 instances insts with no PG Term connections.
[04/07 20:49:13    130s] Type 'man IMPSP-315' for more detail.
[04/07 20:49:13    130s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.002, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1733.6M
[04/07 20:49:13    130s] Starting refinePlace ...
[04/07 20:49:13    130s]   Spread Effort: high, pre-route mode, useDDP on.
[04/07 20:49:13    130s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1733.6MB) @(0:02:10 - 0:02:10).
[04/07 20:49:13    130s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:13    130s] wireLenOptFixPriorityInst 0 inst fixed
[04/07 20:49:13    130s] Placement tweakage begins.
[04/07 20:49:13    130s] wire length = 4.216e+04
[04/07 20:49:13    130s] wire length = 4.172e+04
[04/07 20:49:13    130s] Placement tweakage ends.
[04/07 20:49:13    130s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:13    130s] 
[04/07 20:49:13    130s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:49:13    130s] Move report: legalization moves 414 insts, mean move: 0.94 um, max move: 1.86 um
[04/07 20:49:13    130s] 	Max move on inst (fifomem/FE_OFC31_waddr_4): (520.76, 579.17) --> (521.01, 577.55)
[04/07 20:49:13    130s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1733.6MB) @(0:02:10 - 0:02:10).
[04/07 20:49:13    130s] Move report: Detail placement moves 414 insts, mean move: 0.94 um, max move: 1.86 um
[04/07 20:49:13    130s] 	Max move on inst (fifomem/FE_OFC31_waddr_4): (520.76, 579.17) --> (521.01, 577.55)
[04/07 20:49:13    130s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1733.6MB
[04/07 20:49:13    130s] Statistics of distance of Instance movement in refine placement:
[04/07 20:49:13    130s]   maximum (X+Y) =         1.86 um
[04/07 20:49:13    130s]   inst (fifomem/FE_OFC31_waddr_4) with max move: (520.759, 579.167) -> (521.008, 577.552)
[04/07 20:49:13    130s]   mean    (X+Y) =         0.94 um
[04/07 20:49:13    130s] Summary Report:
[04/07 20:49:13    130s] Instances move: 414 (out of 414 movable)
[04/07 20:49:13    130s] Instances flipped: 0
[04/07 20:49:13    130s] Mean displacement: 0.94 um
[04/07 20:49:13    130s] Max displacement: 1.86 um (Instance: fifomem/FE_OFC31_waddr_4) (520.759, 579.167) -> (521.008, 577.552)
[04/07 20:49:13    130s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
[04/07 20:49:13    130s] 	Violation at original loc: Placement Blockage Violation
[04/07 20:49:13    130s] Total instances moved : 414
[04/07 20:49:13    130s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.060, MEM:1733.6M
[04/07 20:49:13    130s] Total net bbox length = 3.756e+04 (1.487e+04 2.270e+04) (ext = 6.441e+03)
[04/07 20:49:13    130s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1733.6MB
[04/07 20:49:13    130s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1733.6MB) @(0:02:10 - 0:02:10).
[04/07 20:49:13    130s] *** Finished refinePlace (0:02:10 mem=1733.6M) ***
[04/07 20:49:13    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.2
[04/07 20:49:13    130s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.081, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.015, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.420, REAL:0.417, MEM:1733.6M
[04/07 20:49:13    130s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1733.6M
[04/07 20:49:13    130s] Starting Early Global Route congestion estimation: mem = 1733.6M
[04/07 20:49:13    130s] (I)       Started Loading and Dumping File ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Reading DB...
[04/07 20:49:13    130s] (I)       Read data from FE... (mem=1733.6M)
[04/07 20:49:13    130s] (I)       Read nodes and places... (mem=1733.6M)
[04/07 20:49:13    130s] (I)       Done Read nodes and places (cpu=0.000s, mem=1733.6M)
[04/07 20:49:13    130s] (I)       Read nets... (mem=1733.6M)
[04/07 20:49:13    130s] (I)       Done Read nets (cpu=0.000s, mem=1733.6M)
[04/07 20:49:13    130s] (I)       Done Read data from FE (cpu=0.000s, mem=1733.6M)
[04/07 20:49:13    130s] (I)       before initializing RouteDB syMemory usage = 1733.6 MB
[04/07 20:49:13    130s] (I)       Honor MSV route constraint: false
[04/07 20:49:13    130s] (I)       Maximum routing layer  : 127
[04/07 20:49:13    130s] (I)       Minimum routing layer  : 2
[04/07 20:49:13    130s] (I)       Supply scale factor H  : 1.00
[04/07 20:49:13    130s] (I)       Supply scale factor V  : 1.00
[04/07 20:49:13    130s] (I)       Tracks used by clock wire: 0
[04/07 20:49:13    130s] (I)       Reverse direction      : 
[04/07 20:49:13    130s] (I)       Honor partition pin guides: true
[04/07 20:49:13    130s] (I)       Route selected nets only: false
[04/07 20:49:13    130s] (I)       Route secondary PG pins: false
[04/07 20:49:13    130s] (I)       Second PG max fanout   : 2147483647
[04/07 20:49:13    130s] (I)       Apply function for special wires: true
[04/07 20:49:13    130s] (I)       Layer by layer blockage reading: true
[04/07 20:49:13    130s] (I)       Offset calculation fix : true
[04/07 20:49:13    130s] (I)       Route stripe layer range: 
[04/07 20:49:13    130s] (I)       Honor partition fences : 
[04/07 20:49:13    130s] (I)       Honor partition pin    : 
[04/07 20:49:13    130s] (I)       Honor partition fences with feedthrough: 
[04/07 20:49:13    130s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:49:13    130s] (I)       Use row-based GCell size
[04/07 20:49:13    130s] (I)       Use row-based GCell align
[04/07 20:49:13    130s] (I)       GCell unit size   : 1672
[04/07 20:49:13    130s] (I)       GCell multiplier  : 1
[04/07 20:49:13    130s] (I)       GCell row height  : 1672
[04/07 20:49:13    130s] (I)       Actual row height : 1672
[04/07 20:49:13    130s] (I)       GCell align ref   : 310032 310032
[04/07 20:49:13    130s] [NR-eGR] Track table information for default rule: 
[04/07 20:49:13    130s] [NR-eGR] M1 has no routable track
[04/07 20:49:13    130s] [NR-eGR] M2 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M3 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M4 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M5 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M6 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M7 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M8 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] M9 has single uniform track structure
[04/07 20:49:13    130s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:49:13    130s] (I)       ===========================================================================
[04/07 20:49:13    130s] (I)       == Report All Rule Vias ==
[04/07 20:49:13    130s] (I)       ===========================================================================
[04/07 20:49:13    130s] (I)        Via Rule : (Default)
[04/07 20:49:13    130s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:49:13    130s] (I)       ---------------------------------------------------------------------------
[04/07 20:49:13    130s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:49:13    130s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:49:13    130s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:49:13    130s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:49:13    130s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:49:13    130s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:49:13    130s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:49:13    130s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:49:13    130s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:49:13    130s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:49:13    130s] (I)       ===========================================================================
[04/07 20:49:13    130s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] [NR-eGR] Read 78474 PG shapes
[04/07 20:49:13    130s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:49:13    130s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:49:13    130s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:49:13    130s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:49:13    130s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:49:13    130s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:49:13    130s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:49:13    130s] (I)       readDataFromPlaceDB
[04/07 20:49:13    130s] (I)       Read net information..
[04/07 20:49:13    130s] [NR-eGR] Read numTotalNets=463  numIgnoredNets=0
[04/07 20:49:13    130s] (I)       Read testcase time = 0.000 seconds
[04/07 20:49:13    130s] 
[04/07 20:49:13    130s] (I)       early_global_route_priority property id does not exist.
[04/07 20:49:13    130s] (I)       Start initializing grid graph
[04/07 20:49:13    130s] (I)       End initializing grid graph
[04/07 20:49:13    130s] (I)       Model blockages into capacity
[04/07 20:49:13    130s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:49:13    130s] (I)       Started Modeling ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 1 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 2 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 2 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 3 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 4 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 4 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 5 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 6 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 7 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 8 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 9 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Started Modeling Layer 10 ( Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:49:13    130s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       Finished Modeling ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1733.56 MB )
[04/07 20:49:13    130s] (I)       -- layer congestion ratio --
[04/07 20:49:13    130s] (I)       Layer 1 : 0.100000
[04/07 20:49:13    130s] (I)       Layer 2 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 3 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 4 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 5 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 6 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 7 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 8 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 9 : 0.700000
[04/07 20:49:13    130s] (I)       Layer 10 : 0.700000
[04/07 20:49:13    130s] (I)       ----------------------------
[04/07 20:49:13    130s] (I)       Number of ignored nets = 0
[04/07 20:49:13    130s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:49:13    130s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:49:13    130s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:49:13    130s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:49:13    130s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:49:13    130s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1733.6 MB
[04/07 20:49:13    130s] (I)       Ndr track 0 does not exist
[04/07 20:49:13    130s] (I)       Layer1  viaCost=300.00
[04/07 20:49:13    130s] (I)       Layer2  viaCost=200.00
[04/07 20:49:13    130s] (I)       Layer3  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer4  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer5  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer6  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer7  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer8  viaCost=100.00
[04/07 20:49:13    130s] (I)       Layer9  viaCost=300.00
[04/07 20:49:13    130s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:49:13    130s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:49:13    130s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:49:13    130s] (I)       Site width          :   152  (dbu)
[04/07 20:49:13    130s] (I)       Row height          :  1672  (dbu)
[04/07 20:49:13    130s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:49:13    130s] (I)       GCell width         :  1672  (dbu)
[04/07 20:49:13    130s] (I)       GCell height        :  1672  (dbu)
[04/07 20:49:13    130s] (I)       Grid                :   718   718    10
[04/07 20:49:13    130s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:49:13    130s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:49:13    130s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:49:13    130s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:49:13    130s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:49:13    130s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:49:13    130s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:49:13    130s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:49:13    130s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:49:13    130s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:49:13    130s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:49:13    130s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:49:13    130s] (I)       --------------------------------------------------------
[04/07 20:49:13    130s] 
[04/07 20:49:13    130s] [NR-eGR] ============ Routing rule table ============
[04/07 20:49:13    130s] [NR-eGR] Rule id: 0  Nets: 438 
[04/07 20:49:13    130s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:49:13    130s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:49:13    130s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:49:13    130s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:49:13    130s] [NR-eGR] ========================================
[04/07 20:49:13    130s] [NR-eGR] 
[04/07 20:49:13    130s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:49:13    130s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:49:13    130s] (I)       After initializing earlyGlobalRoute syMemory usage = 1754.2 MB
[04/07 20:49:13    130s] (I)       Finished Loading and Dumping File ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Started Global Routing ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       ============= Initialization =============
[04/07 20:49:13    130s] (I)       totalPins=1576  totalGlobalPin=1564 (99.24%)
[04/07 20:49:13    130s] (I)       Started Build MST ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Generate topology with single threads
[04/07 20:49:13    130s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:49:13    130s] [NR-eGR] Layer group 1: route 438 net(s) in layer range [2, 10]
[04/07 20:49:13    130s] (I)       ============  Phase 1a Route ============
[04/07 20:49:13    130s] (I)       Started Phase 1a ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:49:13    130s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Usage: 24551 = (10300 H, 14251 V) = (0.23% H, 0.16% V) = (1.722e+04um H, 2.383e+04um V)
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] (I)       ============  Phase 1b Route ============
[04/07 20:49:13    130s] (I)       Started Phase 1b ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Usage: 24617 = (10303 H, 14314 V) = (0.23% H, 0.16% V) = (1.723e+04um H, 2.393e+04um V)
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.06% V. EstWL: 4.115962e+04um
[04/07 20:49:13    130s] (I)       Congestion metric : 0.06%H 0.06%V, 0.12%HV
[04/07 20:49:13    130s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:49:13    130s] (I)       ============  Phase 1c Route ============
[04/07 20:49:13    130s] (I)       Started Phase 1c ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Level2 Grid: 144 x 144
[04/07 20:49:13    130s] (I)       Started Two Level Routing ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Usage: 24655 = (10355 H, 14300 V) = (0.23% H, 0.16% V) = (1.731e+04um H, 2.391e+04um V)
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] (I)       ============  Phase 1d Route ============
[04/07 20:49:13    130s] (I)       Started Phase 1d ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Usage: 24655 = (10355 H, 14300 V) = (0.23% H, 0.16% V) = (1.731e+04um H, 2.391e+04um V)
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] (I)       ============  Phase 1e Route ============
[04/07 20:49:13    130s] (I)       Started Phase 1e ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Usage: 24655 = (10355 H, 14300 V) = (0.23% H, 0.16% V) = (1.731e+04um H, 2.391e+04um V)
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.122316e+04um
[04/07 20:49:13    130s] [NR-eGR] 
[04/07 20:49:13    130s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       Running layer assignment with 1 threads
[04/07 20:49:13    130s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       ============  Phase 1l Route ============
[04/07 20:49:13    130s] (I)       
[04/07 20:49:13    130s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:49:13    130s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:49:13    130s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:49:13    130s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/07 20:49:13    130s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:49:13    130s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR]      M3  (3)        40( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:49:13    130s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR]      M5  (5)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR]      M6  (6)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:49:13    130s] [NR-eGR]      M7  (7)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:49:13    130s] [NR-eGR]      M8  (8)        37( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:49:13    130s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:49:13    130s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:49:13    130s] [NR-eGR] Total              260( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:49:13    130s] [NR-eGR] 
[04/07 20:49:13    130s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    130s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:49:13    131s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:49:13    131s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:49:13    131s] Early Global Route congestion estimation runtime: 0.66 seconds, mem = 1754.2M
[04/07 20:49:13    131s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.650, REAL:0.657, MEM:1754.2M
[04/07 20:49:13    131s] OPERPROF: Starting HotSpotCal at level 1, MEM:1754.2M
[04/07 20:49:13    131s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:13    131s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:49:13    131s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:13    131s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:49:13    131s] [hotspot] +------------+---------------+---------------+
[04/07 20:49:13    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:49:13    131s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:49:13    131s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:1754.2M
[04/07 20:49:13    131s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1754.2M
[04/07 20:49:13    131s] Starting Early Global Route wiring: mem = 1754.2M
[04/07 20:49:13    131s] (I)       ============= track Assignment ============
[04/07 20:49:13    131s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    131s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    131s] (I)       Started Greedy Track Assignment ( Curr Mem: 1754.22 MB )
[04/07 20:49:13    131s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:49:13    131s] (I)       Running track assignment with 1 threads
[04/07 20:49:13    131s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:13    131s] (I)       Run Multi-thread track assignment
[04/07 20:49:14    131s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1754.22 MB )
[04/07 20:49:14    131s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:49:14    131s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1551
[04/07 20:49:14    131s] [NR-eGR]     M2  (2V) length: 7.068798e+03um, number of vias: 2221
[04/07 20:49:14    131s] [NR-eGR]     M3  (3H) length: 7.481597e+03um, number of vias: 866
[04/07 20:49:14    131s] [NR-eGR]     M4  (4V) length: 4.538446e+03um, number of vias: 375
[04/07 20:49:14    131s] [NR-eGR]     M5  (5H) length: 4.074674e+03um, number of vias: 356
[04/07 20:49:14    131s] [NR-eGR]     M6  (6V) length: 1.072766e+04um, number of vias: 292
[04/07 20:49:14    131s] [NR-eGR]     M7  (7H) length: 5.082264e+03um, number of vias: 69
[04/07 20:49:14    131s] [NR-eGR]     M8  (8V) length: 1.509582e+03um, number of vias: 32
[04/07 20:49:14    131s] [NR-eGR]     M9  (9H) length: 8.970970e+02um, number of vias: 4
[04/07 20:49:14    131s] [NR-eGR]   MRDL (10V) length: 3.696640e+02um, number of vias: 0
[04/07 20:49:14    131s] [NR-eGR] Total length: 4.174978e+04um, number of vias: 5766
[04/07 20:49:14    131s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:49:14    131s] [NR-eGR] Total eGR-routed clock nets wire length: 2.417431e+03um 
[04/07 20:49:14    131s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:49:14    131s] Early Global Route wiring runtime: 0.10 seconds, mem = 1725.2M
[04/07 20:49:14    131s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.102, MEM:1725.2M
[04/07 20:49:14    131s] 0 delay mode for cte disabled.
[04/07 20:49:14    131s] SKP cleared!
[04/07 20:49:14    131s] 
[04/07 20:49:14    131s] *** Finished incrementalPlace (cpu=0:00:15.3, real=0:00:16.0)***
[04/07 20:49:14    131s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1725.2M
[04/07 20:49:14    131s] All LLGs are deleted
[04/07 20:49:14    131s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1725.2M
[04/07 20:49:14    131s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1719.6M
[04/07 20:49:14    131s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1719.6M
[04/07 20:49:14    131s] Start to check current routing status for nets...
[04/07 20:49:14    131s] All nets are already routed correctly.
[04/07 20:49:14    131s] End to check current routing status for nets (mem=1719.6M)
[04/07 20:49:14    131s] Extraction called for design 'fifo1_sram' of instances=447 and nets=642 using extraction engine 'preRoute' .
[04/07 20:49:14    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/07 20:49:14    131s] Type 'man IMPEXT-3530' for more detail.
[04/07 20:49:14    131s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:49:14    131s] RC Extraction called in multi-corner(2) mode.
[04/07 20:49:14    131s] RCMode: PreRoute
[04/07 20:49:14    131s]       RC Corner Indexes            0       1   
[04/07 20:49:14    131s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:49:14    131s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:49:14    131s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:49:14    131s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:49:14    131s] Shrink Factor                : 1.00000
[04/07 20:49:14    131s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:49:14    131s] Using capacitance table file ...
[04/07 20:49:14    131s] LayerId::1 widthSet size::4
[04/07 20:49:14    131s] LayerId::2 widthSet size::4
[04/07 20:49:14    131s] LayerId::3 widthSet size::4
[04/07 20:49:14    131s] LayerId::4 widthSet size::4
[04/07 20:49:14    131s] LayerId::5 widthSet size::4
[04/07 20:49:14    131s] LayerId::6 widthSet size::4
[04/07 20:49:14    131s] LayerId::7 widthSet size::4
[04/07 20:49:14    131s] LayerId::8 widthSet size::4
[04/07 20:49:14    131s] LayerId::9 widthSet size::4
[04/07 20:49:14    131s] LayerId::10 widthSet size::2
[04/07 20:49:14    131s] Updating RC grid for preRoute extraction ...
[04/07 20:49:14    131s] Initializing multi-corner capacitance tables ... 
[04/07 20:49:14    131s] Initializing multi-corner resistance tables ...
[04/07 20:49:14    131s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.319450 ; uaWl: 1.000000 ; uaWlH: 0.651486 ; aWlH: 0.000000 ; Pmax: 0.933700 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:49:14    131s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1719.625M)
[04/07 20:49:14    131s] Compute RC Scale Done ...
[04/07 20:49:14    131s] **optDesign ... cpu = 0:00:46, real = 0:00:46, mem = 1374.5M, totSessionCpu=0:02:12 **
[04/07 20:49:14    131s] #################################################################################
[04/07 20:49:14    131s] # Design Stage: PreRoute
[04/07 20:49:14    131s] # Design Name: fifo1_sram
[04/07 20:49:14    131s] # Design Mode: 90nm
[04/07 20:49:14    131s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:49:14    131s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:49:14    131s] # Signoff Settings: SI Off 
[04/07 20:49:14    131s] #################################################################################
[04/07 20:49:14    131s] Calculate delays in BcWc mode...
[04/07 20:49:14    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 1717.4M, InitMEM = 1717.4M)
[04/07 20:49:14    131s] Start delay calculation (fullDC) (1 T). (MEM=1717.41)
[04/07 20:49:15    132s] End AAE Lib Interpolated Model. (MEM=1728.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:49:15    132s] Total number of fetched objects 634
[04/07 20:49:15    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:49:15    132s] End delay calculation. (MEM=1769.62 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:49:15    132s] End delay calculation (fullDC). (MEM=1769.62 CPU=0:00:00.6 REAL=0:00:01.0)
[04/07 20:49:15    132s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1769.6M) ***
[04/07 20:49:15    132s] Begin: GigaOpt DRV Optimization
[04/07 20:49:15    132s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/07 20:49:15    132s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:15    132s] Info: 25 io nets excluded
[04/07 20:49:15    132s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:15    132s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:12.6/0:02:46.3 (0.8), mem = 1769.6M
[04/07 20:49:15    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.6
[04/07 20:49:15    132s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:15    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1769.6M
[04/07 20:49:15    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1769.6M
[04/07 20:49:15    132s] z: 2, totalTracks: 1
[04/07 20:49:15    132s] z: 4, totalTracks: 1
[04/07 20:49:15    132s] z: 6, totalTracks: 1
[04/07 20:49:15    132s] z: 8, totalTracks: 1
[04/07 20:49:15    132s] #spOpts: N=32 minPadR=1.1 
[04/07 20:49:15    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1769.6M
[04/07 20:49:15    132s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1769.6M
[04/07 20:49:15    132s] Core basic site is unit
[04/07 20:49:15    132s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:49:15    132s] SiteArray: use 5,865,472 bytes
[04/07 20:49:15    132s] SiteArray: current memory after site array memory allocation 1775.2M
[04/07 20:49:15    132s] SiteArray: FP blocked sites are writable
[04/07 20:49:15    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:49:15    132s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1775.2M
[04/07 20:49:15    132s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:49:15    132s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.129, MEM:1775.2M
[04/07 20:49:15    132s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.320, REAL:0.326, MEM:1775.2M
[04/07 20:49:15    132s] OPERPROF:     Starting CMU at level 3, MEM:1775.2M
[04/07 20:49:15    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1775.2M
[04/07 20:49:15    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.343, MEM:1775.2M
[04/07 20:49:15    132s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1775.2MB).
[04/07 20:49:15    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.380, MEM:1775.2M
[04/07 20:49:15    133s] TotalInstCnt at PhyDesignMc Initialization: 414
[04/07 20:49:15    133s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1775.2M
[04/07 20:49:15    133s] ### Creating RouteCongInterface, started
[04/07 20:49:16    133s] 
[04/07 20:49:16    133s] Creating Lib Analyzer ...
[04/07 20:49:16    133s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:49:16    133s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:49:16    133s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:49:16    133s] 
[04/07 20:49:17    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=1775.2M
[04/07 20:49:17    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=1775.2M
[04/07 20:49:17    134s] Creating Lib Analyzer, finished. 
[04/07 20:49:17    134s] 
[04/07 20:49:17    134s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:49:17    134s] 
[04/07 20:49:17    134s] #optDebug: {0, 1.200}
[04/07 20:49:17    134s] ### Creating RouteCongInterface, finished
[04/07 20:49:17    134s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=1775.2M
[04/07 20:49:17    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=1775.2M
[04/07 20:49:19    136s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1794.3M
[04/07 20:49:19    136s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1794.3M
[04/07 20:49:19    136s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:19    136s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/07 20:49:19    136s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:19    136s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/07 20:49:19    136s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:19    136s] Info: violation cost 158.032547 (cap = 157.306686, tran = 0.725862, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:49:19    136s] |     3|     3|    -0.07|    30|    86|    -0.05|     0|     0|     0|     0|    -0.81|   -26.44|       0|       0|       0|   0.57|          |         |
[04/07 20:49:19    136s] Info: violation cost 149.197083 (cap = 149.197083, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:49:19    136s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -26.26|      10|       2|      13|   0.59| 0:00:00.0|  1821.4M|
[04/07 20:49:19    136s] Info: violation cost 149.197083 (cap = 149.197083, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:49:19    136s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -26.26|       0|       0|       0|   0.59| 0:00:00.0|  1821.4M|
[04/07 20:49:19    136s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] ###############################################################################
[04/07 20:49:19    136s] #
[04/07 20:49:19    136s] #  Large fanout net report:  
[04/07 20:49:19    136s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/07 20:49:19    136s] #     - current density: 0.59
[04/07 20:49:19    136s] #
[04/07 20:49:19    136s] #  List of high fanout nets:
[04/07 20:49:19    136s] #
[04/07 20:49:19    136s] ###############################################################################
[04/07 20:49:19    136s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:49:19    136s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:49:19    136s] **** End NDR-Layer Usage Statistics ****
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] =======================================================================
[04/07 20:49:19    136s]                 Reasons for remaining drv violations
[04/07 20:49:19    136s] =======================================================================
[04/07 20:49:19    136s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] MultiBuffering failure reasons
[04/07 20:49:19    136s] ------------------------------------------------
[04/07 20:49:19    136s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1821.4M) ***
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:       Starting CMU at level 4, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.203, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.224, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.224, MEM:1837.4M
[04/07 20:49:19    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.3
[04/07 20:49:19    136s] OPERPROF: Starting RefinePlace at level 1, MEM:1837.4M
[04/07 20:49:19    136s] *** Starting refinePlace (0:02:17 mem=1837.4M) ***
[04/07 20:49:19    136s] Total net bbox length = 3.776e+04 (1.506e+04 2.270e+04) (ext = 6.441e+03)
[04/07 20:49:19    136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:19    136s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1837.4M
[04/07 20:49:19    136s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:49:19    136s] Type 'man IMPSP-5140' for more detail.
[04/07 20:49:19    136s] **WARN: (IMPSP-315):	Found 153 instances insts with no PG Term connections.
[04/07 20:49:19    136s] Type 'man IMPSP-315' for more detail.
[04/07 20:49:19    136s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1837.4M
[04/07 20:49:19    136s] Starting refinePlace ...
[04/07 20:49:19    136s]   Spread Effort: high, pre-route mode, useDDP on.
[04/07 20:49:19    136s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1837.4MB) @(0:02:17 - 0:02:17).
[04/07 20:49:19    136s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:19    136s] wireLenOptFixPriorityInst 0 inst fixed
[04/07 20:49:19    136s] 
[04/07 20:49:19    136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:49:19    136s] Move report: legalization moves 4 insts, mean move: 1.44 um, max move: 1.67 um
[04/07 20:49:19    136s] 	Max move on inst (fifomem/FE_OFC180_wdata_1): (687.90, 396.98) --> (687.90, 395.30)
[04/07 20:49:19    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1837.4MB) @(0:02:17 - 0:02:17).
[04/07 20:49:19    136s] Move report: Detail placement moves 4 insts, mean move: 1.44 um, max move: 1.67 um
[04/07 20:49:19    136s] 	Max move on inst (fifomem/FE_OFC180_wdata_1): (687.90, 396.98) --> (687.90, 395.30)
[04/07 20:49:19    136s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1837.4MB
[04/07 20:49:19    136s] Statistics of distance of Instance movement in refine placement:
[04/07 20:49:19    136s]   maximum (X+Y) =         1.67 um
[04/07 20:49:19    136s]   inst (fifomem/FE_OFC180_wdata_1) with max move: (687.904, 396.976) -> (687.904, 395.304)
[04/07 20:49:19    136s]   mean    (X+Y) =         1.44 um
[04/07 20:49:19    136s] Summary Report:
[04/07 20:49:19    136s] Instances move: 4 (out of 426 movable)
[04/07 20:49:19    136s] Instances flipped: 0
[04/07 20:49:19    136s] Mean displacement: 1.44 um
[04/07 20:49:19    136s] Max displacement: 1.67 um (Instance: fifomem/FE_OFC180_wdata_1) (687.904, 396.976) -> (687.904, 395.304)
[04/07 20:49:19    136s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
[04/07 20:49:19    136s] Total instances moved : 4
[04/07 20:49:19    136s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.051, MEM:1837.4M
[04/07 20:49:19    136s] Total net bbox length = 3.777e+04 (1.506e+04 2.271e+04) (ext = 6.441e+03)
[04/07 20:49:19    136s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1837.4MB
[04/07 20:49:19    136s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1837.4MB) @(0:02:17 - 0:02:17).
[04/07 20:49:19    136s] *** Finished refinePlace (0:02:17 mem=1837.4M) ***
[04/07 20:49:19    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.3
[04/07 20:49:19    136s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.078, MEM:1837.4M
[04/07 20:49:19    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1837.4M
[04/07 20:49:19    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1837.4M
[04/07 20:49:19    137s] *** maximum move = 1.67 um ***
[04/07 20:49:19    137s] *** Finished re-routing un-routed nets (1837.4M) ***
[04/07 20:49:19    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1837.4M
[04/07 20:49:19    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF:     Starting CMU at level 3, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.164, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1837.4M
[04/07 20:49:20    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.177, MEM:1837.4M
[04/07 20:49:20    137s] 
[04/07 20:49:20    137s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1837.4M) ***
[04/07 20:49:20    137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1802.3M
[04/07 20:49:20    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1802.3M
[04/07 20:49:20    137s] TotalInstCnt at PhyDesignMc Destruction: 426
[04/07 20:49:20    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.6
[04/07 20:49:20    137s] *** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:02:17.3/0:02:51.0 (0.8), mem = 1802.3M
[04/07 20:49:20    137s] 
[04/07 20:49:20    137s] =============================================================================================
[04/07 20:49:20    137s]  Step TAT Report for DrvOpt #4
[04/07 20:49:20    137s] =============================================================================================
[04/07 20:49:20    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:49:20    137s] ---------------------------------------------------------------------------------------------
[04/07 20:49:20    137s] [ RefinePlace            ]      1   0:00:00.6  (  13.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:49:20    137s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[04/07 20:49:20    137s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  24.3 % )     0:00:01.2 /  0:00:01.1    1.0
[04/07 20:49:20    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:49:20    137s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   9.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:49:20    137s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.2 % )     0:00:01.4 /  0:00:01.4    1.0
[04/07 20:49:20    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:20    137s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:20    137s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:20    137s] [ OptEval                ]      3   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:49:20    137s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:49:20    137s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[04/07 20:49:20    137s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:49:20    137s] [ IncrDelayCalc          ]     10   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:49:20    137s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[04/07 20:49:20    137s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:20    137s] [ MISC                   ]          0:00:01.9  (  40.3 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:49:20    137s] ---------------------------------------------------------------------------------------------
[04/07 20:49:20    137s]  DrvOpt #4 TOTAL                    0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[04/07 20:49:20    137s] ---------------------------------------------------------------------------------------------
[04/07 20:49:20    137s] 
[04/07 20:49:20    137s] End: GigaOpt DRV Optimization
[04/07 20:49:20    137s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/07 20:49:20    137s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1749.3M
[04/07 20:49:20    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.140, MEM:1749.3M
[04/07 20:49:20    137s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1749.3M)                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.424  | -0.513  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -26.257 | -1.445  | -18.609 | -6.336  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   75    |   13    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1487.1M, totSessionCpu=0:02:18 **
[04/07 20:49:20    137s] *** Timing NOT met, worst failing slack is -0.814
[04/07 20:49:20    137s] *** Check timing (0:00:00.0)
[04/07 20:49:20    137s] Deleting Lib Analyzer.
[04/07 20:49:20    137s] Begin: GigaOpt Optimization in WNS mode
[04/07 20:49:20    137s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[04/07 20:49:20    137s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:20    137s] Info: 25 io nets excluded
[04/07 20:49:20    137s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:20    137s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.6/0:02:51.4 (0.8), mem = 1749.3M
[04/07 20:49:20    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.7
[04/07 20:49:20    137s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:20    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:18 mem=1749.3M
[04/07 20:49:20    137s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:49:20    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.3M
[04/07 20:49:20    137s] z: 2, totalTracks: 1
[04/07 20:49:20    137s] z: 4, totalTracks: 1
[04/07 20:49:20    137s] z: 6, totalTracks: 1
[04/07 20:49:20    137s] z: 8, totalTracks: 1
[04/07 20:49:20    137s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:20    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.3M
[04/07 20:49:20    137s] OPERPROF:     Starting CMU at level 3, MEM:1749.3M
[04/07 20:49:20    137s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1749.3M
[04/07 20:49:20    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.161, MEM:1749.3M
[04/07 20:49:20    137s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1749.3MB).
[04/07 20:49:20    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.182, MEM:1749.3M
[04/07 20:49:20    137s] TotalInstCnt at PhyDesignMc Initialization: 426
[04/07 20:49:20    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:18 mem=1749.3M
[04/07 20:49:20    137s] ### Creating RouteCongInterface, started
[04/07 20:49:21    138s] 
[04/07 20:49:21    138s] Creating Lib Analyzer ...
[04/07 20:49:21    138s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:49:21    138s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:49:21    138s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:49:21    138s] 
[04/07 20:49:22    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:19 mem=1749.3M
[04/07 20:49:22    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:19 mem=1749.3M
[04/07 20:49:22    139s] Creating Lib Analyzer, finished. 
[04/07 20:49:22    139s] 
[04/07 20:49:22    139s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:49:22    139s] 
[04/07 20:49:22    139s] #optDebug: {0, 1.200}
[04/07 20:49:22    139s] ### Creating RouteCongInterface, finished
[04/07 20:49:22    139s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=1749.3M
[04/07 20:49:22    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=1749.3M
[04/07 20:49:26    143s] *info: 25 io nets excluded
[04/07 20:49:26    143s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:26    143s] *info: 6 clock nets excluded
[04/07 20:49:26    143s] *info: 2 special nets excluded.
[04/07 20:49:26    143s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:49:26    143s] *info: 8 multi-driver nets excluded.
[04/07 20:49:26    143s] *info: 8 no-driver nets excluded.
[04/07 20:49:28    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.1
[04/07 20:49:28    145s] PathGroup :  INPUTS  TargetSlack : 0.0161 
[04/07 20:49:28    145s] PathGroup :  OUTPUTS  TargetSlack : 0.0161 
[04/07 20:49:28    145s] PathGroup :  in2out  TargetSlack : 0.0161 
[04/07 20:49:28    145s] PathGroup :  in2reg  TargetSlack : 0.0161 
[04/07 20:49:28    145s] PathGroup :  reg2out  TargetSlack : 0.0161 
[04/07 20:49:28    145s] PathGroup :  reg2reg  TargetSlack : 0.0161 
[04/07 20:49:28    145s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -26.257 Density 0.59
[04/07 20:49:28    145s] Optimizer WNS Pass 0
[04/07 20:49:28    145s] OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-24.945|
|reg2reg                         |-0.424| -1.445|
|HEPG                            |-0.424| -1.445|
|All Paths                       |-0.814|-26.257|
+--------------------------------+------+-------+

[04/07 20:49:28    145s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1768.4M
[04/07 20:49:28    145s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1768.4M
[04/07 20:49:28    145s] Active Path Group: reg2reg  
[04/07 20:49:28    145s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:28    145s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:49:28    145s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:28    145s] |  -0.424|   -0.814|  -1.445|  -26.257|     0.59%|   0:00:00.0| 1784.4M|func_max_scenario|  reg2reg| fifomem/genblk1_4__U/CSB2      |
[04/07 20:49:28    145s] |  -0.274|   -0.814|  -0.937|  -25.749|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.228|   -0.814|  -0.836|  -25.648|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.207|   -0.814|  -0.815|  -25.627|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.192|   -0.814|  -0.800|  -25.699|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.179|   -0.814|  -0.787|  -25.792|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.154|   -0.814|  -0.761|  -26.028|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:28    145s] |  -0.117|   -0.814|  -0.661|  -26.048|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
[04/07 20:49:28    146s] |  -0.089|   -0.814|  -0.509|  -25.896|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
[04/07 20:49:28    146s] |  -0.068|   -0.814|  -0.388|  -25.774|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| fifomem/genblk1_2__U/I1[2]     |
[04/07 20:49:28    146s] |  -0.053|   -0.814|  -0.176|  -25.581|     0.59%|   0:00:00.0| 1824.0M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:29    146s] |  -0.046|   -0.814|  -0.153|  -25.581|     0.59%|   0:00:01.0| 1824.0M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:29    146s] |  -0.039|   -0.814|  -0.146|  -25.576|     0.59%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:29    146s] |  -0.034|   -0.814|  -0.134|  -25.597|     0.59%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:29    146s] |  -0.030|   -0.814|  -0.121|  -25.598|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:29    147s] |  -0.023|   -0.814|  -0.114|  -25.598|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:31    148s] |  -0.017|   -0.814|  -0.032|  -25.526|     0.60%|   0:00:02.0| 1827.1M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:31    148s] |  -0.012|   -0.814|  -0.022|  -25.535|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:32    149s] |  -0.006|   -0.814|  -0.011|  -25.613|     0.60%|   0:00:01.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:32    150s] |   0.001|   -0.814|   0.000|  -25.757|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:33    150s] |   0.008|   -0.814|   0.000|  -25.758|     0.60%|   0:00:01.0| 1827.1M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:33    150s] |   0.014|   -0.814|   0.000|  -25.758|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:33    150s] |   0.024|   -0.814|   0.000|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:33    150s] |   0.024|   -0.814|   0.000|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:33    150s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:33    150s] 
[04/07 20:49:33    150s] *** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=1827.1M) ***
[04/07 20:49:33    150s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:49:33    150s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:33    150s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:49:33    150s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:33    150s] |  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:33    150s] |  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:33    150s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:33    151s] 
[04/07 20:49:33    151s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1827.1M) ***
[04/07 20:49:33    151s] 
[04/07 20:49:33    151s] *** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:05.0 mem=1827.1M) ***
[04/07 20:49:33    151s] OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

[04/07 20:49:33    151s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
[04/07 20:49:33    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28368.1
[04/07 20:49:33    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1827.1M
[04/07 20:49:33    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1827.1M
[04/07 20:49:33    151s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1827.1M
[04/07 20:49:33    151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1827.1M
[04/07 20:49:33    151s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:       Starting CMU at level 4, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.147, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.170, REAL:0.167, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.170, REAL:0.167, MEM:1827.1M
[04/07 20:49:34    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.4
[04/07 20:49:34    151s] OPERPROF: Starting RefinePlace at level 1, MEM:1827.1M
[04/07 20:49:34    151s] *** Starting refinePlace (0:02:31 mem=1827.1M) ***
[04/07 20:49:34    151s] Total net bbox length = 3.794e+04 (1.512e+04 2.282e+04) (ext = 6.440e+03)
[04/07 20:49:34    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:34    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1827.1M
[04/07 20:49:34    151s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:49:34    151s] Type 'man IMPSP-5140' for more detail.
[04/07 20:49:34    151s] **WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
[04/07 20:49:34    151s] Type 'man IMPSP-315' for more detail.
[04/07 20:49:34    151s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:1827.1M
[04/07 20:49:34    151s] default core: bins with density > 0.750 =  0.08 % ( 1 / 1296 )
[04/07 20:49:34    151s] Density distribution unevenness ratio = 94.576%
[04/07 20:49:34    151s] RPlace IncrNP Skipped
[04/07 20:49:34    151s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1827.1MB) @(0:02:31 - 0:02:31).
[04/07 20:49:34    151s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.014, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1827.1M
[04/07 20:49:34    151s] Starting refinePlace ...
[04/07 20:49:34    151s]   Spread Effort: high, pre-route mode, useDDP on.
[04/07 20:49:34    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1827.1MB) @(0:02:31 - 0:02:31).
[04/07 20:49:34    151s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:34    151s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:34    151s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1827.1MB
[04/07 20:49:34    151s] Statistics of distance of Instance movement in refine placement:
[04/07 20:49:34    151s]   maximum (X+Y) =         0.00 um
[04/07 20:49:34    151s]   mean    (X+Y) =         0.00 um
[04/07 20:49:34    151s] Summary Report:
[04/07 20:49:34    151s] Instances move: 0 (out of 443 movable)
[04/07 20:49:34    151s] Instances flipped: 0
[04/07 20:49:34    151s] Mean displacement: 0.00 um
[04/07 20:49:34    151s] Max displacement: 0.00 um 
[04/07 20:49:34    151s] Total instances moved : 0
[04/07 20:49:34    151s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:1827.1M
[04/07 20:49:34    151s] Total net bbox length = 3.794e+04 (1.512e+04 2.282e+04) (ext = 6.440e+03)
[04/07 20:49:34    151s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1827.1MB
[04/07 20:49:34    151s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1827.1MB) @(0:02:31 - 0:02:31).
[04/07 20:49:34    151s] *** Finished refinePlace (0:02:31 mem=1827.1M) ***
[04/07 20:49:34    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.4
[04/07 20:49:34    151s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.063, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1827.1M
[04/07 20:49:34    151s] *** maximum move = 0.00 um ***
[04/07 20:49:34    151s] *** Finished re-routing un-routed nets (1827.1M) ***
[04/07 20:49:34    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:     Starting CMU at level 3, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.191, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.221, MEM:1827.1M
[04/07 20:49:34    151s] 
[04/07 20:49:34    151s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1827.1M) ***
[04/07 20:49:34    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28368.1
[04/07 20:49:34    151s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
[04/07 20:49:34    151s] Optimizer WNS Pass 1
[04/07 20:49:34    151s] OptDebug: Start of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

[04/07 20:49:34    151s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1827.1M
[04/07 20:49:34    151s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1827.1M
[04/07 20:49:34    151s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:49:34    151s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:34    151s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:49:34    151s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:34    151s] |  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:34    152s] |  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1827.1M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:34    152s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1827.1M) ***
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1827.1M) ***
[04/07 20:49:34    152s] OptDebug: End of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

[04/07 20:49:34    152s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

[04/07 20:49:34    152s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:49:34    152s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:49:34    152s] **** End NDR-Layer Usage Statistics ****
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:06.0 mem=1827.1M) ***
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.1
[04/07 20:49:34    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1792.0M
[04/07 20:49:34    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1792.0M
[04/07 20:49:34    152s] TotalInstCnt at PhyDesignMc Destruction: 443
[04/07 20:49:34    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.7
[04/07 20:49:34    152s] *** SetupOpt [finish] : cpu/real = 0:00:14.4/0:00:14.4 (1.0), totSession cpu/real = 0:02:32.0/0:03:05.7 (0.8), mem = 1792.0M
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] =============================================================================================
[04/07 20:49:34    152s]  Step TAT Report for WnsOpt #1
[04/07 20:49:34    152s] =============================================================================================
[04/07 20:49:34    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:49:34    152s] ---------------------------------------------------------------------------------------------
[04/07 20:49:34    152s] [ RefinePlace            ]      1   0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:49:34    152s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:49:34    152s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   7.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:49:34    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:34    152s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.0
[04/07 20:49:34    152s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.7 % )     0:00:01.4 /  0:00:01.3    1.0
[04/07 20:49:34    152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:34    152s] [ TransformInit          ]      1   0:00:05.9  (  41.3 % )     0:00:05.9 /  0:00:06.0    1.0
[04/07 20:49:34    152s] [ OptSingleIteration     ]     27   0:00:00.1  (   0.5 % )     0:00:05.7 /  0:00:05.7    1.0
[04/07 20:49:34    152s] [ OptGetWeight           ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:49:34    152s] [ OptEval                ]     27   0:00:04.9  (  34.4 % )     0:00:04.9 /  0:00:04.9    1.0
[04/07 20:49:34    152s] [ OptCommit              ]     27   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[04/07 20:49:34    152s] [ IncrTimingUpdate       ]     32   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.1
[04/07 20:49:34    152s] [ PostCommitDelayUpdate  ]     28   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:34    152s] [ IncrDelayCalc          ]    120   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:34    152s] [ SetupOptGetWorkingSet  ]     78   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:49:34    152s] [ SetupOptGetActiveNode  ]     78   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:34    152s] [ SetupOptSlackGraph     ]     27   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.5
[04/07 20:49:34    152s] [ MISC                   ]          0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.4    0.9
[04/07 20:49:34    152s] ---------------------------------------------------------------------------------------------
[04/07 20:49:34    152s]  WnsOpt #1 TOTAL                    0:00:14.4  ( 100.0 % )     0:00:14.4 /  0:00:14.4    1.0
[04/07 20:49:34    152s] ---------------------------------------------------------------------------------------------
[04/07 20:49:34    152s] 
[04/07 20:49:34    152s] End: GigaOpt Optimization in WNS mode
[04/07 20:49:34    152s] *** Timing NOT met, worst failing slack is -0.814
[04/07 20:49:34    152s] *** Check timing (0:00:00.0)
[04/07 20:49:34    152s] Deleting Lib Analyzer.
[04/07 20:49:34    152s] Begin: GigaOpt Optimization in TNS mode
[04/07 20:49:34    152s] **INFO: Flow update: High effort path group timing met.
[04/07 20:49:34    152s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/07 20:49:34    152s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:34    152s] Info: 25 io nets excluded
[04/07 20:49:34    152s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:34    152s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:32.1/0:03:05.8 (0.8), mem = 1749.0M
[04/07 20:49:34    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.8
[04/07 20:49:34    152s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:34    152s] ### Creating PhyDesignMc. totSessionCpu=0:02:32 mem=1749.0M
[04/07 20:49:34    152s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:49:34    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.0M
[04/07 20:49:34    152s] z: 2, totalTracks: 1
[04/07 20:49:34    152s] z: 4, totalTracks: 1
[04/07 20:49:34    152s] z: 6, totalTracks: 1
[04/07 20:49:34    152s] z: 8, totalTracks: 1
[04/07 20:49:34    152s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:34    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.0M
[04/07 20:49:35    152s] OPERPROF:     Starting CMU at level 3, MEM:1749.0M
[04/07 20:49:35    152s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1749.0M
[04/07 20:49:35    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.188, MEM:1749.0M
[04/07 20:49:35    152s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1749.0MB).
[04/07 20:49:35    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.207, MEM:1749.0M
[04/07 20:49:35    152s] TotalInstCnt at PhyDesignMc Initialization: 443
[04/07 20:49:35    152s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:32 mem=1749.0M
[04/07 20:49:35    152s] ### Creating RouteCongInterface, started
[04/07 20:49:35    152s] 
[04/07 20:49:35    152s] Creating Lib Analyzer ...
[04/07 20:49:35    152s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:49:35    152s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:49:35    152s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:49:35    152s] 
[04/07 20:49:36    153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=1751.0M
[04/07 20:49:36    153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=1751.0M
[04/07 20:49:36    153s] Creating Lib Analyzer, finished. 
[04/07 20:49:36    153s] 
[04/07 20:49:36    153s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:49:36    153s] 
[04/07 20:49:36    153s] #optDebug: {0, 1.200}
[04/07 20:49:36    153s] ### Creating RouteCongInterface, finished
[04/07 20:49:36    153s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=1751.0M
[04/07 20:49:36    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=1751.0M
[04/07 20:49:40    157s] *info: 25 io nets excluded
[04/07 20:49:40    157s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:40    157s] *info: 6 clock nets excluded
[04/07 20:49:40    157s] *info: 2 special nets excluded.
[04/07 20:49:40    157s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:49:40    157s] *info: 8 multi-driver nets excluded.
[04/07 20:49:40    157s] *info: 8 no-driver nets excluded.
[04/07 20:49:42    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.2
[04/07 20:49:42    159s] PathGroup :  INPUTS  TargetSlack : 0.0161 
[04/07 20:49:42    159s] PathGroup :  OUTPUTS  TargetSlack : 0.0161 
[04/07 20:49:42    159s] PathGroup :  in2out  TargetSlack : 0.0161 
[04/07 20:49:42    159s] PathGroup :  in2reg  TargetSlack : 0.0161 
[04/07 20:49:42    159s] PathGroup :  reg2out  TargetSlack : 0.0161 
[04/07 20:49:42    159s] PathGroup :  reg2reg  TargetSlack : 0.0161 
[04/07 20:49:42    159s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -25.802 Density 0.60
[04/07 20:49:42    159s] Optimizer TNS Opt
[04/07 20:49:42    159s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-25.802|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-25.802|
+--------------------------------+------+-------+

[04/07 20:49:42    159s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1770.1M
[04/07 20:49:42    159s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1770.1M
[04/07 20:49:42    159s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:49:42    159s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:42    159s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:49:42    159s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:42    159s] |  -0.814|   -0.814| -25.802|  -25.802|     0.60%|   0:00:00.0| 1786.1M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:43    160s] |  -0.814|   -0.814| -25.666|  -25.666|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|  reg2out| rdata[7]                       |
[04/07 20:49:43    160s] |  -0.814|   -0.814| -23.388|  -23.388|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/SETB     |
[04/07 20:49:44    161s] |  -0.814|   -0.814| -23.365|  -23.365|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_4_/RSTB    |
[04/07 20:49:44    161s] |  -0.814|   -0.814| -23.303|  -23.303|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
[04/07 20:49:44    161s] |  -0.814|   -0.814| -23.101|  -23.101|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_10_/RSTB   |
[04/07 20:49:44    161s] |  -0.814|   -0.814| -23.028|  -23.028|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
[04/07 20:49:44    162s] |  -0.814|   -0.814| -22.924|  -22.924|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| sync_w2r/rq2_wptr_reg_3_/RSTB  |
[04/07 20:49:44    162s] |  -0.814|   -0.814| -22.893|  -22.893|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_8_/RSTB    |
[04/07 20:49:44    162s] |  -0.814|   -0.814| -22.862|  -22.862|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|  reg2out| wfull                          |
[04/07 20:49:45    162s] |  -0.814|   -0.814| -22.715|  -22.715|     0.58%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
[04/07 20:49:45    162s] |  -0.814|   -0.814| -22.707|  -22.707|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
[04/07 20:49:45    162s] |  -0.814|   -0.814| -22.699|  -22.699|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_8_/RSTB    |
[04/07 20:49:45    162s] |  -0.814|   -0.814| -22.685|  -22.685|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|  reg2out| wfull                          |
[04/07 20:49:46    163s] |  -0.814|   -0.814| -22.671|  -22.671|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:47    164s] |  -0.814|   -0.814| -22.667|  -22.667|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:49    166s] |  -0.814|   -0.814| -22.661|  -22.661|     0.59%|   0:00:02.0| 1827.3M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:50    167s] |  -0.814|   -0.814| -22.660|  -22.660|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| wptr_full/wfull_reg/D          |
[04/07 20:49:51    168s] |  -0.814|   -0.814| -22.655|  -22.655|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:51    168s] |  -0.814|   -0.814| -22.653|  -22.653|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:51    169s] |  -0.814|   -0.814| -22.650|  -22.650|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|   in2reg| rptr_empty/rempty_reg/D        |
[04/07 20:49:52    169s] |  -0.814|   -0.814| -22.643|  -22.643|     0.59%|   0:00:01.0| 1827.3M|func_max_scenario|   in2reg| wdata_reg_6_/D                 |
[04/07 20:49:52    169s] |  -0.814|   -0.814| -22.643|  -22.643|     0.59%|   0:00:00.0| 1827.3M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:49:52    169s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:49:52    169s] 
[04/07 20:49:52    169s] *** Finish Core Optimize Step (cpu=0:00:09.8 real=0:00:10.0 mem=1827.3M) ***
[04/07 20:49:52    169s] 
[04/07 20:49:52    169s] *** Finished Optimize Step Cumulative (cpu=0:00:09.8 real=0:00:10.0 mem=1827.3M) ***
[04/07 20:49:52    169s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.643|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-22.643|
+--------------------------------+------+-------+

[04/07 20:49:52    169s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.643 Density 0.59
[04/07 20:49:52    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28368.2
[04/07 20:49:52    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:       Starting CMU at level 4, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.200, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.219, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.219, MEM:1827.3M
[04/07 20:49:52    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.5
[04/07 20:49:52    169s] OPERPROF: Starting RefinePlace at level 1, MEM:1827.3M
[04/07 20:49:52    169s] *** Starting refinePlace (0:02:50 mem=1827.3M) ***
[04/07 20:49:52    169s] Total net bbox length = 3.818e+04 (1.524e+04 2.294e+04) (ext = 6.809e+03)
[04/07 20:49:52    169s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:52    169s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1827.3M
[04/07 20:49:52    169s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:49:52    169s] Type 'man IMPSP-5140' for more detail.
[04/07 20:49:52    169s] **WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
[04/07 20:49:52    169s] Type 'man IMPSP-315' for more detail.
[04/07 20:49:52    169s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.011, MEM:1827.3M
[04/07 20:49:52    169s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1296 )
[04/07 20:49:52    169s] Density distribution unevenness ratio = 94.807%
[04/07 20:49:52    169s] RPlace IncrNP Skipped
[04/07 20:49:52    169s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1827.3MB) @(0:02:50 - 0:02:50).
[04/07 20:49:52    169s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.014, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:1827.3M
[04/07 20:49:52    169s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1827.3M
[04/07 20:49:52    169s] Starting refinePlace ...
[04/07 20:49:52    169s]   Spread Effort: high, pre-route mode, useDDP on.
[04/07 20:49:52    169s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1827.3MB) @(0:02:50 - 0:02:50).
[04/07 20:49:52    169s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:52    169s] wireLenOptFixPriorityInst 0 inst fixed
[04/07 20:49:52    169s] 
[04/07 20:49:52    169s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:49:52    169s] Move report: legalization moves 41 insts, mean move: 1.74 um, max move: 7.30 um
[04/07 20:49:52    169s] 	Max move on inst (FE_MDBC2_io_l_rdata_5_): (440.45, 562.50) --> (444.40, 565.85)
[04/07 20:49:52    169s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1830.4MB) @(0:02:50 - 0:02:50).
[04/07 20:49:52    169s] Move report: Detail placement moves 41 insts, mean move: 1.74 um, max move: 7.30 um
[04/07 20:49:52    169s] 	Max move on inst (FE_MDBC2_io_l_rdata_5_): (440.45, 562.50) --> (444.40, 565.85)
[04/07 20:49:52    169s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1830.4MB
[04/07 20:49:52    169s] Statistics of distance of Instance movement in refine placement:
[04/07 20:49:52    169s]   maximum (X+Y) =         7.30 um
[04/07 20:49:52    169s]   inst (FE_MDBC2_io_l_rdata_5_) with max move: (440.448, 562.504) -> (444.4, 565.848)
[04/07 20:49:52    169s]   mean    (X+Y) =         1.74 um
[04/07 20:49:52    169s] Summary Report:
[04/07 20:49:52    169s] Instances move: 41 (out of 443 movable)
[04/07 20:49:52    169s] Instances flipped: 0
[04/07 20:49:52    169s] Mean displacement: 1.74 um
[04/07 20:49:52    169s] Max displacement: 7.30 um (Instance: FE_MDBC2_io_l_rdata_5_) (440.448, 562.504) -> (444.4, 565.848)
[04/07 20:49:52    169s] 	Length: 24 sites, height: 1 rows, site name: unit, cell type: NBUFFX16_LVT
[04/07 20:49:52    169s] Total instances moved : 41
[04/07 20:49:52    169s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.039, MEM:1830.4M
[04/07 20:49:52    169s] Total net bbox length = 3.820e+04 (1.526e+04 2.294e+04) (ext = 6.804e+03)
[04/07 20:49:52    169s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1830.4MB
[04/07 20:49:52    169s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1830.4MB) @(0:02:50 - 0:02:50).
[04/07 20:49:52    169s] *** Finished refinePlace (0:02:50 mem=1830.4M) ***
[04/07 20:49:52    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.5
[04/07 20:49:52    169s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.079, MEM:1830.4M
[04/07 20:49:52    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1830.4M
[04/07 20:49:52    169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1830.4M
[04/07 20:49:52    169s] *** maximum move = 7.30 um ***
[04/07 20:49:52    169s] *** Finished re-routing un-routed nets (1830.4M) ***
[04/07 20:49:52    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.4M
[04/07 20:49:52    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.4M
[04/07 20:49:52    170s] OPERPROF:     Starting CMU at level 3, MEM:1830.4M
[04/07 20:49:52    170s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1830.4M
[04/07 20:49:52    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.198, MEM:1830.4M
[04/07 20:49:52    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.217, MEM:1830.4M
[04/07 20:49:52    170s] 
[04/07 20:49:52    170s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1830.4M) ***
[04/07 20:49:52    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28368.2
[04/07 20:49:52    170s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.643 Density 0.59
[04/07 20:49:52    170s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.643|
|reg2reg                         | 0.024|  0.000|
|HEPG                            | 0.024|  0.000|
|All Paths                       |-0.814|-22.643|
+--------------------------------+------+-------+

[04/07 20:49:52    170s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:49:52    170s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:49:52    170s] **** End NDR-Layer Usage Statistics ****
[04/07 20:49:52    170s] 
[04/07 20:49:52    170s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.7 real=0:00:10.0 mem=1830.4M) ***
[04/07 20:49:52    170s] 
[04/07 20:49:52    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.2
[04/07 20:49:53    170s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1795.3M
[04/07 20:49:53    170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1795.3M
[04/07 20:49:53    170s] TotalInstCnt at PhyDesignMc Destruction: 443
[04/07 20:49:53    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.8
[04/07 20:49:53    170s] *** SetupOpt [finish] : cpu/real = 0:00:18.0/0:00:18.0 (1.0), totSession cpu/real = 0:02:50.2/0:03:23.8 (0.8), mem = 1795.3M
[04/07 20:49:53    170s] 
[04/07 20:49:53    170s] =============================================================================================
[04/07 20:49:53    170s]  Step TAT Report for TnsOpt #1
[04/07 20:49:53    170s] =============================================================================================
[04/07 20:49:53    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:49:53    170s] ---------------------------------------------------------------------------------------------
[04/07 20:49:53    170s] [ RefinePlace            ]      1   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:49:53    170s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:49:53    170s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:49:53    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[04/07 20:49:53    170s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:53    170s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:49:53    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:53    170s] [ TransformInit          ]      1   0:00:05.9  (  32.7 % )     0:00:05.9 /  0:00:05.9    1.0
[04/07 20:49:53    170s] [ OptSingleIteration     ]     49   0:00:00.1  (   0.5 % )     0:00:09.8 /  0:00:09.8    1.0
[04/07 20:49:53    170s] [ OptGetWeight           ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:49:53    170s] [ OptEval                ]     49   0:00:09.3  (  51.4 % )     0:00:09.3 /  0:00:09.2    1.0
[04/07 20:49:53    170s] [ OptCommit              ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:49:53    170s] [ IncrTimingUpdate       ]     46   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[04/07 20:49:53    170s] [ PostCommitDelayUpdate  ]     50   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[04/07 20:49:53    170s] [ IncrDelayCalc          ]     78   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:49:53    170s] [ SetupOptGetWorkingSet  ]    127   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[04/07 20:49:53    170s] [ SetupOptGetActiveNode  ]    127   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:49:53    170s] [ SetupOptSlackGraph     ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:49:53    170s] [ MISC                   ]          0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:53    170s] ---------------------------------------------------------------------------------------------
[04/07 20:49:53    170s]  TnsOpt #1 TOTAL                    0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:18.0    1.0
[04/07 20:49:53    170s] ---------------------------------------------------------------------------------------------
[04/07 20:49:53    170s] 
[04/07 20:49:53    170s] End: GigaOpt Optimization in TNS mode
[04/07 20:49:53    170s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/07 20:49:53    170s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:53    170s] Info: 25 io nets excluded
[04/07 20:49:53    170s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:53    170s] ### Creating LA Mngr. totSessionCpu=0:02:50 mem=1749.3M
[04/07 20:49:53    170s] ### Creating LA Mngr, finished. totSessionCpu=0:02:50 mem=1749.3M
[04/07 20:49:53    170s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:53    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=1768.4M
[04/07 20:49:53    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1768.4M
[04/07 20:49:53    170s] z: 2, totalTracks: 1
[04/07 20:49:53    170s] z: 4, totalTracks: 1
[04/07 20:49:53    170s] z: 6, totalTracks: 1
[04/07 20:49:53    170s] z: 8, totalTracks: 1
[04/07 20:49:53    170s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:53    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.4M
[04/07 20:49:53    170s] OPERPROF:     Starting CMU at level 3, MEM:1768.4M
[04/07 20:49:53    170s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1768.4M
[04/07 20:49:53    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.190, MEM:1768.4M
[04/07 20:49:53    170s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1768.4MB).
[04/07 20:49:53    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:1768.4M
[04/07 20:49:53    170s] TotalInstCnt at PhyDesignMc Initialization: 443
[04/07 20:49:53    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=1768.4M
[04/07 20:49:53    170s] Begin: Area Reclaim Optimization
[04/07 20:49:53    170s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:50.5/0:03:24.2 (0.8), mem = 1768.4M
[04/07 20:49:53    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.9
[04/07 20:49:53    170s] ### Creating RouteCongInterface, started
[04/07 20:49:53    170s] 
[04/07 20:49:53    170s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/07 20:49:53    170s] 
[04/07 20:49:53    170s] #optDebug: {0, 1.200}
[04/07 20:49:53    170s] ### Creating RouteCongInterface, finished
[04/07 20:49:53    170s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=1768.4M
[04/07 20:49:53    170s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=1768.4M
[04/07 20:49:54    171s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1768.4M
[04/07 20:49:54    171s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1768.4M
[04/07 20:49:54    171s] Reclaim Optimization WNS Slack -0.814  TNS Slack -22.643 Density 0.59
[04/07 20:49:54    171s] +----------+---------+--------+--------+------------+--------+
[04/07 20:49:54    171s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/07 20:49:54    171s] +----------+---------+--------+--------+------------+--------+
[04/07 20:49:54    171s] |     0.59%|        -|  -0.814| -22.643|   0:00:00.0| 1768.4M|
[04/07 20:49:54    171s] #optDebug: <stH: 1.6720 MiSeL: 32.0160>
[04/07 20:49:54    171s] |     0.59%|        0|  -0.814| -22.643|   0:00:00.0| 1768.4M|
[04/07 20:49:54    171s] |     0.57%|       17|  -0.814| -22.641|   0:00:00.0| 1806.5M|
[04/07 20:49:54    172s] |     0.57%|       32|  -0.814| -22.755|   0:00:00.0| 1806.5M|
[04/07 20:49:55    172s] |     0.57%|        1|  -0.814| -22.744|   0:00:01.0| 1806.5M|
[04/07 20:49:55    172s] |     0.57%|        0|  -0.814| -22.744|   0:00:00.0| 1806.5M|
[04/07 20:49:55    172s] #optDebug: <stH: 1.6720 MiSeL: 32.0160>
[04/07 20:49:55    172s] |     0.57%|        0|  -0.814| -22.744|   0:00:00.0| 1806.5M|
[04/07 20:49:55    172s] +----------+---------+--------+--------+------------+--------+
[04/07 20:49:55    172s] Reclaim Optimization End WNS Slack -0.814  TNS Slack -22.744 Density 0.57
[04/07 20:49:55    172s] 
[04/07 20:49:55    172s] ** Summary: Restruct = 0 Buffer Deletion = 17 Declone = 3 Resize = 31 **
[04/07 20:49:55    172s] --------------------------------------------------------------
[04/07 20:49:55    172s] |                                   | Total     | Sequential |
[04/07 20:49:55    172s] --------------------------------------------------------------
[04/07 20:49:55    172s] | Num insts resized                 |      31  |       2    |
[04/07 20:49:55    172s] | Num insts undone                  |       2  |       0    |
[04/07 20:49:55    172s] | Num insts Downsized               |      31  |       2    |
[04/07 20:49:55    172s] | Num insts Samesized               |       0  |       0    |
[04/07 20:49:55    172s] | Num insts Upsized                 |       0  |       0    |
[04/07 20:49:55    172s] | Num multiple commits+uncommits    |       0  |       -    |
[04/07 20:49:55    172s] --------------------------------------------------------------
[04/07 20:49:55    172s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:49:55    172s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:49:55    172s] **** End NDR-Layer Usage Statistics ****
[04/07 20:49:55    172s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[04/07 20:49:55    172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:       Starting CMU at level 4, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.205, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.224, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.224, MEM:1822.5M
[04/07 20:49:55    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.6
[04/07 20:49:55    172s] OPERPROF: Starting RefinePlace at level 1, MEM:1822.5M
[04/07 20:49:55    172s] *** Starting refinePlace (0:02:52 mem=1822.5M) ***
[04/07 20:49:55    172s] Total net bbox length = 3.785e+04 (1.506e+04 2.278e+04) (ext = 6.804e+03)
[04/07 20:49:55    172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:55    172s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1822.5M
[04/07 20:49:55    172s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:49:55    172s] Type 'man IMPSP-5140' for more detail.
[04/07 20:49:55    172s] **WARN: (IMPSP-315):	Found 164 instances insts with no PG Term connections.
[04/07 20:49:55    172s] Type 'man IMPSP-315' for more detail.
[04/07 20:49:55    172s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1822.5M
[04/07 20:49:55    172s] Starting refinePlace ...
[04/07 20:49:55    172s] 
[04/07 20:49:55    172s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:49:55    172s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:55    172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1822.5MB) @(0:02:52 - 0:02:52).
[04/07 20:49:55    172s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:49:55    172s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1822.5MB
[04/07 20:49:55    172s] Statistics of distance of Instance movement in refine placement:
[04/07 20:49:55    172s]   maximum (X+Y) =         0.00 um
[04/07 20:49:55    172s]   mean    (X+Y) =         0.00 um
[04/07 20:49:55    172s] Summary Report:
[04/07 20:49:55    172s] Instances move: 0 (out of 423 movable)
[04/07 20:49:55    172s] Instances flipped: 0
[04/07 20:49:55    172s] Mean displacement: 0.00 um
[04/07 20:49:55    172s] Max displacement: 0.00 um 
[04/07 20:49:55    172s] Total instances moved : 0
[04/07 20:49:55    172s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:1822.5M
[04/07 20:49:55    172s] Total net bbox length = 3.785e+04 (1.506e+04 2.278e+04) (ext = 6.804e+03)
[04/07 20:49:55    172s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1822.5MB
[04/07 20:49:55    172s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1822.5MB) @(0:02:52 - 0:02:52).
[04/07 20:49:55    172s] *** Finished refinePlace (0:02:52 mem=1822.5M) ***
[04/07 20:49:55    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.6
[04/07 20:49:55    172s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.053, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1822.5M
[04/07 20:49:55    172s] *** maximum move = 0.00 um ***
[04/07 20:49:55    172s] *** Finished re-routing un-routed nets (1822.5M) ***
[04/07 20:49:55    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Starting CMU at level 3, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.197, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1822.5M
[04/07 20:49:55    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.216, MEM:1822.5M
[04/07 20:49:55    172s] 
[04/07 20:49:55    172s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1822.5M) ***
[04/07 20:49:55    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.9
[04/07 20:49:55    172s] *** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:52.8/0:03:26.5 (0.8), mem = 1822.5M
[04/07 20:49:55    172s] 
[04/07 20:49:55    172s] =============================================================================================
[04/07 20:49:55    172s]  Step TAT Report for AreaOpt #1
[04/07 20:49:55    172s] =============================================================================================
[04/07 20:49:55    172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:49:55    172s] ---------------------------------------------------------------------------------------------
[04/07 20:49:55    172s] [ RefinePlace            ]      1   0:00:00.6  (  27.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:49:55    172s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:55    172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:55    172s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:49:55    172s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:55    172s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:49:55    172s] [ OptGetWeight           ]     55   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:55    172s] [ OptEval                ]     55   0:00:00.4  (  16.5 % )     0:00:00.4 /  0:00:00.3    0.9
[04/07 20:49:55    172s] [ OptCommit              ]     55   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:49:55    172s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:49:55    172s] [ PostCommitDelayUpdate  ]     58   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.2    1.1
[04/07 20:49:55    172s] [ IncrDelayCalc          ]     48   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.3
[04/07 20:49:55    172s] [ MISC                   ]          0:00:00.8  (  34.1 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:49:55    172s] ---------------------------------------------------------------------------------------------
[04/07 20:49:55    172s]  AreaOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[04/07 20:49:55    172s] ---------------------------------------------------------------------------------------------
[04/07 20:49:55    172s] 
[04/07 20:49:55    172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1787.4M
[04/07 20:49:55    172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1787.4M
[04/07 20:49:55    172s] TotalInstCnt at PhyDesignMc Destruction: 423
[04/07 20:49:55    172s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1749.45M, totSessionCpu=0:02:53).
[04/07 20:49:55    172s] GigaOpt: WNS changes during reclaim: -0.081 -> -0.094 (bump 0.013, threshold 0.161) 1
[04/07 20:49:55    172s] GigaOpt: TNS changes during reclaim: -22.643 -> -22.744 (bump -45.286, threshold 2.0) 1
[04/07 20:49:55    172s] GigaOpt: TNS changes during reclaim: -22.643 -> -22.744 (bump 0.101, threshold 80.5) 1
[04/07 20:49:55    172s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.014 (bump 0.0, threshold 2.0) 0
[04/07 20:49:55    172s] GigaOpt: TNS changes during reclaim: -22.643 -> -22.744 (bump 0.014, threshold 80.5) 0
[04/07 20:49:55    172s] Begin: GigaOpt postEco DRV Optimization
[04/07 20:49:55    172s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[04/07 20:49:55    172s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:55    172s] Info: 25 io nets excluded
[04/07 20:49:55    172s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:55    172s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:52.9/0:03:26.6 (0.8), mem = 1749.4M
[04/07 20:49:55    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.10
[04/07 20:49:55    172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:55    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:53 mem=1749.4M
[04/07 20:49:55    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.4M
[04/07 20:49:55    172s] z: 2, totalTracks: 1
[04/07 20:49:55    172s] z: 4, totalTracks: 1
[04/07 20:49:55    172s] z: 6, totalTracks: 1
[04/07 20:49:55    172s] z: 8, totalTracks: 1
[04/07 20:49:55    172s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:55    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.4M
[04/07 20:49:56    173s] OPERPROF:     Starting CMU at level 3, MEM:1749.4M
[04/07 20:49:56    173s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1749.4M
[04/07 20:49:56    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.198, MEM:1749.4M
[04/07 20:49:56    173s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1749.4MB).
[04/07 20:49:56    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.218, MEM:1749.4M
[04/07 20:49:56    173s] TotalInstCnt at PhyDesignMc Initialization: 423
[04/07 20:49:56    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:53 mem=1749.4M
[04/07 20:49:56    173s] ### Creating RouteCongInterface, started
[04/07 20:49:56    173s] 
[04/07 20:49:56    173s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:49:56    173s] 
[04/07 20:49:56    173s] #optDebug: {0, 1.200}
[04/07 20:49:56    173s] ### Creating RouteCongInterface, finished
[04/07 20:49:56    173s] ### Creating LA Mngr. totSessionCpu=0:02:53 mem=1749.4M
[04/07 20:49:56    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:53 mem=1749.4M
[04/07 20:49:58    175s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1768.5M
[04/07 20:49:58    175s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1768.5M
[04/07 20:49:58    175s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:58    175s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/07 20:49:58    175s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:58    175s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/07 20:49:58    175s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:58    175s] Info: violation cost 144.522644 (cap = 144.522644, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:49:58    175s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -22.74|       0|       0|       0|   0.57|          |         |
[04/07 20:49:58    175s] Info: violation cost 144.522644 (cap = 144.522644, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:49:58    175s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -0.81|   -22.74|       0|       0|       0|   0.57| 0:00:00.0|  1787.6M|
[04/07 20:49:58    175s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] ###############################################################################
[04/07 20:49:58    175s] #
[04/07 20:49:58    175s] #  Large fanout net report:  
[04/07 20:49:58    175s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/07 20:49:58    175s] #     - current density: 0.57
[04/07 20:49:58    175s] #
[04/07 20:49:58    175s] #  List of high fanout nets:
[04/07 20:49:58    175s] #
[04/07 20:49:58    175s] ###############################################################################
[04/07 20:49:58    175s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:49:58    175s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:49:58    175s] **** End NDR-Layer Usage Statistics ****
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] =======================================================================
[04/07 20:49:58    175s]                 Reasons for remaining drv violations
[04/07 20:49:58    175s] =======================================================================
[04/07 20:49:58    175s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] MultiBuffering failure reasons
[04/07 20:49:58    175s] ------------------------------------------------
[04/07 20:49:58    175s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.6M) ***
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1768.5M
[04/07 20:49:58    175s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1768.5M
[04/07 20:49:58    175s] TotalInstCnt at PhyDesignMc Destruction: 423
[04/07 20:49:58    175s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.10
[04/07 20:49:58    175s] *** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:55.4/0:03:29.0 (0.8), mem = 1768.5M
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] =============================================================================================
[04/07 20:49:58    175s]  Step TAT Report for DrvOpt #5
[04/07 20:49:58    175s] =============================================================================================
[04/07 20:49:58    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:49:58    175s] ---------------------------------------------------------------------------------------------
[04/07 20:49:58    175s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[04/07 20:49:58    175s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:49:58    175s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:49:58    175s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:49:58    175s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:49:58    175s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:49:58    175s] [ MISC                   ]          0:00:01.9  (  78.3 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:49:58    175s] ---------------------------------------------------------------------------------------------
[04/07 20:49:58    175s]  DrvOpt #5 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[04/07 20:49:58    175s] ---------------------------------------------------------------------------------------------
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] End: GigaOpt postEco DRV Optimization
[04/07 20:49:58    175s] GigaOpt: WNS changes after postEco optimization: -0.094 -> -0.094 (bump = 0.0)
[04/07 20:49:58    175s] GigaOpt: Skipping nonLegal postEco optimization
[04/07 20:49:58    175s] Design TNS changes after trial route: -22.744 -> -22.744
[04/07 20:49:58    175s] Begin: GigaOpt TNS non-legal recovery
[04/07 20:49:58    175s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/07 20:49:58    175s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:49:58    175s] Info: 25 io nets excluded
[04/07 20:49:58    175s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:49:58    175s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:55.4/0:03:29.0 (0.8), mem = 1768.5M
[04/07 20:49:58    175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.11
[04/07 20:49:58    175s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:49:58    175s] ### Creating PhyDesignMc. totSessionCpu=0:02:55 mem=1768.5M
[04/07 20:49:58    175s] OPERPROF: Starting DPlace-Init at level 1, MEM:1768.5M
[04/07 20:49:58    175s] z: 2, totalTracks: 1
[04/07 20:49:58    175s] z: 4, totalTracks: 1
[04/07 20:49:58    175s] z: 6, totalTracks: 1
[04/07 20:49:58    175s] z: 8, totalTracks: 1
[04/07 20:49:58    175s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:49:58    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1768.5M
[04/07 20:49:58    175s] OPERPROF:     Starting CMU at level 3, MEM:1768.5M
[04/07 20:49:58    175s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1768.5M
[04/07 20:49:58    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.168, MEM:1768.5M
[04/07 20:49:58    175s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1768.5MB).
[04/07 20:49:58    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.188, MEM:1768.5M
[04/07 20:49:58    175s] TotalInstCnt at PhyDesignMc Initialization: 423
[04/07 20:49:58    175s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=1768.5M
[04/07 20:49:58    175s] ### Creating RouteCongInterface, started
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:49:58    175s] 
[04/07 20:49:58    175s] #optDebug: {0, 1.200}
[04/07 20:49:58    175s] ### Creating RouteCongInterface, finished
[04/07 20:49:58    175s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=1768.5M
[04/07 20:49:58    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=1768.5M
[04/07 20:50:02    179s] *info: 25 io nets excluded
[04/07 20:50:02    179s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:50:02    179s] *info: 6 clock nets excluded
[04/07 20:50:02    179s] *info: 2 special nets excluded.
[04/07 20:50:02    179s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:50:02    179s] *info: 8 multi-driver nets excluded.
[04/07 20:50:02    179s] *info: 10 no-driver nets excluded.
[04/07 20:50:04    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.3
[04/07 20:50:04    181s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:50:04    181s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:50:04    181s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:50:04    181s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:50:04    181s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:50:04    181s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:50:04    181s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.744 Density 0.57
[04/07 20:50:04    181s] Optimizer TNS Opt
[04/07 20:50:04    181s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.744|
|reg2reg                         |-0.014| -0.014|
|HEPG                            |-0.014| -0.014|
|All Paths                       |-0.814|-22.744|
+--------------------------------+------+-------+

[04/07 20:50:04    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.6M
[04/07 20:50:04    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1787.6M
[04/07 20:50:04    181s] Active Path Group: reg2reg  
[04/07 20:50:04    181s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:04    181s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:50:04    181s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:04    181s] |  -0.014|   -0.814|  -0.014|  -22.744|     0.57%|   0:00:00.0| 1803.6M|func_max_scenario|  reg2reg| rptr_empty/rempty_reg/D        |
[04/07 20:50:04    181s] |   0.000|   -0.814|   0.000|  -22.760|     0.57%|   0:00:00.0| 1841.8M|func_max_scenario|       NA| NA                             |
[04/07 20:50:04    181s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:04    181s] 
[04/07 20:50:04    181s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:04    181s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:50:04    181s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:04    181s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:50:04    181s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:04    181s] |  -0.814|   -0.814| -22.760|  -22.760|     0.57%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:50:05    182s] |  -0.814|   -0.814| -22.635|  -22.635|     0.57%|   0:00:01.0| 1841.8M|func_max_scenario|   in2reg| rptr_empty/rptr_reg_2_/RSTB    |
[04/07 20:50:05    182s] |  -0.814|   -0.814| -22.603|  -22.603|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2out| rempty                         |
[04/07 20:50:06    183s] |  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:01.0| 1841.8M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:50:06    183s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:06    183s] 
[04/07 20:50:06    183s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1841.8M) ***
[04/07 20:50:06    183s] 
[04/07 20:50:06    183s] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1841.8M) ***
[04/07 20:50:06    183s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

[04/07 20:50:06    183s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
[04/07 20:50:06    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28368.3
[04/07 20:50:06    183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:       Starting CMU at level 4, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.184, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.203, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.203, MEM:1841.8M
[04/07 20:50:06    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.7
[04/07 20:50:06    183s] OPERPROF: Starting RefinePlace at level 1, MEM:1841.8M
[04/07 20:50:06    183s] *** Starting refinePlace (0:03:04 mem=1841.8M) ***
[04/07 20:50:06    183s] Total net bbox length = 3.786e+04 (1.507e+04 2.279e+04) (ext = 7.111e+03)
[04/07 20:50:06    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:06    183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1841.8M
[04/07 20:50:06    183s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:50:06    183s] Type 'man IMPSP-5140' for more detail.
[04/07 20:50:06    183s] **WARN: (IMPSP-315):	Found 166 instances insts with no PG Term connections.
[04/07 20:50:06    183s] Type 'man IMPSP-315' for more detail.
[04/07 20:50:06    183s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1841.8M
[04/07 20:50:06    183s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1296 )
[04/07 20:50:06    183s] Density distribution unevenness ratio = 95.198%
[04/07 20:50:06    183s] RPlace IncrNP Skipped
[04/07 20:50:06    183s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1841.8MB) @(0:03:04 - 0:03:04).
[04/07 20:50:06    183s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.015, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1841.8M
[04/07 20:50:06    183s] Starting refinePlace ...
[04/07 20:50:06    183s]   Spread Effort: high, pre-route mode, useDDP on.
[04/07 20:50:06    183s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1841.8MB) @(0:03:04 - 0:03:04).
[04/07 20:50:06    183s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:06    183s] wireLenOptFixPriorityInst 0 inst fixed
[04/07 20:50:06    183s] 
[04/07 20:50:06    183s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:50:06    183s] Move report: legalization moves 3 insts, mean move: 0.91 um, max move: 1.22 um
[04/07 20:50:06    183s] 	Max move on inst (rptr_empty/FE_RC_31_0): (418.71, 560.83) --> (417.50, 560.83)
[04/07 20:50:06    183s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1841.8MB) @(0:03:04 - 0:03:04).
[04/07 20:50:06    183s] Move report: Detail placement moves 3 insts, mean move: 0.91 um, max move: 1.22 um
[04/07 20:50:06    183s] 	Max move on inst (rptr_empty/FE_RC_31_0): (418.71, 560.83) --> (417.50, 560.83)
[04/07 20:50:06    183s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1841.8MB
[04/07 20:50:06    183s] Statistics of distance of Instance movement in refine placement:
[04/07 20:50:06    183s]   maximum (X+Y) =         1.22 um
[04/07 20:50:06    183s]   inst (rptr_empty/FE_RC_31_0) with max move: (418.712, 560.832) -> (417.496, 560.832)
[04/07 20:50:06    183s]   mean    (X+Y) =         0.91 um
[04/07 20:50:06    183s] Summary Report:
[04/07 20:50:06    183s] Instances move: 3 (out of 424 movable)
[04/07 20:50:06    183s] Instances flipped: 0
[04/07 20:50:06    183s] Mean displacement: 0.91 um
[04/07 20:50:06    183s] Max displacement: 1.22 um (Instance: rptr_empty/FE_RC_31_0) (418.712, 560.832) -> (417.496, 560.832)
[04/07 20:50:06    183s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: AND2X1_LVT
[04/07 20:50:06    183s] Total instances moved : 3
[04/07 20:50:06    183s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.051, MEM:1841.8M
[04/07 20:50:06    183s] Total net bbox length = 3.786e+04 (1.506e+04 2.279e+04) (ext = 7.111e+03)
[04/07 20:50:06    183s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1841.8MB
[04/07 20:50:06    183s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1841.8MB) @(0:03:04 - 0:03:04).
[04/07 20:50:06    183s] *** Finished refinePlace (0:03:04 mem=1841.8M) ***
[04/07 20:50:06    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.7
[04/07 20:50:06    183s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.095, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1841.8M
[04/07 20:50:06    183s] *** maximum move = 1.22 um ***
[04/07 20:50:06    183s] *** Finished re-routing un-routed nets (1841.8M) ***
[04/07 20:50:06    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Starting CMU at level 3, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.165, MEM:1841.8M
[04/07 20:50:06    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.186, MEM:1841.8M
[04/07 20:50:06    184s] 
[04/07 20:50:06    184s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:06    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28368.3
[04/07 20:50:06    184s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
[04/07 20:50:06    184s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

[04/07 20:50:06    184s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:50:06    184s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:50:06    184s] **** End NDR-Layer Usage Statistics ****
[04/07 20:50:06    184s] 
[04/07 20:50:06    184s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=1841.8M) ***
[04/07 20:50:06    184s] 
[04/07 20:50:06    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.3
[04/07 20:50:06    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1806.7M
[04/07 20:50:06    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1806.7M
[04/07 20:50:06    184s] TotalInstCnt at PhyDesignMc Destruction: 424
[04/07 20:50:06    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.11
[04/07 20:50:06    184s] *** SetupOpt [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:03:04.1/0:03:37.7 (0.8), mem = 1806.7M
[04/07 20:50:06    184s] 
[04/07 20:50:06    184s] =============================================================================================
[04/07 20:50:06    184s]  Step TAT Report for TnsOpt #2
[04/07 20:50:06    184s] =============================================================================================
[04/07 20:50:06    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:50:06    184s] ---------------------------------------------------------------------------------------------
[04/07 20:50:06    184s] [ RefinePlace            ]      1   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.7    1.0
[04/07 20:50:06    184s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:50:06    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:50:06    184s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:50:06    184s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:50:06    184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:06    184s] [ TransformInit          ]      1   0:00:05.4  (  62.1 % )     0:00:05.4 /  0:00:05.4    1.0
[04/07 20:50:06    184s] [ OptSingleIteration     ]     22   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:50:06    184s] [ OptGetWeight           ]     22   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:50:06    184s] [ OptEval                ]     22   0:00:01.8  (  20.4 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:50:06    184s] [ OptCommit              ]     22   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/07 20:50:06    184s] [ IncrTimingUpdate       ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.2
[04/07 20:50:06    184s] [ PostCommitDelayUpdate  ]     23   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:50:06    184s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:50:06    184s] [ SetupOptGetWorkingSet  ]     40   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.7
[04/07 20:50:06    184s] [ SetupOptGetActiveNode  ]     40   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:06    184s] [ SetupOptSlackGraph     ]     22   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:06    184s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.8
[04/07 20:50:06    184s] ---------------------------------------------------------------------------------------------
[04/07 20:50:06    184s]  TnsOpt #2 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.7    1.0
[04/07 20:50:06    184s] ---------------------------------------------------------------------------------------------
[04/07 20:50:06    184s] 
[04/07 20:50:06    184s] End: GigaOpt TNS non-legal recovery
[04/07 20:50:06    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1806.7M
[04/07 20:50:07    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.164, MEM:1806.7M
[04/07 20:50:07    184s] Begin: GigaOpt Optimization in post-eco TNS mode
[04/07 20:50:07    184s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[04/07 20:50:07    184s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:50:07    184s] Info: 25 io nets excluded
[04/07 20:50:07    184s] Info: 6 clock nets excluded from IPO operation.
[04/07 20:50:07    184s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:04.3/0:03:38.0 (0.8), mem = 1806.7M
[04/07 20:50:07    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.12
[04/07 20:50:07    184s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:50:07    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=1806.7M
[04/07 20:50:07    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:1806.7M
[04/07 20:50:07    184s] z: 2, totalTracks: 1
[04/07 20:50:07    184s] z: 4, totalTracks: 1
[04/07 20:50:07    184s] z: 6, totalTracks: 1
[04/07 20:50:07    184s] z: 8, totalTracks: 1
[04/07 20:50:07    184s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[04/07 20:50:07    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1806.7M
[04/07 20:50:07    184s] OPERPROF:     Starting CMU at level 3, MEM:1806.7M
[04/07 20:50:07    184s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1806.7M
[04/07 20:50:07    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.197, MEM:1806.7M
[04/07 20:50:07    184s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1806.7MB).
[04/07 20:50:07    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.216, MEM:1806.7M
[04/07 20:50:07    184s] TotalInstCnt at PhyDesignMc Initialization: 424
[04/07 20:50:07    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=1806.7M
[04/07 20:50:07    184s] ### Creating RouteCongInterface, started
[04/07 20:50:07    184s] 
[04/07 20:50:07    184s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:50:07    184s] 
[04/07 20:50:07    184s] #optDebug: {0, 1.200}
[04/07 20:50:07    184s] ### Creating RouteCongInterface, finished
[04/07 20:50:07    184s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1806.7M
[04/07 20:50:07    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1806.7M
[04/07 20:50:12    189s] *info: 25 io nets excluded
[04/07 20:50:12    189s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:50:12    189s] *info: 6 clock nets excluded
[04/07 20:50:12    189s] *info: 2 special nets excluded.
[04/07 20:50:12    189s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:50:12    189s] *info: 8 multi-driver nets excluded.
[04/07 20:50:12    189s] *info: 10 no-driver nets excluded.
[04/07 20:50:13    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.4
[04/07 20:50:13    190s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:50:13    190s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:50:13    190s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:50:13    190s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:50:13    190s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:50:13    190s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:50:13    190s] ** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -22.602 Density 0.56
[04/07 20:50:13    190s] Optimizer TNS Opt
[04/07 20:50:13    190s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

[04/07 20:50:13    190s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1825.8M
[04/07 20:50:13    190s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1825.8M
[04/07 20:50:13    190s] Active Path Group: reg2reg  
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] |  -0.001|   -0.814|  -0.001|  -22.602|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:50:13    190s] |  -0.001|   -0.814|  -0.001|  -22.602|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] 
[04/07 20:50:13    190s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:13    190s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] |  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:50:13    190s] |  -0.814|   -0.814| -22.603|  -22.603|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|   in2reg| rptr_empty/rbin_reg_7_/RSTB    |
[04/07 20:50:13    190s] |  -0.814|   -0.814| -22.602|  -22.602|     0.56%|   0:00:00.0| 1841.8M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:50:13    190s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:50:13    190s] 
[04/07 20:50:13    190s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:13    190s] 
[04/07 20:50:13    190s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:13    190s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

[04/07 20:50:13    190s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-0.814|-22.602|
|reg2reg                         |-0.001| -0.001|
|HEPG                            |-0.001| -0.001|
|All Paths                       |-0.814|-22.602|
+--------------------------------+------+-------+

[04/07 20:50:13    190s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:50:13    190s] 0 Ndr or Layer constraints added by optimization 
[04/07 20:50:13    190s] **** End NDR-Layer Usage Statistics ****
[04/07 20:50:13    190s] 
[04/07 20:50:13    190s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1841.8M) ***
[04/07 20:50:13    190s] 
[04/07 20:50:13    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.4
[04/07 20:50:13    191s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1806.7M
[04/07 20:50:13    191s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1806.7M
[04/07 20:50:13    191s] TotalInstCnt at PhyDesignMc Destruction: 424
[04/07 20:50:13    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.12
[04/07 20:50:13    191s] *** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:03:11.0/0:03:44.7 (0.9), mem = 1806.7M
[04/07 20:50:13    191s] 
[04/07 20:50:13    191s] =============================================================================================
[04/07 20:50:13    191s]  Step TAT Report for TnsOpt #3
[04/07 20:50:13    191s] =============================================================================================
[04/07 20:50:13    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:50:13    191s] ---------------------------------------------------------------------------------------------
[04/07 20:50:13    191s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:50:13    191s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:50:13    191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ TransformInit          ]      1   0:00:05.9  (  87.7 % )     0:00:05.9 /  0:00:05.9    1.0
[04/07 20:50:13    191s] [ OptSingleIteration     ]     19   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:50:13    191s] [ OptGetWeight           ]     19   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:50:13    191s] [ OptEval                ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ OptCommit              ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ IncrTimingUpdate       ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ SetupOptGetWorkingSet  ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ SetupOptGetActiveNode  ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:13    191s] [ SetupOptSlackGraph     ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[04/07 20:50:13    191s] [ MISC                   ]          0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.1
[04/07 20:50:13    191s] ---------------------------------------------------------------------------------------------
[04/07 20:50:13    191s]  TnsOpt #3 TOTAL                    0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[04/07 20:50:13    191s] ---------------------------------------------------------------------------------------------
[04/07 20:50:13    191s] 
[04/07 20:50:13    191s] End: GigaOpt Optimization in post-eco TNS mode
[04/07 20:50:13    191s] 
[04/07 20:50:13    191s] Active setup views:
[04/07 20:50:13    191s]  func_max_scenario
[04/07 20:50:13    191s]   Dominating endpoints: 0
[04/07 20:50:13    191s]   Dominating TNS: -0.000
[04/07 20:50:13    191s] 
[04/07 20:50:13    191s] Extraction called for design 'fifo1_sram' of instances=457 and nets=654 using extraction engine 'preRoute' .
[04/07 20:50:13    191s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/07 20:50:13    191s] Type 'man IMPEXT-3530' for more detail.
[04/07 20:50:13    191s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:50:13    191s] RC Extraction called in multi-corner(2) mode.
[04/07 20:50:13    191s] RCMode: PreRoute
[04/07 20:50:13    191s]       RC Corner Indexes            0       1   
[04/07 20:50:13    191s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:50:13    191s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:13    191s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:13    191s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:13    191s] Shrink Factor                : 1.00000
[04/07 20:50:13    191s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:50:13    191s] Using capacitance table file ...
[04/07 20:50:13    191s] RC Grid backup saved.
[04/07 20:50:13    191s] LayerId::1 widthSet size::4
[04/07 20:50:13    191s] LayerId::2 widthSet size::4
[04/07 20:50:13    191s] LayerId::3 widthSet size::4
[04/07 20:50:13    191s] LayerId::4 widthSet size::4
[04/07 20:50:13    191s] LayerId::5 widthSet size::4
[04/07 20:50:13    191s] LayerId::6 widthSet size::4
[04/07 20:50:13    191s] LayerId::7 widthSet size::4
[04/07 20:50:13    191s] LayerId::8 widthSet size::4
[04/07 20:50:13    191s] LayerId::9 widthSet size::4
[04/07 20:50:13    191s] LayerId::10 widthSet size::2
[04/07 20:50:13    191s] Skipped RC grid update for preRoute extraction.
[04/07 20:50:13    191s] Initializing multi-corner capacitance tables ... 
[04/07 20:50:13    191s] Initializing multi-corner resistance tables ...
[04/07 20:50:14    191s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.319450 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.933700 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:50:14    191s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1731.164M)
[04/07 20:50:14    191s] Skewing Data Summary (End_of_FINAL)
[04/07 20:50:14    191s] --------------------------------------------------
[04/07 20:50:14    191s]  Total skewed count:0
[04/07 20:50:14    191s] --------------------------------------------------
[04/07 20:50:14    191s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1740.95 MB )
[04/07 20:50:14    191s] (I)       Started Loading and Dumping File ( Curr Mem: 1740.95 MB )
[04/07 20:50:14    191s] (I)       Reading DB...
[04/07 20:50:14    191s] (I)       Read data from FE... (mem=1741.0M)
[04/07 20:50:14    191s] (I)       Read nodes and places... (mem=1741.0M)
[04/07 20:50:14    191s] (I)       Done Read nodes and places (cpu=0.000s, mem=1741.0M)
[04/07 20:50:14    191s] (I)       Read nets... (mem=1741.0M)
[04/07 20:50:14    191s] (I)       Done Read nets (cpu=0.000s, mem=1741.0M)
[04/07 20:50:14    191s] (I)       Done Read data from FE (cpu=0.000s, mem=1741.0M)
[04/07 20:50:14    191s] (I)       before initializing RouteDB syMemory usage = 1741.0 MB
[04/07 20:50:14    191s] (I)       Build term to term wires: false
[04/07 20:50:14    191s] (I)       Honor MSV route constraint: false
[04/07 20:50:14    191s] (I)       Maximum routing layer  : 127
[04/07 20:50:14    191s] (I)       Minimum routing layer  : 2
[04/07 20:50:14    191s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:14    191s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:14    191s] (I)       Tracks used by clock wire: 0
[04/07 20:50:14    191s] (I)       Reverse direction      : 
[04/07 20:50:14    191s] (I)       Honor partition pin guides: true
[04/07 20:50:14    191s] (I)       Route selected nets only: false
[04/07 20:50:14    191s] (I)       Route secondary PG pins: false
[04/07 20:50:14    191s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:14    191s] (I)       Apply function for special wires: true
[04/07 20:50:14    191s] (I)       Layer by layer blockage reading: true
[04/07 20:50:14    191s] (I)       Offset calculation fix : true
[04/07 20:50:14    191s] (I)       Route stripe layer range: 
[04/07 20:50:14    191s] (I)       Honor partition fences : 
[04/07 20:50:14    191s] (I)       Honor partition pin    : 
[04/07 20:50:14    191s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:14    191s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:14    191s] (I)       Use row-based GCell size
[04/07 20:50:14    191s] (I)       Use row-based GCell align
[04/07 20:50:14    191s] (I)       GCell unit size   : 1672
[04/07 20:50:14    191s] (I)       GCell multiplier  : 1
[04/07 20:50:14    191s] (I)       GCell row height  : 1672
[04/07 20:50:14    191s] (I)       Actual row height : 1672
[04/07 20:50:14    191s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:14    191s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:14    191s] [NR-eGR] M1 has no routable track
[04/07 20:50:14    191s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:14    191s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:14    191s] (I)       ===========================================================================
[04/07 20:50:14    191s] (I)       == Report All Rule Vias ==
[04/07 20:50:14    191s] (I)       ===========================================================================
[04/07 20:50:14    191s] (I)        Via Rule : (Default)
[04/07 20:50:14    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:14    191s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:14    191s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[04/07 20:50:14    191s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:14    191s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:14    191s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:14    191s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:14    191s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:14    191s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:14    191s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:14    191s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:14    191s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:14    191s] (I)       ===========================================================================
[04/07 20:50:14    191s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1740.95 MB )
[04/07 20:50:14    191s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:14    191s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1740.95 MB )
[04/07 20:50:14    191s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:14    191s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:14    191s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:14    191s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:14    191s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:14    191s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:14    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:50:14    191s] (I)       readDataFromPlaceDB
[04/07 20:50:14    191s] (I)       Read net information..
[04/07 20:50:14    191s] [NR-eGR] Read numTotalNets=473  numIgnoredNets=0
[04/07 20:50:14    191s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:14    191s] 
[04/07 20:50:14    191s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:14    191s] (I)       Start initializing grid graph
[04/07 20:50:14    191s] (I)       End initializing grid graph
[04/07 20:50:14    191s] (I)       Model blockages into capacity
[04/07 20:50:14    191s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:50:14    191s] (I)       Started Modeling ( Curr Mem: 1755.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 1 ( Curr Mem: 1755.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 2 ( Curr Mem: 1755.95 MB )
[04/07 20:50:14    191s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 2 ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 3 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 4 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 5 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 6 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 7 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 8 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 9 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Started Modeling Layer 10 ( Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:14    191s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       Finished Modeling ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1777.95 MB )
[04/07 20:50:14    191s] (I)       -- layer congestion ratio --
[04/07 20:50:14    191s] (I)       Layer 1 : 0.100000
[04/07 20:50:14    191s] (I)       Layer 2 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 3 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 4 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 5 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 6 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 7 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 8 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 9 : 0.700000
[04/07 20:50:14    191s] (I)       Layer 10 : 0.700000
[04/07 20:50:14    191s] (I)       ----------------------------
[04/07 20:50:14    191s] (I)       Number of ignored nets = 0
[04/07 20:50:14    191s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:50:14    191s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:14    191s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:14    191s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:14    191s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:50:14    191s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1778.0 MB
[04/07 20:50:14    191s] (I)       Ndr track 0 does not exist
[04/07 20:50:14    191s] (I)       Layer1  viaCost=300.00
[04/07 20:50:14    191s] (I)       Layer2  viaCost=200.00
[04/07 20:50:14    191s] (I)       Layer3  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer4  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer5  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer6  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer7  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer8  viaCost=100.00
[04/07 20:50:14    191s] (I)       Layer9  viaCost=300.00
[04/07 20:50:14    191s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:14    191s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:14    191s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:14    191s] (I)       Site width          :   152  (dbu)
[04/07 20:50:14    191s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:14    191s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:14    191s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:14    191s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:14    191s] (I)       Grid                :   718   718    10
[04/07 20:50:14    191s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:14    191s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:14    191s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:14    191s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:14    191s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:14    191s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:14    191s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:14    191s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:14    191s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:14    191s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:14    191s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:14    191s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:14    191s] (I)       --------------------------------------------------------
[04/07 20:50:14    191s] 
[04/07 20:50:14    191s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:14    191s] [NR-eGR] Rule id: 0  Nets: 448 
[04/07 20:50:14    191s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:14    191s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:14    191s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:14    191s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:14    191s] [NR-eGR] ========================================
[04/07 20:50:14    191s] [NR-eGR] 
[04/07 20:50:14    191s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:14    191s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:50:14    191s] (I)       After initializing earlyGlobalRoute syMemory usage = 1798.6 MB
[04/07 20:50:14    191s] (I)       Finished Loading and Dumping File ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       Started Global Routing ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       ============= Initialization =============
[04/07 20:50:14    191s] (I)       totalPins=1608  totalGlobalPin=1595 (99.19%)
[04/07 20:50:14    191s] (I)       Started Build MST ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       Generate topology with single threads
[04/07 20:50:14    191s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:50:14    191s] [NR-eGR] Layer group 1: route 448 net(s) in layer range [2, 10]
[04/07 20:50:14    191s] (I)       ============  Phase 1a Route ============
[04/07 20:50:14    191s] (I)       Started Phase 1a ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    191s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:14    192s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Usage: 24667 = (10368 H, 14299 V) = (0.23% H, 0.16% V) = (1.734e+04um H, 2.391e+04um V)
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] (I)       ============  Phase 1b Route ============
[04/07 20:50:14    192s] (I)       Started Phase 1b ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Usage: 24738 = (10371 H, 14367 V) = (0.23% H, 0.16% V) = (1.734e+04um H, 2.402e+04um V)
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 4.136194e+04um
[04/07 20:50:14    192s] (I)       Congestion metric : 0.07%H 0.05%V, 0.12%HV
[04/07 20:50:14    192s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:50:14    192s] (I)       ============  Phase 1c Route ============
[04/07 20:50:14    192s] (I)       Started Phase 1c ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:14    192s] (I)       Started Two Level Routing ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] (I)       ============  Phase 1d Route ============
[04/07 20:50:14    192s] (I)       Started Phase 1d ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] (I)       ============  Phase 1e Route ============
[04/07 20:50:14    192s] (I)       Started Phase 1e ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.153248e+04um
[04/07 20:50:14    192s] [NR-eGR] 
[04/07 20:50:14    192s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       Running layer assignment with 1 threads
[04/07 20:50:14    192s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:14    192s] (I)       ============  Phase 1l Route ============
[04/07 20:50:14    192s] (I)       
[04/07 20:50:14    192s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:14    192s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:50:14    192s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:50:14    192s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:50:14    192s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:14    192s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR]      M2  (2)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR]      M3  (3)        21( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:15    192s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR]      M5  (5)        17( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR]      M6  (6)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:15    192s] [NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:15    192s] [NR-eGR]      M8  (8)        36( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:15    192s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:15    192s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:15    192s] [NR-eGR] Total              213( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:15    192s] [NR-eGR] 
[04/07 20:50:15    192s] (I)       Finished Global Routing ( CPU: 0.28 sec, Real: 0.30 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:15    192s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:50:15    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:50:15    192s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:50:15    192s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.91 sec, Curr Mem: 1798.61 MB )
[04/07 20:50:15    192s] OPERPROF: Starting HotSpotCal at level 1, MEM:1798.6M
[04/07 20:50:15    192s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:15    192s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:50:15    192s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:15    192s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:50:15    192s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:15    192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:50:15    192s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:50:15    192s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:1798.6M
[04/07 20:50:15    192s] Starting delay calculation for Setup views
[04/07 20:50:15    192s] #################################################################################
[04/07 20:50:15    192s] # Design Stage: PreRoute
[04/07 20:50:15    192s] # Design Name: fifo1_sram
[04/07 20:50:15    192s] # Design Mode: 90nm
[04/07 20:50:15    192s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:50:15    192s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:50:15    192s] # Signoff Settings: SI Off 
[04/07 20:50:15    192s] #################################################################################
[04/07 20:50:15    192s] Calculate delays in BcWc mode...
[04/07 20:50:15    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 1788.6M, InitMEM = 1788.6M)
[04/07 20:50:15    192s] Start delay calculation (fullDC) (1 T). (MEM=1788.61)
[04/07 20:50:15    192s] End AAE Lib Interpolated Model. (MEM=1800.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:15    192s] Total number of fetched objects 644
[04/07 20:50:15    192s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:15    192s] End delay calculation. (MEM=1819.2 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:50:15    192s] End delay calculation (fullDC). (MEM=1819.2 CPU=0:00:00.5 REAL=0:00:00.0)
[04/07 20:50:15    192s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1819.2M) ***
[04/07 20:50:15    192s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:13 mem=1819.2M)
[04/07 20:50:15    192s] Reported timing to dir ./timingReports
[04/07 20:50:15    192s] **optDesign ... cpu = 0:01:47, real = 0:01:47, mem = 1505.8M, totSessionCpu=0:03:13 **
[04/07 20:50:15    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1751.2M
[04/07 20:50:15    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.122, MEM:1751.2M
[04/07 20:50:17    193s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.563%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1502.4M, totSessionCpu=0:03:13 **
[04/07 20:50:17    193s] Deleting Cell Server ...
[04/07 20:50:17    193s] Deleting Lib Analyzer.
[04/07 20:50:17    193s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/07 20:50:17    193s] Type 'man IMPOPT-3195' for more detail.
[04/07 20:50:17    193s] *** Finished optDesign ***
[04/07 20:50:17    193s] 
[04/07 20:50:17    193s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:53 real=  0:01:55)
[04/07 20:50:17    193s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[04/07 20:50:17    193s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.3 real=0:00:10.3)
[04/07 20:50:17    193s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.8 real=0:00:02.8)
[04/07 20:50:17    193s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:15.7 real=0:00:15.8)
[04/07 20:50:17    193s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:14.4 real=0:00:14.4)
[04/07 20:50:17    193s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:18.0 real=0:00:18.1)
[04/07 20:50:17    193s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.1 real=0:00:18.1)
[04/07 20:50:17    193s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:50:17    193s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:50:18    193s] clean pInstBBox. size 0
[04/07 20:50:18    193s] All LLGs are deleted
[04/07 20:50:18    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1751.2M
[04/07 20:50:18    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1745.6M
[04/07 20:50:18    193s] #optDebug: fT-D <X 1 0 0 0>
[04/07 20:50:18    193s] VSMManager cleared!
[04/07 20:50:18    193s] **place_opt_design ... cpu = 0:02:22, real = 0:02:24, mem = 1658.6M **
[04/07 20:50:18    193s] *** Finished GigaPlace ***
[04/07 20:50:18    193s] 
[04/07 20:50:18    193s] *** Summary of all messages that are not suppressed in this session:
[04/07 20:50:18    193s] Severity  ID               Count  Summary                                  
[04/07 20:50:18    193s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/07 20:50:18    193s] WARNING   IMPSP-5140           6  Global net connect rules have not been c...
[04/07 20:50:18    193s] WARNING   IMPSP-315            6  Found %d instances insts with no PG Term...
[04/07 20:50:18    193s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/07 20:50:18    193s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/07 20:50:18    193s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/07 20:50:18    193s] *** Message Summary: 20 warning(s), 0 error(s)
[04/07 20:50:18    193s] 
[04/07 20:50:18    193s] 
[04/07 20:50:18    193s] =============================================================================================
[04/07 20:50:18    193s]  Final TAT Report for place_opt_design
[04/07 20:50:18    193s] =============================================================================================
[04/07 20:50:18    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:50:18    193s] ---------------------------------------------------------------------------------------------
[04/07 20:50:18    193s] [ WnsOpt                 ]      1   0:00:13.8  (   9.6 % )     0:00:14.4 /  0:00:14.4    1.0
[04/07 20:50:18    193s] [ TnsOpt                 ]      3   0:00:32.2  (  22.5 % )     0:00:33.5 /  0:00:33.5    1.0
[04/07 20:50:18    193s] [ GlobalOpt              ]      1   0:00:10.3  (   7.2 % )     0:00:10.3 /  0:00:10.3    1.0
[04/07 20:50:18    193s] [ DrvOpt                 ]      5   0:00:15.7  (  10.9 % )     0:00:16.3 /  0:00:16.3    1.0
[04/07 20:50:18    193s] [ SimplifyNetlist        ]      1   0:00:03.1  (   2.1 % )     0:00:03.1 /  0:00:03.0    1.0
[04/07 20:50:18    193s] [ AreaOpt                ]      1   0:00:01.7  (   1.2 % )     0:00:02.3 /  0:00:02.3    1.0
[04/07 20:50:18    193s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:50:18    193s] [ IncrReplace            ]      1   0:00:15.8  (  11.0 % )     0:00:15.8 /  0:00:15.7    1.0
[04/07 20:50:18    193s] [ RefinePlace            ]      5   0:00:03.2  (   2.2 % )     0:00:03.2 /  0:00:03.2    1.0
[04/07 20:50:18    193s] [ TimingUpdate           ]      5   0:00:00.1  (   0.1 % )     0:00:02.2 /  0:00:02.0    0.9
[04/07 20:50:18    193s] [ FullDelayCalc          ]      2   0:00:02.1  (   1.5 % )     0:00:02.1 /  0:00:01.9    0.9
[04/07 20:50:18    193s] [ OptSummaryReport       ]      3   0:00:00.8  (   0.5 % )     0:00:04.3 /  0:00:02.4    0.6
[04/07 20:50:18    193s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/07 20:50:18    193s] [ DrvReport              ]      3   0:00:01.8  (   1.3 % )     0:00:01.8 /  0:00:00.1    0.1
[04/07 20:50:18    193s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[04/07 20:50:18    193s] [ MISC                   ]          0:00:42.7  (  29.8 % )     0:00:42.7 /  0:00:43.1    1.0
[04/07 20:50:18    193s] ---------------------------------------------------------------------------------------------
[04/07 20:50:18    193s]  place_opt_design TOTAL             0:02:23.2  ( 100.0 % )     0:02:23.2 /  0:02:21.7    1.0
[04/07 20:50:18    193s] ---------------------------------------------------------------------------------------------
[04/07 20:50:18    193s] 
[04/07 20:50:18    193s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[04/07 20:50:18    193s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[04/07 20:50:19    194s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:50:19    194s] #optDebug: fT-S <1 1 0 0 0>
[04/07 20:50:19    194s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1658.6M
[04/07 20:50:19    194s] All LLGs are deleted
[04/07 20:50:19    194s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1658.6M
[04/07 20:50:19    194s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1658.6M
[04/07 20:50:19    194s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1658.6M
[04/07 20:50:19    194s] Start to check current routing status for nets...
[04/07 20:50:19    194s] All nets are already routed correctly.
[04/07 20:50:19    194s] End to check current routing status for nets (mem=1658.6M)
[04/07 20:50:19    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1658.7M
[04/07 20:50:19    194s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1658.7M
[04/07 20:50:19    194s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1664.2M
[04/07 20:50:19    194s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.116, MEM:1664.2M
[04/07 20:50:19    194s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.320, REAL:0.313, MEM:1664.2M
[04/07 20:50:19    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.327, MEM:1664.2M
[04/07 20:50:19    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1664.2M
[04/07 20:50:19    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1658.7M
[04/07 20:50:21    195s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -0.814  | -0.002  | -0.531  | -0.814  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -22.600 | -0.002  | -16.329 | -6.271  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   64    |    1    |   54    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.563%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
[04/07 20:50:21    195s] Total CPU time: 0.87 sec
[04/07 20:50:21    195s] Total Real time: 2.0 sec
[04/07 20:50:21    195s] Total Memory Usage: 1658.71875 Mbytes
[04/07 20:50:21    195s] 
[04/07 20:50:21    195s] =============================================================================================
[04/07 20:50:21    195s]  Final TAT Report for timeDesign
[04/07 20:50:21    195s] =============================================================================================
[04/07 20:50:21    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:50:21    195s] ---------------------------------------------------------------------------------------------
[04/07 20:50:21    195s] [ TimingUpdate           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:50:21    195s] [ OptSummaryReport       ]      1   0:00:00.4  (  16.9 % )     0:00:02.3 /  0:00:00.8    0.3
[04/07 20:50:21    195s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:50:21    195s] [ DrvReport              ]      1   0:00:01.5  (  63.0 % )     0:00:01.6 /  0:00:00.1    0.0
[04/07 20:50:21    195s] [ GenerateReports        ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    0.7
[04/07 20:50:21    195s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[04/07 20:50:21    195s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:50:21    195s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.6
[04/07 20:50:21    195s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:50:21    195s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:50:21    195s] [ ReportAnalysisSummary  ]      4   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:50:21    195s] [ MISC                   ]          0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:50:21    195s] ---------------------------------------------------------------------------------------------
[04/07 20:50:21    195s]  timeDesign TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:00.8    0.3
[04/07 20:50:21    195s] ---------------------------------------------------------------------------------------------
[04/07 20:50:21    195s] 
[04/07 20:50:21    195s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:50:21    195s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
[04/07 20:50:22    195s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
[04/07 20:50:22    195s] Start to collect the design information.
[04/07 20:50:22    195s] Build netlist information for Cell fifo1_sram.
[04/07 20:50:22    195s] Finished collecting the design information.
[04/07 20:50:22    195s] Generating macro cells used in the design report.
[04/07 20:50:22    195s] Generating standard cells used in the design report.
[04/07 20:50:22    195s] Generating IO cells used in the design report.
[04/07 20:50:22    195s] Analyze library ... 
[04/07 20:50:22    195s] Analyze netlist ... 
[04/07 20:50:22    195s] Generate no-driven nets information report.
[04/07 20:50:22    195s] Generate multi-driven nets information report.
[04/07 20:50:22    195s] Analyze timing ... 
[04/07 20:50:22    195s] Analyze floorplan/placement ... 
[04/07 20:50:22    195s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1658.7M
[04/07 20:50:22    195s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1658.7M
[04/07 20:50:22    196s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1664.3M
[04/07 20:50:22    196s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.120, REAL:0.113, MEM:1664.3M
[04/07 20:50:22    196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.300, REAL:0.293, MEM:1664.3M
[04/07 20:50:22    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.305, MEM:1664.3M
[04/07 20:50:22    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1664.3M
[04/07 20:50:22    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1658.7M
[04/07 20:50:22    196s] Analysis Routing ...
[04/07 20:50:22    196s] Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt.
[04/07 20:50:22    196s] <CMD> saveDesign fifo1_sram_place.innovus
[04/07 20:50:22    196s] #% Begin save design ... (date=04/07 20:50:22, mem=1404.7M)
[04/07 20:50:22    196s] % Begin Save ccopt configuration ... (date=04/07 20:50:22, mem=1404.7M)
[04/07 20:50:22    196s] % End Save ccopt configuration ... (date=04/07 20:50:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.9M, current mem=1404.9M)
[04/07 20:50:22    196s] % Begin Save netlist data ... (date=04/07 20:50:22, mem=1404.9M)
[04/07 20:50:22    196s] Writing Binary DB to fifo1_sram_place.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/07 20:50:22    196s] % End Save netlist data ... (date=04/07 20:50:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.9M, current mem=1404.9M)
[04/07 20:50:23    196s] Saving congestion map file fifo1_sram_place.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/07 20:50:23    196s] % Begin Save AAE data ... (date=04/07 20:50:23, mem=1405.0M)
[04/07 20:50:23    196s] Saving AAE Data ...
[04/07 20:50:23    196s] % End Save AAE data ... (date=04/07 20:50:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.0M, current mem=1405.0M)
[04/07 20:50:23    196s] % Begin Save clock tree data ... (date=04/07 20:50:23, mem=1405.1M)
[04/07 20:50:23    196s] % End Save clock tree data ... (date=04/07 20:50:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.1M, current mem=1405.1M)
[04/07 20:50:23    196s] Saving preference file fifo1_sram_place.innovus.dat/gui.pref.tcl ...
[04/07 20:50:23    196s] Saving mode setting ...
[04/07 20:50:23    196s] Saving global file ...
[04/07 20:50:23    196s] % Begin Save floorplan data ... (date=04/07 20:50:23, mem=1405.1M)
[04/07 20:50:23    196s] Saving floorplan file ...
[04/07 20:50:24    196s] % End Save floorplan data ... (date=04/07 20:50:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=1405.1M, current mem=1405.1M)
[04/07 20:50:24    196s] Saving Drc markers ...
[04/07 20:50:24    196s] ... No Drc file written since there is no markers found.
[04/07 20:50:24    196s] % Begin Save placement data ... (date=04/07 20:50:24, mem=1405.3M)
[04/07 20:50:24    196s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/07 20:50:24    196s] Save Adaptive View Pruing View Names to Binary file
[04/07 20:50:24    196s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1661.7M) ***
[04/07 20:50:24    196s] % End Save placement data ... (date=04/07 20:50:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
[04/07 20:50:24    196s] % Begin Save routing data ... (date=04/07 20:50:24, mem=1405.3M)
[04/07 20:50:24    196s] Saving route file ...
[04/07 20:50:24    196s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1658.7M) ***
[04/07 20:50:24    197s] % End Save routing data ... (date=04/07 20:50:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
[04/07 20:50:24    197s] Saving property file fifo1_sram_place.innovus.dat/fifo1_sram.prop
[04/07 20:50:24    197s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1661.7M) ***
[04/07 20:50:24    197s] Saving rc congestion map fifo1_sram_place.innovus.dat/fifo1_sram.congmap.gz ...
[04/07 20:50:25    197s] % Begin Save power constraints data ... (date=04/07 20:50:25, mem=1405.3M)
[04/07 20:50:25    197s] % End Save power constraints data ... (date=04/07 20:50:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1405.3M, current mem=1405.3M)
[04/07 20:50:27    199s] Generated self-contained design fifo1_sram_place.innovus.dat
[04/07 20:50:27    199s] #% End save design ... (date=04/07 20:50:27, total cpu=0:00:02.9, real=0:00:05.0, peak res=1406.0M, current mem=1406.0M)
[04/07 20:50:27    199s] *** Message Summary: 0 warning(s), 0 error(s)
[04/07 20:50:27    199s] 
[04/07 20:50:27    199s] <CMD> setDesignMode -process 28
[04/07 20:50:27    199s] ##  Process: 28            (User Set)               
[04/07 20:50:27    199s] ##     Node: (not set)                           
[04/07 20:50:27    199s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/07 20:50:27    199s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/07 20:50:27    199s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/07 20:50:27    199s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/07 20:50:27    199s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/07 20:50:27    199s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/07 20:50:27    199s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:50:27    199s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:50:27    199s] <CMD> setOptMode -usefulSkew false
[04/07 20:50:27    199s] <CMD> setOptMode -usefulSkewCCOpt none
[04/07 20:50:27    199s] <CMD> setOptMode -usefulSkewPostRoute false
[04/07 20:50:27    199s] <CMD> setOptMode -usefulSkewPreCTS false
[04/07 20:50:27    199s] <CMD> set_ccopt_property update_io_latency false
[04/07 20:50:27    199s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[04/07 20:50:27    199s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[04/07 20:50:27    199s] Start generating vias ...
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:27    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:27    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:27    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:27    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:27    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:27    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] Generating vias for nondefault rule CTS_RULE ...
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[04/07 20:50:28    199s] Type 'man IMPRM-143' for more detail.
[04/07 20:50:28    199s] **WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
[04/07 20:50:28    199s] To increase the message display limit, refer to the product command reference manual.
[04/07 20:50:28    199s] Total 72 vias added to nondefault rule CTS_RULE
[04/07 20:50:28    199s] Via generation for nondefault rule CTS_RULE completed.
[04/07 20:50:28    199s] Via generation completed successfully.
[04/07 20:50:28    199s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[04/07 20:50:28    199s] <CMD> set_ccopt_property -net_type top route_type top_type
[04/07 20:50:28    199s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[04/07 20:50:28    199s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[04/07 20:50:28    199s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/07 20:50:28    199s] <CMD> ccopt_design
[04/07 20:50:28    199s] #% Begin ccopt_design (date=04/07 20:50:28, mem=1367.6M)
[04/07 20:50:28    199s] Setting ::DelayCal::PrerouteDcFastMode 0
[04/07 20:50:28    199s] Runtime...
[04/07 20:50:28    199s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[04/07 20:50:28    199s] (ccopt_design): create_ccopt_clock_tree_spec
[04/07 20:50:28    199s] Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
[04/07 20:50:28    199s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/07 20:50:28    199s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:50:28    199s] Summary for sequential cells identification: 
[04/07 20:50:28    199s]   Identified SBFF number: 138
[04/07 20:50:28    199s]   Identified MBFF number: 0
[04/07 20:50:28    199s]   Identified SB Latch number: 0
[04/07 20:50:28    199s]   Identified MB Latch number: 0
[04/07 20:50:28    199s]   Not identified SBFF number: 180
[04/07 20:50:28    199s]   Not identified MBFF number: 0
[04/07 20:50:28    199s]   Not identified SB Latch number: 0
[04/07 20:50:28    199s]   Not identified MB Latch number: 0
[04/07 20:50:28    199s]   Number of sequential cells which are not FFs: 78
[04/07 20:50:28    199s]  Visiting view : func_max_scenario
[04/07 20:50:28    199s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:50:28    199s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:50:28    199s]  Visiting view : func_min_scenario
[04/07 20:50:28    199s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:50:28    199s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:50:28    199s]  Setting StdDelay to 16.10
[04/07 20:50:28    199s] Creating Cell Server, finished. 
[04/07 20:50:28    199s] 
[04/07 20:50:28    199s] Reset timing graph...
[04/07 20:50:28    199s] Ignoring AAE DB Resetting ...
[04/07 20:50:28    199s] Reset timing graph done.
[04/07 20:50:28    199s] Ignoring AAE DB Resetting ...
[04/07 20:50:28    199s] Analyzing clock structure...
[04/07 20:50:28    199s] Analyzing clock structure done.
[04/07 20:50:28    199s] Reset timing graph...
[04/07 20:50:28    199s] Ignoring AAE DB Resetting ...
[04/07 20:50:28    199s] Reset timing graph done.
[04/07 20:50:28    199s] Extracting original clock gating for wclk2x...
[04/07 20:50:28    199s]   clock_tree wclk2x contains 8 sinks and 0 clock gates.
[04/07 20:50:28    199s]   Extraction for wclk2x complete.
[04/07 20:50:28    199s] Extracting original clock gating for wclk2x done.
[04/07 20:50:28    199s] Extracting original clock gating for wclk...
[04/07 20:50:28    199s]   clock_tree wclk contains 52 sinks and 0 clock gates.
[04/07 20:50:28    199s]   Extraction for wclk complete.
[04/07 20:50:28    199s] Extracting original clock gating for wclk done.
[04/07 20:50:28    199s] Extracting original clock gating for rclk...
[04/07 20:50:28    199s]   clock_tree rclk contains 52 sinks and 0 clock gates.
[04/07 20:50:28    199s]   Extraction for rclk complete.
[04/07 20:50:28    199s] Extracting original clock gating for rclk done.
[04/07 20:50:28    199s] The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/07 20:50:28    199s] The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/07 20:50:28    199s] The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
[04/07 20:50:28    199s] The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/07 20:50:28    199s] The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/07 20:50:28    199s] The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
[04/07 20:50:28    199s] Checking clock tree convergence...
[04/07 20:50:28    199s] Checking clock tree convergence done.
[04/07 20:50:28    199s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/07 20:50:28    199s] Set place::cacheFPlanSiteMark to 1
[04/07 20:50:28    199s] Using CCOpt effort none.
[04/07 20:50:28    199s] CCOpt::Phase::Initialization...
[04/07 20:50:28    199s] Check Prerequisites...
[04/07 20:50:28    199s] Leaving CCOpt scope - CheckPlace...
[04/07 20:50:28    199s] OPERPROF: Starting checkPlace at level 1, MEM:1669.2M
[04/07 20:50:28    199s] z: 2, totalTracks: 1
[04/07 20:50:28    199s] z: 4, totalTracks: 1
[04/07 20:50:28    199s] z: 6, totalTracks: 1
[04/07 20:50:28    199s] z: 8, totalTracks: 1
[04/07 20:50:28    199s] #spOpts: N=28 autoPA advPA 
[04/07 20:50:28    199s] All LLGs are deleted
[04/07 20:50:28    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1669.2M
[04/07 20:50:28    199s] Core basic site is unit
[04/07 20:50:28    199s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:50:28    199s] SiteArray: use 5,865,472 bytes
[04/07 20:50:28    199s] SiteArray: current memory after site array memory allocation 1674.8M
[04/07 20:50:28    199s] SiteArray: FP blocked sites are writable
[04/07 20:50:28    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1674.8M
[04/07 20:50:28    199s] Begin checking placement ... (start mem=1669.2M, init mem=1674.8M)
[04/07 20:50:28    199s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1674.8M
[04/07 20:50:28    199s] *info: Placed = 432            (Fixed = 8)
[04/07 20:50:28    199s] *info: Unplaced = 0           
[04/07 20:50:28    199s] Placement Density:0.56%(1630/289374)
[04/07 20:50:28    199s] Placement Density (including fixed std cells):0.56%(1630/289374)
[04/07 20:50:28    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1669.2M
[04/07 20:50:28    199s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1669.2M)
[04/07 20:50:28    199s] OPERPROF: Finished checkPlace at level 1, CPU:0.090, REAL:0.086, MEM:1669.2M
[04/07 20:50:28    199s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:28    199s] Validating CTS configuration...
[04/07 20:50:28    199s] Checking module port directions...
[04/07 20:50:28    199s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:28    199s] Non-default CCOpt properties:
[04/07 20:50:28    199s] route_type is set for at least one key
[04/07 20:50:28    199s] routing_top_min_fanout is set for at least one key
[04/07 20:50:28    199s] target_insertion_delay is set for at least one key
[04/07 20:50:28    199s] target_max_trans_sdc is set for at least one key
[04/07 20:50:28    199s] update_io_latency: 0 (default: true)
[04/07 20:50:28    199s] Using cell based legalization.
[04/07 20:50:28    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1669.2M
[04/07 20:50:28    199s] z: 2, totalTracks: 1
[04/07 20:50:28    199s] z: 4, totalTracks: 1
[04/07 20:50:28    199s] z: 6, totalTracks: 1
[04/07 20:50:28    199s] z: 8, totalTracks: 1
[04/07 20:50:28    199s] #spOpts: N=28 autoPA advPA 
[04/07 20:50:28    199s] All LLGs are deleted
[04/07 20:50:28    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1669.2M
[04/07 20:50:28    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1669.2M
[04/07 20:50:28    199s] Core basic site is unit
[04/07 20:50:28    199s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:50:28    199s] SiteArray: use 5,865,472 bytes
[04/07 20:50:28    199s] SiteArray: current memory after site array memory allocation 1674.8M
[04/07 20:50:28    199s] SiteArray: FP blocked sites are writable
[04/07 20:50:28    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:50:28    199s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1674.8M
[04/07 20:50:28    199s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:50:28    199s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.066, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.245, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:     Starting CMU at level 3, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1674.8M
[04/07 20:50:28    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.258, MEM:1674.8M
[04/07 20:50:28    199s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1674.8MB).
[04/07 20:50:28    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.275, MEM:1674.8M
[04/07 20:50:28    199s] (I)       Load db... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Read data from FE... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Read nodes and places... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Number of ignored instance 0
[04/07 20:50:28    199s] (I)       Number of inbound cells 0
[04/07 20:50:28    199s] (I)       numMoveCells=424, numMacros=33  numPads=25  numMultiRowHeightInsts=0
[04/07 20:50:28    199s] (I)       cell height: 1672, count: 424
[04/07 20:50:28    199s] (I)       Done Read nodes and places (cpu=0.000s, mem=1674.8M)
[04/07 20:50:28    199s] (I)       Read rows... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Done Read rows (cpu=0.000s, mem=1674.8M)
[04/07 20:50:28    199s] (I)       Done Read data from FE (cpu=0.000s, mem=1674.8M)
[04/07 20:50:28    199s] (I)       Done Load db (cpu=0.010s, mem=1674.8M)
[04/07 20:50:28    199s] (I)       Constructing placeable region... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Constructing bin map
[04/07 20:50:28    199s] (I)       Initialize bin information with width=16720 height=16720
[04/07 20:50:28    199s] (I)       Done constructing bin map
[04/07 20:50:28    199s] (I)       Removing 168 blocked bin with high fixed inst density
[04/07 20:50:28    199s] (I)       Compute region effective width... (mem=1674.8M)
[04/07 20:50:28    199s] (I)       Done Compute region effective width (cpu=0.000s, mem=1674.8M)
[04/07 20:50:28    199s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1674.8M)
[04/07 20:50:28    199s] Route type trimming info:
[04/07 20:50:28    199s]   No route type modifications were made.
[04/07 20:50:28    199s] Accumulated time to calculate placeable region: 0
[04/07 20:50:28    199s] (I)       Initializing Steiner engine. 
[04/07 20:50:29    200s] End AAE Lib Interpolated Model. (MEM=1770.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:29    200s] Library trimming buffers in power domain auto-default and half-corner max_corner:setup.late removed 3 of 9 cells
[04/07 20:50:29    200s] Original list had 9 cells:
[04/07 20:50:29    200s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX2_LVT NBUFFX2_RVT 
[04/07 20:50:29    200s] New trimmed list has 6 cells:
[04/07 20:50:29    200s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT 
[04/07 20:50:29    200s] Accumulated time to calculate placeable region: 0
[04/07 20:50:29    200s] Library trimming inverters in power domain auto-default and half-corner max_corner:setup.late removed 19 of 26 cells
[04/07 20:50:29    200s] Original list had 26 cells:
[04/07 20:50:29    200s] INVX32_LVT INVX32_RVT INVX16_LVT IBUFFX32_LVT INVX16_RVT IBUFFX32_RVT INVX8_LVT IBUFFX16_LVT IBUFFX32_HVT IBUFFX16_RVT INVX8_RVT IBUFFX8_LVT IBUFFX16_HVT IBUFFX8_RVT INVX4_LVT IBUFFX4_LVT IBUFFX8_HVT INVX4_RVT IBUFFX4_RVT IBUFFX2_LVT INVX2_LVT IBUFFX4_HVT IBUFFX2_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/07 20:50:29    200s] New trimmed list has 7 cells:
[04/07 20:50:29    200s] INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT 
[04/07 20:50:29    200s] Accumulated time to calculate placeable region: 0
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[04/07 20:50:29    200s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/07 20:50:29    200s] To increase the message display limit, refer to the product command reference manual.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:32    203s] Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
[04/07 20:50:32    203s] Non-default CCOpt properties:
[04/07 20:50:32    203s]   route_type (leaf): default_route_type_leaf (default: default)
[04/07 20:50:32    203s]   route_type (trunk): trunk_type (default: default)
[04/07 20:50:32    203s]   route_type (top): top_type (default: default)
[04/07 20:50:32    203s]   routing_top_min_fanout: 10000 (default: unset)
[04/07 20:50:32    203s] For power domain auto-default:
[04/07 20:50:32    203s]   Buffers:     {NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT}
[04/07 20:50:32    203s]   Inverters:   {INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT}
[04/07 20:50:32    203s]   Clock gates: CGLPPSX16_LVT CGLPPSX16_RVT CGLPPSX8_LVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_RVT CGLPPSX4_HVT CGLPPSX2_HVT 
[04/07 20:50:32    203s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 289373.950um^2
[04/07 20:50:32    203s] Top Routing info:
[04/07 20:50:32    203s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/07 20:50:32    203s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/07 20:50:32    203s] Trunk Routing info:
[04/07 20:50:32    203s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/07 20:50:32    203s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/07 20:50:32    203s] Leaf Routing info:
[04/07 20:50:32    203s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/07 20:50:32    203s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/07 20:50:32    203s] For timing_corner max_corner:setup, late and power domain auto-default:
[04/07 20:50:32    203s]   Slew time target (leaf):    0.200ns
[04/07 20:50:32    203s]   Slew time target (trunk):   0.200ns
[04/07 20:50:32    203s]   Slew time target (top):     0.200ns
[04/07 20:50:32    203s]   Buffer unit delay: 0.105ns
[04/07 20:50:32    203s]   Buffer max distance: 1320.000um
[04/07 20:50:32    203s] Fastest wire driving cells and distances:
[04/07 20:50:32    203s]   For nets routed with trunk routing rules:
[04/07 20:50:32    203s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.172ns, speed=5441.055um per ns, cellArea=8.086um^2 per 1000um}
[04/07 20:50:32    203s]     Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=710.077um, saturatedSlew=0.096ns, speed=8438.229um per ns, cellArea=12.885um^2 per 1000um}
[04/07 20:50:32    203s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.183ns, speed=1274.224um per ns, cellArea=17.472um^2 per 1000um}
[04/07 20:50:32    203s]   For nets routed with top routing rules:
[04/07 20:50:32    203s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1399.777um, saturatedSlew=0.176ns, speed=5655.665um per ns, cellArea=7.626um^2 per 1000um}
[04/07 20:50:32    203s]     Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=740.382um, saturatedSlew=0.096ns, speed=8798.360um per ns, cellArea=12.357um^2 per 1000um}
[04/07 20:50:32    203s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.184ns, speed=1374.570um per ns, cellArea=16.128um^2 per 1000um}
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Logic Sizing Table:
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] -------------------------------------------------------------------
[04/07 20:50:32    203s] Cell        Instance count    Source         Eligible library cells
[04/07 20:50:32    203s] -------------------------------------------------------------------
[04/07 20:50:32    203s] I1025_NS          3           library set    {I1025_NS}
[04/07 20:50:32    203s] -------------------------------------------------------------------
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:32    203s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group rclk/func_max_sdc:
[04/07 20:50:32    203s]   Sources:                     pin rclk
[04/07 20:50:32    203s]   Total number of sinks:       52
[04/07 20:50:32    203s]   Delay constrained sinks:     52
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s]   Insertion delay target:      0.100ns
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group rclk/func_min_sdc:
[04/07 20:50:32    203s]   Sources:                     pin rclk
[04/07 20:50:32    203s]   Total number of sinks:       52
[04/07 20:50:32    203s]   Delay constrained sinks:     52
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group wclk/func_max_sdc:
[04/07 20:50:32    203s]   Sources:                     pin wclk
[04/07 20:50:32    203s]   Total number of sinks:       52
[04/07 20:50:32    203s]   Delay constrained sinks:     52
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s]   Insertion delay target:      0.100ns
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group wclk/func_min_sdc:
[04/07 20:50:32    203s]   Sources:                     pin wclk
[04/07 20:50:32    203s]   Total number of sinks:       52
[04/07 20:50:32    203s]   Delay constrained sinks:     52
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
[04/07 20:50:32    203s]   Sources:                     pin wclk2x
[04/07 20:50:32    203s]   Total number of sinks:       8
[04/07 20:50:32    203s]   Delay constrained sinks:     8
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s]   Insertion delay target:      0.100ns
[04/07 20:50:32    203s] Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
[04/07 20:50:32    203s]   Sources:                     pin wclk2x
[04/07 20:50:32    203s]   Total number of sinks:       8
[04/07 20:50:32    203s]   Delay constrained sinks:     8
[04/07 20:50:32    203s]   Non-leaf sinks:              0
[04/07 20:50:32    203s]   Ignore pins:                 0
[04/07 20:50:32    203s]  Timing corner max_corner:setup.late:
[04/07 20:50:32    203s]   Skew target:                 0.105ns
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk2x: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk2x: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk2x: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:32    203s] Primary reporting skew groups are:
[04/07 20:50:32    203s] skew_group wclk/func_max_sdc with 52 clock sinks
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Via Selection for Estimated Routes (rule default):
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] ---------------------------------------------------------------
[04/07 20:50:32    203s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[04/07 20:50:32    203s] Range                   (Ohm)    (fF)     (fs)     Only
[04/07 20:50:32    203s] ---------------------------------------------------------------
[04/07 20:50:32    203s] M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
[04/07 20:50:32    203s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[04/07 20:50:32    203s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[04/07 20:50:32    203s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[04/07 20:50:32    203s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[04/07 20:50:32    203s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[04/07 20:50:32    203s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[04/07 20:50:32    203s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[04/07 20:50:32    203s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[04/07 20:50:32    203s] ---------------------------------------------------------------
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Via Selection for Estimated Routes (rule CTS_RULE):
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] -----------------------------------------------------------------------------
[04/07 20:50:32    203s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[04/07 20:50:32    203s] Range                                 (Ohm)    (fF)     (fs)     Only
[04/07 20:50:32    203s] -----------------------------------------------------------------------------
[04/07 20:50:32    203s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[04/07 20:50:32    203s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[04/07 20:50:32    203s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:32    203s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[04/07 20:50:32    203s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:32    203s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[04/07 20:50:32    203s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:32    203s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:32    203s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[04/07 20:50:32    203s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[04/07 20:50:32    203s] -----------------------------------------------------------------------------
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] No ideal or dont_touch nets found in the clock tree
[04/07 20:50:32    203s] No dont_touch hnets found in the clock tree
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Filtering reasons for cell type: buffer
[04/07 20:50:32    203s] =======================================
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] Clock trees    Power domain    Reason                         Library cells
[04/07 20:50:32    203s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] all            auto-default    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX2_HVT AOBUFX4_HVT }
[04/07 20:50:32    203s] all            auto-default    Wrong power context            { AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_LVT AOBUFX2_RVT AOBUFX4_LVT AOBUFX4_RVT }
[04/07 20:50:32    203s] all            auto-default    Library trimming               { NBUFFX16_RVT NBUFFX4_RVT NBUFFX8_RVT }
[04/07 20:50:32    203s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Filtering reasons for cell type: inverter
[04/07 20:50:32    203s] =========================================
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] Clock trees    Power domain    Reason                         Library cells
[04/07 20:50:32    203s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] all            auto-default    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[04/07 20:50:32    203s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT INVX0_HVT INVX0_LVT
[04/07 20:50:32    203s]                                                                 INVX16_HVT INVX1_HVT INVX1_LVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT }
[04/07 20:50:32    203s] all            auto-default    Library trimming               { IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX32_HVT
[04/07 20:50:32    203s]                                                                 IBUFFX32_LVT IBUFFX32_RVT IBUFFX4_HVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_HVT
[04/07 20:50:32    203s]                                                                 IBUFFX8_LVT IBUFFX8_RVT INVX16_RVT INVX2_RVT INVX32_RVT INVX4_RVT
[04/07 20:50:32    203s]                                                                 INVX8_RVT }
[04/07 20:50:32    203s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Validating CTS configuration done. (took cpu=0:00:04.1 real=0:00:04.1)
[04/07 20:50:32    203s] CCOpt configuration status: all checks passed.
[04/07 20:50:32    203s] External - Set all clocks to propagated mode...
[04/07 20:50:32    203s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/07 20:50:32    203s]  * CCOpt property update_io_latency is false
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:32    203s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Check Prerequisites done. (took cpu=0:00:04.2 real=0:00:04.2)
[04/07 20:50:32    203s] CCOpt::Phase::Initialization done. (took cpu=0:00:04.2 real=0:00:04.2)
[04/07 20:50:32    203s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1815.9M
[04/07 20:50:32    203s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:1815.9M
[04/07 20:50:32    203s] Executing ccopt post-processing.
[04/07 20:50:32    203s] Synthesizing clock trees with CCOpt...
[04/07 20:50:32    203s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/07 20:50:32    203s] CCOpt::Phase::PreparingToBalance...
[04/07 20:50:32    203s] Leaving CCOpt scope - Initializing power interface...
[04/07 20:50:32    203s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Positive (advancing) pin insertion delays
[04/07 20:50:32    203s] =========================================
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Negative (delaying) pin insertion delays
[04/07 20:50:32    203s] ========================================
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
[04/07 20:50:32    203s] Notify start of optimization...
[04/07 20:50:32    203s] Notify start of optimization done.
[04/07 20:50:32    203s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/07 20:50:32    203s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1815.9M
[04/07 20:50:32    203s] All LLGs are deleted
[04/07 20:50:32    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1815.9M
[04/07 20:50:32    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1810.3M
[04/07 20:50:32    203s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1810.3M
[04/07 20:50:32    203s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1810.3M
[04/07 20:50:32    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1810.3M
[04/07 20:50:32    203s] (I)       Started Loading and Dumping File ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    203s] (I)       Reading DB...
[04/07 20:50:32    203s] (I)       Read data from FE... (mem=1810.3M)
[04/07 20:50:32    203s] (I)       Read nodes and places... (mem=1810.3M)
[04/07 20:50:32    203s] (I)       Done Read nodes and places (cpu=0.000s, mem=1810.3M)
[04/07 20:50:32    203s] (I)       Read nets... (mem=1810.3M)
[04/07 20:50:32    203s] (I)       Done Read nets (cpu=0.000s, mem=1810.3M)
[04/07 20:50:32    203s] (I)       Done Read data from FE (cpu=0.000s, mem=1810.3M)
[04/07 20:50:32    203s] (I)       before initializing RouteDB syMemory usage = 1810.3 MB
[04/07 20:50:32    203s] (I)       Honor MSV route constraint: false
[04/07 20:50:32    203s] (I)       Maximum routing layer  : 127
[04/07 20:50:32    203s] (I)       Minimum routing layer  : 2
[04/07 20:50:32    203s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:32    203s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:32    203s] (I)       Tracks used by clock wire: 0
[04/07 20:50:32    203s] (I)       Reverse direction      : 
[04/07 20:50:32    203s] (I)       Honor partition pin guides: true
[04/07 20:50:32    203s] (I)       Route selected nets only: false
[04/07 20:50:32    203s] (I)       Route secondary PG pins: false
[04/07 20:50:32    203s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:32    203s] (I)       Apply function for special wires: true
[04/07 20:50:32    203s] (I)       Layer by layer blockage reading: true
[04/07 20:50:32    203s] (I)       Offset calculation fix : true
[04/07 20:50:32    203s] (I)       Route stripe layer range: 
[04/07 20:50:32    203s] (I)       Honor partition fences : 
[04/07 20:50:32    203s] (I)       Honor partition pin    : 
[04/07 20:50:32    203s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:32    203s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:32    203s] (I)       Use row-based GCell size
[04/07 20:50:32    203s] (I)       Use row-based GCell align
[04/07 20:50:32    203s] (I)       GCell unit size   : 1672
[04/07 20:50:32    203s] (I)       GCell multiplier  : 1
[04/07 20:50:32    203s] (I)       GCell row height  : 1672
[04/07 20:50:32    203s] (I)       Actual row height : 1672
[04/07 20:50:32    203s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:32    203s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:32    203s] [NR-eGR] M1 has no routable track
[04/07 20:50:32    203s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:32    203s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:32    203s] (I)       ===========================================================================
[04/07 20:50:32    203s] (I)       == Report All Rule Vias ==
[04/07 20:50:32    203s] (I)       ===========================================================================
[04/07 20:50:32    203s] (I)        Via Rule : (Default)
[04/07 20:50:32    203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:32    203s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:32    203s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[04/07 20:50:32    203s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:32    203s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:32    203s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:32    203s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:32    203s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:32    203s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:32    203s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:32    203s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:32    203s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:32    203s] (I)       ===========================================================================
[04/07 20:50:32    203s] (I)        Via Rule : CTS_RULE
[04/07 20:50:32    203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:32    203s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:32    203s] (I)        1  243 : CTS_RULE_VIA12SQ_C_HV_S   247 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[04/07 20:50:32    203s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:50:32    203s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     268 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[04/07 20:50:32    203s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     277 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[04/07 20:50:32    203s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     282 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[04/07 20:50:32    203s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     291 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[04/07 20:50:32    203s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     296 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[04/07 20:50:32    203s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:50:32    203s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:50:32    203s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:32    203s] (I)       ===========================================================================
[04/07 20:50:32    203s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    203s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:32    203s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    203s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:32    203s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:32    203s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:32    203s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:32    203s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:32    203s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:32    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:50:32    203s] (I)       readDataFromPlaceDB
[04/07 20:50:32    203s] (I)       Read net information..
[04/07 20:50:32    203s] [NR-eGR] Read numTotalNets=473  numIgnoredNets=0
[04/07 20:50:32    203s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:32    203s] 
[04/07 20:50:32    203s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:32    203s] (I)       Start initializing grid graph
[04/07 20:50:32    203s] (I)       End initializing grid graph
[04/07 20:50:32    203s] (I)       Model blockages into capacity
[04/07 20:50:32    203s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:50:32    203s] (I)       Started Modeling ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    203s] (I)       Started Modeling Layer 1 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    203s] (I)       Started Modeling Layer 2 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 2 ( CPU: 0.13 sec, Real: 0.11 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 3 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 4 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 4 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 5 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 6 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 7 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 8 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 9 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Modeling Layer 10 ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:32    204s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Finished Modeling ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       -- layer congestion ratio --
[04/07 20:50:32    204s] (I)       Layer 1 : 0.100000
[04/07 20:50:32    204s] (I)       Layer 2 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 3 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 4 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 5 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 6 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 7 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 8 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 9 : 0.700000
[04/07 20:50:32    204s] (I)       Layer 10 : 0.700000
[04/07 20:50:32    204s] (I)       ----------------------------
[04/07 20:50:32    204s] (I)       Number of ignored nets = 0
[04/07 20:50:32    204s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of clock nets = 6.  Ignored: No
[04/07 20:50:32    204s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:32    204s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:32    204s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:32    204s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/07 20:50:32    204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1810.3 MB
[04/07 20:50:32    204s] (I)       Ndr track 0 does not exist
[04/07 20:50:32    204s] (I)       Layer1  viaCost=200.00
[04/07 20:50:32    204s] (I)       Layer2  viaCost=200.00
[04/07 20:50:32    204s] (I)       Layer3  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer4  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer5  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer6  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer7  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer8  viaCost=100.00
[04/07 20:50:32    204s] (I)       Layer9  viaCost=300.00
[04/07 20:50:32    204s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:32    204s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:32    204s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:32    204s] (I)       Site width          :   152  (dbu)
[04/07 20:50:32    204s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:32    204s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:32    204s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:32    204s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:32    204s] (I)       Grid                :   718   718    10
[04/07 20:50:32    204s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:32    204s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:32    204s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:32    204s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:32    204s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:32    204s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:32    204s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:32    204s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:32    204s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:32    204s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:32    204s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:32    204s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:32    204s] (I)       --------------------------------------------------------
[04/07 20:50:32    204s] 
[04/07 20:50:32    204s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:32    204s] [NR-eGR] Rule id: 0  Nets: 448 
[04/07 20:50:32    204s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:32    204s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:32    204s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:32    204s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:32    204s] [NR-eGR] ========================================
[04/07 20:50:32    204s] [NR-eGR] 
[04/07 20:50:32    204s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:32    204s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:50:32    204s] (I)       After initializing earlyGlobalRoute syMemory usage = 1810.3 MB
[04/07 20:50:32    204s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Started Global Routing ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       ============= Initialization =============
[04/07 20:50:32    204s] (I)       totalPins=1608  totalGlobalPin=1595 (99.19%)
[04/07 20:50:32    204s] (I)       Started Build MST ( Curr Mem: 1810.35 MB )
[04/07 20:50:32    204s] (I)       Generate topology with single threads
[04/07 20:50:32    204s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:50:33    204s] [NR-eGR] Layer group 1: route 448 net(s) in layer range [2, 10]
[04/07 20:50:33    204s] (I)       ============  Phase 1a Route ============
[04/07 20:50:33    204s] (I)       Started Phase 1a ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:33    204s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Usage: 24667 = (10368 H, 14299 V) = (0.23% H, 0.16% V) = (1.734e+04um H, 2.391e+04um V)
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] (I)       ============  Phase 1b Route ============
[04/07 20:50:33    204s] (I)       Started Phase 1b ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Usage: 24738 = (10371 H, 14367 V) = (0.23% H, 0.16% V) = (1.734e+04um H, 2.402e+04um V)
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 4.136194e+04um
[04/07 20:50:33    204s] (I)       Congestion metric : 0.07%H 0.05%V, 0.12%HV
[04/07 20:50:33    204s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:50:33    204s] (I)       ============  Phase 1c Route ============
[04/07 20:50:33    204s] (I)       Started Phase 1c ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:33    204s] (I)       Started Two Level Routing ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] (I)       ============  Phase 1d Route ============
[04/07 20:50:33    204s] (I)       Started Phase 1d ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] (I)       ============  Phase 1e Route ============
[04/07 20:50:33    204s] (I)       Started Phase 1e ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Usage: 24840 = (10436 H, 14404 V) = (0.23% H, 0.16% V) = (1.745e+04um H, 2.408e+04um V)
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.153248e+04um
[04/07 20:50:33    204s] [NR-eGR] 
[04/07 20:50:33    204s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Running layer assignment with 1 threads
[04/07 20:50:33    204s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       ============  Phase 1l Route ============
[04/07 20:50:33    204s] (I)       
[04/07 20:50:33    204s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:33    204s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:50:33    204s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:50:33    204s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:50:33    204s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:33    204s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR]      M2  (2)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR]      M3  (3)        21( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:33    204s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR]      M5  (5)        17( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR]      M6  (6)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:33    204s] [NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:33    204s] [NR-eGR]      M8  (8)        36( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:33    204s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:33    204s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:33    204s] [NR-eGR] Total              213( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:33    204s] [NR-eGR] 
[04/07 20:50:33    204s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:50:33    204s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:50:33    204s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:50:33    204s] (I)       ============= track Assignment ============
[04/07 20:50:33    204s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Started Greedy Track Assignment ( Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:50:33    204s] (I)       Running track assignment with 1 threads
[04/07 20:50:33    204s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] (I)       Run Multi-thread track assignment
[04/07 20:50:33    204s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1810.35 MB )
[04/07 20:50:33    204s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:33    204s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1583
[04/07 20:50:33    204s] [NR-eGR]     M2  (2V) length: 6.315178e+03um, number of vias: 2265
[04/07 20:50:33    204s] [NR-eGR]     M3  (3H) length: 7.335828e+03um, number of vias: 937
[04/07 20:50:33    204s] [NR-eGR]     M4  (4V) length: 5.380855e+03um, number of vias: 396
[04/07 20:50:33    204s] [NR-eGR]     M5  (5H) length: 4.299785e+03um, number of vias: 369
[04/07 20:50:33    204s] [NR-eGR]     M6  (6V) length: 1.072925e+04um, number of vias: 301
[04/07 20:50:33    204s] [NR-eGR]     M7  (7H) length: 5.327895e+03um, number of vias: 69
[04/07 20:50:33    204s] [NR-eGR]     M8  (8V) length: 1.613399e+03um, number of vias: 36
[04/07 20:50:33    204s] [NR-eGR]     M9  (9H) length: 7.201710e+02um, number of vias: 4
[04/07 20:50:33    204s] [NR-eGR]   MRDL (10V) length: 3.752880e+02um, number of vias: 0
[04/07 20:50:33    204s] [NR-eGR] Total length: 4.209765e+04um, number of vias: 5960
[04/07 20:50:33    204s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:33    204s] [NR-eGR] Total eGR-routed clock nets wire length: 2.417888e+03um 
[04/07 20:50:33    204s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:33    204s] Saved RC grid cleaned up.
[04/07 20:50:33    204s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.06 sec, Real: 1.07 sec, Curr Mem: 1681.35 MB )
[04/07 20:50:33    204s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/07 20:50:33    204s] Rebuilding timing graph...
[04/07 20:50:33    204s] Rebuilding timing graph done.
[04/07 20:50:33    204s] Legalization setup...
[04/07 20:50:33    204s] Using cell based legalization.
[04/07 20:50:33    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:1689.4M
[04/07 20:50:33    205s] z: 2, totalTracks: 1
[04/07 20:50:33    205s] z: 4, totalTracks: 1
[04/07 20:50:33    205s] z: 6, totalTracks: 1
[04/07 20:50:33    205s] z: 8, totalTracks: 1
[04/07 20:50:33    205s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:33    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1689.4M
[04/07 20:50:33    205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1689.4M
[04/07 20:50:33    205s] Core basic site is unit
[04/07 20:50:33    205s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:50:33    205s] SiteArray: use 5,865,472 bytes
[04/07 20:50:33    205s] SiteArray: current memory after site array memory allocation 1695.0M
[04/07 20:50:33    205s] SiteArray: FP blocked sites are writable
[04/07 20:50:33    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:50:33    205s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1695.0M
[04/07 20:50:34    205s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:50:34    205s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:1695.0M
[04/07 20:50:34    205s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.277, MEM:1695.0M
[04/07 20:50:34    205s] OPERPROF:     Starting CMU at level 3, MEM:1695.0M
[04/07 20:50:34    205s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1695.0M
[04/07 20:50:34    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.288, MEM:1695.0M
[04/07 20:50:34    205s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1695.0MB).
[04/07 20:50:34    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.307, MEM:1695.0M
[04/07 20:50:34    205s] (I)       Load db... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Read data from FE... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Read nodes and places... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Number of ignored instance 0
[04/07 20:50:34    205s] (I)       Number of inbound cells 0
[04/07 20:50:34    205s] (I)       numMoveCells=424, numMacros=33  numPads=25  numMultiRowHeightInsts=0
[04/07 20:50:34    205s] (I)       cell height: 1672, count: 424
[04/07 20:50:34    205s] (I)       Done Read nodes and places (cpu=0.010s, mem=1695.0M)
[04/07 20:50:34    205s] (I)       Read rows... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Done Read rows (cpu=0.000s, mem=1695.0M)
[04/07 20:50:34    205s] (I)       Done Read data from FE (cpu=0.010s, mem=1695.0M)
[04/07 20:50:34    205s] (I)       Done Load db (cpu=0.010s, mem=1695.0M)
[04/07 20:50:34    205s] (I)       Constructing placeable region... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Constructing bin map
[04/07 20:50:34    205s] (I)       Initialize bin information with width=16720 height=16720
[04/07 20:50:34    205s] (I)       Done constructing bin map
[04/07 20:50:34    205s] (I)       Removing 168 blocked bin with high fixed inst density
[04/07 20:50:34    205s] (I)       Compute region effective width... (mem=1695.0M)
[04/07 20:50:34    205s] (I)       Done Compute region effective width (cpu=0.000s, mem=1695.0M)
[04/07 20:50:34    205s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1695.0M)
[04/07 20:50:34    205s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/07 20:50:34    205s] Validating CTS configuration...
[04/07 20:50:34    205s] Checking module port directions...
[04/07 20:50:34    205s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:34    205s] Non-default CCOpt properties:
[04/07 20:50:34    205s] cts_merge_clock_gates is set for at least one key
[04/07 20:50:34    205s] cts_merge_clock_logic is set for at least one key
[04/07 20:50:34    205s] route_type is set for at least one key
[04/07 20:50:34    205s] routing_top_min_fanout is set for at least one key
[04/07 20:50:34    205s] target_insertion_delay is set for at least one key
[04/07 20:50:34    205s] target_max_trans_sdc is set for at least one key
[04/07 20:50:34    205s] update_io_latency: 0 (default: true)
[04/07 20:50:34    205s] Route type trimming info:
[04/07 20:50:34    205s]   No route type modifications were made.
[04/07 20:50:34    205s] Accumulated time to calculate placeable region: 0
[04/07 20:50:34    205s] (I)       Initializing Steiner engine. 
[04/07 20:50:35    206s] LayerId::1 widthSet size::4
[04/07 20:50:35    206s] LayerId::2 widthSet size::4
[04/07 20:50:35    206s] LayerId::3 widthSet size::5
[04/07 20:50:35    206s] LayerId::4 widthSet size::5
[04/07 20:50:35    206s] LayerId::5 widthSet size::5
[04/07 20:50:35    206s] LayerId::6 widthSet size::5
[04/07 20:50:35    206s] LayerId::7 widthSet size::5
[04/07 20:50:35    206s] LayerId::8 widthSet size::5
[04/07 20:50:35    206s] LayerId::9 widthSet size::4
[04/07 20:50:35    206s] LayerId::10 widthSet size::2
[04/07 20:50:35    206s] Updating RC grid for preRoute extraction ...
[04/07 20:50:35    206s] Initializing multi-corner capacitance tables ... 
[04/07 20:50:35    206s] Initializing multi-corner resistance tables ...
[04/07 20:50:35    206s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.321605 ; uaWl: 1.000000 ; uaWlH: 0.675730 ; aWlH: 0.000000 ; Pmax: 0.936000 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:50:35    206s] End AAE Lib Interpolated Model. (MEM=1826.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:35    206s] Library trimming buffers in power domain auto-default and half-corner max_corner:setup.late removed 3 of 9 cells
[04/07 20:50:35    206s] Original list had 9 cells:
[04/07 20:50:35    206s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX2_LVT NBUFFX2_RVT 
[04/07 20:50:35    206s] New trimmed list has 6 cells:
[04/07 20:50:35    206s] NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT 
[04/07 20:50:35    206s] Accumulated time to calculate placeable region: 0.01
[04/07 20:50:35    207s] Library trimming inverters in power domain auto-default and half-corner max_corner:setup.late removed 19 of 26 cells
[04/07 20:50:35    207s] Original list had 26 cells:
[04/07 20:50:35    207s] INVX32_LVT INVX32_RVT INVX16_LVT IBUFFX32_LVT INVX16_RVT IBUFFX32_RVT INVX8_LVT IBUFFX16_LVT IBUFFX32_HVT IBUFFX16_RVT INVX8_RVT IBUFFX8_LVT IBUFFX16_HVT IBUFFX8_RVT INVX4_LVT IBUFFX4_LVT IBUFFX8_HVT INVX4_RVT IBUFFX4_RVT IBUFFX2_LVT INVX2_LVT IBUFFX4_HVT IBUFFX2_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/07 20:50:35    207s] New trimmed list has 7 cells:
[04/07 20:50:35    207s] INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT 
[04/07 20:50:35    207s] Accumulated time to calculate placeable region: 0.01
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of rclk, which drives the root of clock_tree rclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk, which drives the root of clock_tree wclk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of wclk2x, which drives the root of clock_tree wclk2x. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[04/07 20:50:38    209s] Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
[04/07 20:50:38    209s] Non-default CCOpt properties:
[04/07 20:50:38    209s]   cts_merge_clock_gates: true (default: false)
[04/07 20:50:38    209s]   cts_merge_clock_logic: true (default: false)
[04/07 20:50:38    209s]   route_type (leaf): default_route_type_leaf (default: default)
[04/07 20:50:38    209s]   route_type (trunk): trunk_type (default: default)
[04/07 20:50:38    209s]   route_type (top): top_type (default: default)
[04/07 20:50:38    209s]   routing_top_min_fanout: 10000 (default: unset)
[04/07 20:50:38    209s] For power domain auto-default:
[04/07 20:50:38    209s]   Buffers:     {NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT NBUFFX2_RVT}
[04/07 20:50:38    209s]   Inverters:   {INVX32_LVT INVX16_LVT INVX8_LVT INVX4_LVT INVX2_LVT INVX1_RVT INVX0_RVT}
[04/07 20:50:38    209s]   Clock gates: CGLPPSX16_LVT CGLPPSX16_RVT CGLPPSX8_LVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_RVT CGLPPSX4_HVT CGLPPSX2_HVT 
[04/07 20:50:38    209s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 289373.950um^2
[04/07 20:50:38    209s] Top Routing info:
[04/07 20:50:38    209s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/07 20:50:38    209s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/07 20:50:38    209s] Trunk Routing info:
[04/07 20:50:38    209s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/07 20:50:38    209s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/07 20:50:38    209s] Leaf Routing info:
[04/07 20:50:38    209s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/07 20:50:38    209s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/07 20:50:38    209s] For timing_corner max_corner:setup, late and power domain auto-default:
[04/07 20:50:38    209s]   Slew time target (leaf):    0.200ns
[04/07 20:50:38    209s]   Slew time target (trunk):   0.200ns
[04/07 20:50:38    209s]   Slew time target (top):     0.200ns
[04/07 20:50:38    209s]   Buffer unit delay: 0.105ns
[04/07 20:50:38    209s]   Buffer max distance: 1320.000um
[04/07 20:50:38    209s] Fastest wire driving cells and distances:
[04/07 20:50:38    209s]   For nets routed with trunk routing rules:
[04/07 20:50:38    209s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.170ns, speed=5486.284um per ns, cellArea=8.086um^2 per 1000um}
[04/07 20:50:38    209s]     Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=716.347um, saturatedSlew=0.096ns, speed=8497.592um per ns, cellArea=12.772um^2 per 1000um}
[04/07 20:50:38    209s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.182ns, speed=1277.955um per ns, cellArea=17.472um^2 per 1000um}
[04/07 20:50:38    209s]   For nets routed with top routing rules:
[04/07 20:50:38    209s]     Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=1408.137um, saturatedSlew=0.175ns, speed=5719.484um per ns, cellArea=7.580um^2 per 1000um}
[04/07 20:50:38    209s]     Inverter  : {lib_cell:INVX32_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=744.562um, saturatedSlew=0.096ns, speed=8890.293um per ns, cellArea=12.288um^2 per 1000um}
[04/07 20:50:38    209s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.190ns, speed=1454.168um per ns, cellArea=14.976um^2 per 1000um}
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Logic Sizing Table:
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] -------------------------------------------------------------------
[04/07 20:50:38    209s] Cell        Instance count    Source         Eligible library cells
[04/07 20:50:38    209s] -------------------------------------------------------------------
[04/07 20:50:38    209s] I1025_NS          3           library set    {I1025_NS}
[04/07 20:50:38    209s] -------------------------------------------------------------------
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:38    209s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group rclk/func_max_sdc:
[04/07 20:50:38    209s]   Sources:                     pin rclk
[04/07 20:50:38    209s]   Total number of sinks:       52
[04/07 20:50:38    209s]   Delay constrained sinks:     52
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s]   Insertion delay target:      0.100ns
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group rclk/func_min_sdc:
[04/07 20:50:38    209s]   Sources:                     pin rclk
[04/07 20:50:38    209s]   Total number of sinks:       52
[04/07 20:50:38    209s]   Delay constrained sinks:     52
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group wclk/func_max_sdc:
[04/07 20:50:38    209s]   Sources:                     pin wclk
[04/07 20:50:38    209s]   Total number of sinks:       52
[04/07 20:50:38    209s]   Delay constrained sinks:     52
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s]   Insertion delay target:      0.100ns
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group wclk/func_min_sdc:
[04/07 20:50:38    209s]   Sources:                     pin wclk
[04/07 20:50:38    209s]   Total number of sinks:       52
[04/07 20:50:38    209s]   Delay constrained sinks:     52
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
[04/07 20:50:38    209s]   Sources:                     pin wclk2x
[04/07 20:50:38    209s]   Total number of sinks:       8
[04/07 20:50:38    209s]   Delay constrained sinks:     8
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s]   Insertion delay target:      0.100ns
[04/07 20:50:38    209s] Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
[04/07 20:50:38    209s]   Sources:                     pin wclk2x
[04/07 20:50:38    209s]   Total number of sinks:       8
[04/07 20:50:38    209s]   Delay constrained sinks:     8
[04/07 20:50:38    209s]   Non-leaf sinks:              0
[04/07 20:50:38    209s]   Ignore pins:                 0
[04/07 20:50:38    209s]  Timing corner max_corner:setup.late:
[04/07 20:50:38    209s]   Skew target:                 0.105ns
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree rclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree rclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree rclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree wclk2x: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree wclk2x: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree wclk2x: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/07 20:50:38    209s] Primary reporting skew groups are:
[04/07 20:50:38    209s] skew_group wclk/func_max_sdc with 52 clock sinks
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Via Selection for Estimated Routes (rule default):
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] ---------------------------------------------------------------
[04/07 20:50:38    209s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[04/07 20:50:38    209s] Range                   (Ohm)    (fF)     (fs)     Only
[04/07 20:50:38    209s] ---------------------------------------------------------------
[04/07 20:50:38    209s] M1-M2      VIA12SQ      0.500    0.021    0.011    false
[04/07 20:50:38    209s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[04/07 20:50:38    209s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[04/07 20:50:38    209s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[04/07 20:50:38    209s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[04/07 20:50:38    209s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[04/07 20:50:38    209s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[04/07 20:50:38    209s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[04/07 20:50:38    209s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[04/07 20:50:38    209s] ---------------------------------------------------------------
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Via Selection for Estimated Routes (rule CTS_RULE):
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] -----------------------------------------------------------------------------
[04/07 20:50:38    209s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[04/07 20:50:38    209s] Range                                 (Ohm)    (fF)     (fs)     Only
[04/07 20:50:38    209s] -----------------------------------------------------------------------------
[04/07 20:50:38    209s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[04/07 20:50:38    209s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[04/07 20:50:38    209s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:38    209s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[04/07 20:50:38    209s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:38    209s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[04/07 20:50:38    209s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[04/07 20:50:38    209s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[04/07 20:50:38    209s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[04/07 20:50:38    209s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[04/07 20:50:38    209s] -----------------------------------------------------------------------------
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] No ideal or dont_touch nets found in the clock tree
[04/07 20:50:38    209s] No dont_touch hnets found in the clock tree
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Filtering reasons for cell type: buffer
[04/07 20:50:38    209s] =======================================
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] Clock trees    Power domain    Reason                         Library cells
[04/07 20:50:38    209s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] all            auto-default    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX2_HVT AOBUFX4_HVT }
[04/07 20:50:38    209s] all            auto-default    Wrong power context            { AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_LVT AOBUFX2_RVT AOBUFX4_LVT AOBUFX4_RVT }
[04/07 20:50:38    209s] all            auto-default    Library trimming               { NBUFFX16_RVT NBUFFX4_RVT NBUFFX8_RVT }
[04/07 20:50:38    209s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Filtering reasons for cell type: inverter
[04/07 20:50:38    209s] =========================================
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] Clock trees    Power domain    Reason                         Library cells
[04/07 20:50:38    209s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] all            auto-default    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[04/07 20:50:38    209s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT INVX0_HVT INVX0_LVT
[04/07 20:50:38    209s]                                                                 INVX16_HVT INVX1_HVT INVX1_LVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT }
[04/07 20:50:38    209s] all            auto-default    Library trimming               { IBUFFX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX32_HVT
[04/07 20:50:38    209s]                                                                 IBUFFX32_LVT IBUFFX32_RVT IBUFFX4_HVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_HVT
[04/07 20:50:38    209s]                                                                 IBUFFX8_LVT IBUFFX8_RVT INVX16_RVT INVX2_RVT INVX32_RVT INVX4_RVT
[04/07 20:50:38    209s]                                                                 INVX8_RVT }
[04/07 20:50:38    209s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] 
[04/07 20:50:38    209s] Validating CTS configuration done. (took cpu=0:00:04.5 real=0:00:04.5)
[04/07 20:50:38    209s] CCOpt configuration status: all checks passed.
[04/07 20:50:38    209s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/07 20:50:38    209s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/07 20:50:38    209s]   No exclusion drivers are needed.
[04/07 20:50:38    209s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/07 20:50:38    209s] Antenna diode management...
[04/07 20:50:38    209s]   Found 0 antenna diodes in the clock trees.
[04/07 20:50:38    209s]   
[04/07 20:50:38    209s] Antenna diode management done.
[04/07 20:50:38    209s] Adding driver cells for primary IOs...
[04/07 20:50:38    209s]   
[04/07 20:50:38    209s]   ----------------------------------------------------------------------------------------------
[04/07 20:50:38    209s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/07 20:50:38    209s]   ----------------------------------------------------------------------------------------------
[04/07 20:50:38    209s]     (empty table)
[04/07 20:50:38    209s]   ----------------------------------------------------------------------------------------------
[04/07 20:50:38    209s]   
[04/07 20:50:38    209s]   
[04/07 20:50:38    209s] Adding driver cells for primary IOs done.
[04/07 20:50:38    209s] Adding driver cell for primary IO roots...
[04/07 20:50:38    209s] Adding driver cell for primary IO roots done.
[04/07 20:50:38    209s] Maximizing clock DAG abstraction...
[04/07 20:50:38    209s] Maximizing clock DAG abstraction done.
[04/07 20:50:38    209s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.0 real=0:00:06.0)
[04/07 20:50:38    209s] Synthesizing clock trees...
[04/07 20:50:38    209s]   Preparing To Balance...
[04/07 20:50:38    209s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1884.6M
[04/07 20:50:38    209s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.051, MEM:1884.6M
[04/07 20:50:38    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:1884.6M
[04/07 20:50:38    209s] z: 2, totalTracks: 1
[04/07 20:50:38    209s] z: 4, totalTracks: 1
[04/07 20:50:38    209s] z: 6, totalTracks: 1
[04/07 20:50:38    209s] z: 8, totalTracks: 1
[04/07 20:50:38    209s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:38    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.6M
[04/07 20:50:38    210s] OPERPROF:     Starting CMU at level 3, MEM:1884.6M
[04/07 20:50:38    210s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1884.6M
[04/07 20:50:38    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.206, MEM:1884.6M
[04/07 20:50:38    210s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1884.6MB).
[04/07 20:50:38    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.227, MEM:1884.6M
[04/07 20:50:38    210s]   Checking for inverting clock gates...
[04/07 20:50:38    210s]   Checking for inverting clock gates done.
[04/07 20:50:38    210s]   Merging duplicate siblings in DAG...
[04/07 20:50:38    210s]     Clock DAG stats before merging:
[04/07 20:50:38    210s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=3, total=3
[04/07 20:50:38    210s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/07 20:50:38    210s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2611.239um, total=2611.239um
[04/07 20:50:38    210s]     Clock DAG library cell distribution before merging {count}:
[04/07 20:50:38    210s]      Logics: I1025_NS: 3 
[04/07 20:50:38    210s]     Resynthesising clock tree into netlist...
[04/07 20:50:38    210s]       Reset timing graph...
[04/07 20:50:38    210s] Ignoring AAE DB Resetting ...
[04/07 20:50:38    210s]       Reset timing graph done.
[04/07 20:50:38    210s]     Resynthesising clock tree into netlist done.
[04/07 20:50:38    210s]     
[04/07 20:50:38    210s]     Clock logic merging summary:
[04/07 20:50:38    210s]     
[04/07 20:50:38    210s]     -----------------------------------------------------------
[04/07 20:50:38    210s]     Description                           Number of occurrences
[04/07 20:50:38    210s]     -----------------------------------------------------------
[04/07 20:50:38    210s]     Total clock logics                              3
[04/07 20:50:38    210s]     Globally unique logic expressions               3
[04/07 20:50:38    210s]     Potentially mergeable clock logics              0
[04/07 20:50:38    210s]     Actually merged clock logics                    0
[04/07 20:50:38    210s]     -----------------------------------------------------------
[04/07 20:50:38    210s]     
[04/07 20:50:38    210s]     --------------------------------------------
[04/07 20:50:38    210s]     Cannot merge reason    Number of occurrences
[04/07 20:50:38    210s]     --------------------------------------------
[04/07 20:50:38    210s]     GloballyUnique                   3
[04/07 20:50:38    210s]     --------------------------------------------
[04/07 20:50:38    210s]     
[04/07 20:50:38    210s]     Disconnecting clock tree from netlist...
[04/07 20:50:38    210s]     Disconnecting clock tree from netlist done.
[04/07 20:50:38    210s]   Merging duplicate siblings in DAG done.
[04/07 20:50:38    210s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/07 20:50:38    210s]   CCOpt::Phase::Construction...
[04/07 20:50:38    210s]   Stage::Clustering...
[04/07 20:50:38    210s]   Clustering...
[04/07 20:50:38    210s]     Initialize for clustering...
[04/07 20:50:38    210s]     Clock DAG stats before clustering:
[04/07 20:50:38    210s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=3, total=3
[04/07 20:50:38    210s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/07 20:50:38    210s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2611.239um, total=2611.239um
[04/07 20:50:38    210s]     Clock DAG library cell distribution before clustering {count}:
[04/07 20:50:38    210s]      Logics: I1025_NS: 3 
[04/07 20:50:38    210s]     Computing max distances from locked parents...
[04/07 20:50:38    210s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/07 20:50:38    210s]     Computing max distances from locked parents done.
[04/07 20:50:38    210s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:38    210s]     Bottom-up phase...
[04/07 20:50:38    210s]     Clustering clock_tree wclk2x...
[04/07 20:50:38    210s] End AAE Lib Interpolated Model. (MEM=1875.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:38    210s]     Clustering clock_tree wclk2x done.
[04/07 20:50:38    210s]     Clustering clock_tree wclk...
[04/07 20:50:39    210s]     Clustering clock_tree wclk done.
[04/07 20:50:39    210s]     Clustering clock_tree rclk...
[04/07 20:50:39    210s]     Clustering clock_tree rclk done.
[04/07 20:50:39    210s]     Clock DAG stats after bottom-up phase:
[04/07 20:50:39    210s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:39    210s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:39    210s]       hp wire lengths  : top=0.000um, trunk=1954.099um, leaf=1360.494um, total=3314.593um
[04/07 20:50:39    210s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/07 20:50:39    210s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:39    210s]      Logics: I1025_NS: 3 
[04/07 20:50:39    210s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/07 20:50:39    210s]     Legalizing clock trees...
[04/07 20:50:39    210s]     Resynthesising clock tree into netlist...
[04/07 20:50:39    210s]       Reset timing graph...
[04/07 20:50:39    210s] Ignoring AAE DB Resetting ...
[04/07 20:50:39    210s]       Reset timing graph done.
[04/07 20:50:39    210s]     Resynthesising clock tree into netlist done.
[04/07 20:50:39    210s]     Commiting net attributes....
[04/07 20:50:39    210s]     Commiting net attributes. done.
[04/07 20:50:39    210s]     Leaving CCOpt scope - ClockRefiner...
[04/07 20:50:39    210s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.022, MEM:1875.1M
[04/07 20:50:39    210s]     Assigned high priority to 112 cells.
[04/07 20:50:39    210s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[04/07 20:50:39    210s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[04/07 20:50:39    210s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1875.1M
[04/07 20:50:39    210s] z: 2, totalTracks: 1
[04/07 20:50:39    210s] z: 4, totalTracks: 1
[04/07 20:50:39    210s] z: 6, totalTracks: 1
[04/07 20:50:39    210s] z: 8, totalTracks: 1
[04/07 20:50:39    210s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:39    210s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:       Starting CMU at level 4, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.005, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.240, REAL:0.246, MEM:1875.1M
[04/07 20:50:39    210s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1875.1MB).
[04/07 20:50:39    210s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.266, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.266, MEM:1875.1M
[04/07 20:50:39    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.8
[04/07 20:50:39    210s] OPERPROF: Starting RefinePlace at level 1, MEM:1875.1M
[04/07 20:50:39    210s] *** Starting refinePlace (0:03:31 mem=1875.1M) ***
[04/07 20:50:39    210s] Total net bbox length = 3.857e+04 (1.527e+04 2.330e+04) (ext = 7.004e+03)
[04/07 20:50:39    210s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:39    210s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1875.1M
[04/07 20:50:39    210s] Starting refinePlace ...
[04/07 20:50:39    210s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:50:39    210s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1875.1MB) @(0:03:31 - 0:03:31).
[04/07 20:50:39    210s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:39    210s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:50:39    210s] 
[04/07 20:50:39    210s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:50:39    210s] Move report: legalization moves 5 insts, mean move: 3.28 um, max move: 8.97 um
[04/07 20:50:39    210s] 	Max move on inst (rptr_empty/rptr_reg_8_): (425.70, 574.21) --> (431.33, 570.86)
[04/07 20:50:39    210s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1875.1MB) @(0:03:31 - 0:03:31).
[04/07 20:50:39    210s] Move report: Detail placement moves 5 insts, mean move: 3.28 um, max move: 8.97 um
[04/07 20:50:39    210s] 	Max move on inst (rptr_empty/rptr_reg_8_): (425.70, 574.21) --> (431.33, 570.86)
[04/07 20:50:39    210s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1875.1MB
[04/07 20:50:39    210s] Statistics of distance of Instance movement in refine placement:
[04/07 20:50:39    210s]   maximum (X+Y) =         8.97 um
[04/07 20:50:39    210s]   inst (rptr_empty/rptr_reg_8_) with max move: (425.704, 574.208) -> (431.328, 570.864)
[04/07 20:50:39    210s]   mean    (X+Y) =         3.28 um
[04/07 20:50:39    210s] Summary Report:
[04/07 20:50:39    210s] Instances move: 5 (out of 429 movable)
[04/07 20:50:39    210s] Instances flipped: 0
[04/07 20:50:39    210s] Mean displacement: 3.28 um
[04/07 20:50:39    210s] Max displacement: 8.97 um (Instance: rptr_empty/rptr_reg_8_) (425.704, 574.208) -> (431.328, 570.864)
[04/07 20:50:39    210s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
[04/07 20:50:39    210s] Total instances moved : 5
[04/07 20:50:39    210s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.069, MEM:1875.1M
[04/07 20:50:39    210s] Total net bbox length = 3.858e+04 (1.528e+04 2.330e+04) (ext = 7.004e+03)
[04/07 20:50:39    210s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1875.1MB
[04/07 20:50:39    210s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1875.1MB) @(0:03:31 - 0:03:31).
[04/07 20:50:39    210s] *** Finished refinePlace (0:03:31 mem=1875.1M) ***
[04/07 20:50:39    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.8
[04/07 20:50:39    210s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.095, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1875.1M
[04/07 20:50:39    210s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.034, MEM:1875.1M
[04/07 20:50:39    210s]     Moved 1, flipped 0 and cell swapped 0 of 120 clock instance(s) during refinement.
[04/07 20:50:39    210s]     The largest move was 8.97 microns for rptr_empty/rptr_reg_8_.
[04/07 20:50:39    210s]     Moved 0 and flipped 0 of 8 clock instances (excluding sinks) during refinement
[04/07 20:50:39    210s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/07 20:50:39    210s]     Moved 1 and flipped 0 of 112 clock sinks during refinement.
[04/07 20:50:39    210s]     The largest move for clock sinks was 8.97 microns. The inst with this movement was rptr_empty/rptr_reg_8_
[04/07 20:50:39    210s]     Revert refine place priority changes on 0 cells.
[04/07 20:50:39    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:1875.1M
[04/07 20:50:39    210s] z: 2, totalTracks: 1
[04/07 20:50:39    210s] z: 4, totalTracks: 1
[04/07 20:50:39    210s] z: 6, totalTracks: 1
[04/07 20:50:39    210s] z: 8, totalTracks: 1
[04/07 20:50:39    210s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:39    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1875.1M
[04/07 20:50:39    211s] OPERPROF:     Starting CMU at level 3, MEM:1875.1M
[04/07 20:50:39    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1875.1M
[04/07 20:50:39    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.220, MEM:1875.1M
[04/07 20:50:39    211s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1875.1MB).
[04/07 20:50:39    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.237, MEM:1875.1M
[04/07 20:50:39    211s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/07 20:50:39    211s]     Disconnecting clock tree from netlist...
[04/07 20:50:39    211s]     Disconnecting clock tree from netlist done.
[04/07 20:50:39    211s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1875.1M
[04/07 20:50:39    211s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:1875.1M
[04/07 20:50:39    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:1875.1M
[04/07 20:50:39    211s] z: 2, totalTracks: 1
[04/07 20:50:39    211s] z: 4, totalTracks: 1
[04/07 20:50:39    211s] z: 6, totalTracks: 1
[04/07 20:50:39    211s] z: 8, totalTracks: 1
[04/07 20:50:39    211s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:39    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1875.1M
[04/07 20:50:40    211s] OPERPROF:     Starting CMU at level 3, MEM:1875.1M
[04/07 20:50:40    211s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1875.1M
[04/07 20:50:40    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.229, MEM:1875.1M
[04/07 20:50:40    211s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1875.1MB).
[04/07 20:50:40    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.249, MEM:1875.1M
[04/07 20:50:40    211s]     Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:40    211s] End AAE Lib Interpolated Model. (MEM=1875.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:40    211s]     Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     Clock tree legalization - Histogram:
[04/07 20:50:40    211s]     ====================================
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     --------------------------------
[04/07 20:50:40    211s]     Movement (um)    Number of cells
[04/07 20:50:40    211s]     --------------------------------
[04/07 20:50:40    211s]       (empty table)
[04/07 20:50:40    211s]     --------------------------------
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     Clock tree legalization - There are no Movements:
[04/07 20:50:40    211s]     =================================================
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     ---------------------------------------------
[04/07 20:50:40    211s]     Movement (um)    Desired     Achieved    Node
[04/07 20:50:40    211s]                      location    location    
[04/07 20:50:40    211s]     ---------------------------------------------
[04/07 20:50:40    211s]       (empty table)
[04/07 20:50:40    211s]     ---------------------------------------------
[04/07 20:50:40    211s]     
[04/07 20:50:40    211s]     Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/07 20:50:40    211s]     Clock DAG stats after 'Clustering':
[04/07 20:50:40    211s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:40    211s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:40    211s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:40    211s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:40    211s]       wire capacitance : top=0.000fF, trunk=128.198fF, leaf=182.214fF, total=310.412fF
[04/07 20:50:40    211s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:40    211s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:40    211s]     Clock DAG net violations after 'Clustering':
[04/07 20:50:40    211s]       Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:40    211s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/07 20:50:40    211s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:40    211s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:40    211s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/07 20:50:40    211s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:40    211s]      Logics: I1025_NS: 3 
[04/07 20:50:40    211s]     Primary reporting skew groups after 'Clustering':
[04/07 20:50:40    211s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
[04/07 20:50:40    211s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:40    211s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:40    211s]     Skew group summary after 'Clustering':
[04/07 20:50:40    211s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:40    211s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:40    211s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
[04/07 20:50:40    211s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.627, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.627} (wid=-0.006 ws=0.025) (gid=0.633 gs=0.000)
[04/07 20:50:40    211s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:40    211s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:40    211s]     Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:40    211s]   Clustering done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   Post-Clustering Statistics Report
[04/07 20:50:40    211s]   =================================
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   Fanout Statistics:
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   ----------------------------------------------------------------------------------
[04/07 20:50:40    211s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/07 20:50:40    211s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/07 20:50:40    211s]   ----------------------------------------------------------------------------------
[04/07 20:50:40    211s]   Trunk         9       1.222      1          3        0.667      {8 <= 1, 1 <= 3}
[04/07 20:50:40    211s]   Leaf          3      37.333      8         52       25.403      {1 <= 16, 2 <= 52}
[04/07 20:50:40    211s]   ----------------------------------------------------------------------------------
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   Clustering Failure Statistics:
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   --------------------------------
[04/07 20:50:40    211s]   Net Type    Clusters    Clusters
[04/07 20:50:40    211s]               Tried       Failed
[04/07 20:50:40    211s]   --------------------------------
[04/07 20:50:40    211s]   Trunk          2           0
[04/07 20:50:40    211s]   Leaf           3           0
[04/07 20:50:40    211s]   --------------------------------
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   Clustering Partition Statistics:
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   ------------------------------------------------------------------------------------
[04/07 20:50:40    211s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[04/07 20:50:40    211s]               Fraction    Fraction    Count        Size      Size    Size    Size
[04/07 20:50:40    211s]   ------------------------------------------------------------------------------------
[04/07 20:50:40    211s]   Trunk        0.000       1.000          2         1.000     1        1       0.000
[04/07 20:50:40    211s]   Leaf         0.000       1.000          3        37.333     8       52      25.403
[04/07 20:50:40    211s]   ------------------------------------------------------------------------------------
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   
[04/07 20:50:40    211s]   Looking for fanout violations...
[04/07 20:50:40    211s]   Looking for fanout violations done.
[04/07 20:50:40    211s]   CongRepair After Initial Clustering...
[04/07 20:50:40    211s]   Reset timing graph...
[04/07 20:50:40    211s] Ignoring AAE DB Resetting ...
[04/07 20:50:40    211s]   Reset timing graph done.
[04/07 20:50:40    211s]   Leaving CCOpt scope - Early Global Route...
[04/07 20:50:40    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1875.1M
[04/07 20:50:40    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1875.1M
[04/07 20:50:40    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1869.5M
[04/07 20:50:40    211s] All LLGs are deleted
[04/07 20:50:40    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1869.5M
[04/07 20:50:40    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1869.5M
[04/07 20:50:40    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.042, MEM:1869.5M
[04/07 20:50:40    211s]   Clock implementation routing...
[04/07 20:50:40    211s] Net route status summary:
[04/07 20:50:40    211s]   Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:40    211s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:40    211s]     Routing using eGR only...
[04/07 20:50:40    211s]       Early Global Route - eGR->NR step...
[04/07 20:50:40    211s] (ccopt eGR): There are 11 nets for routing of which 8 have one or more fixed wires.
[04/07 20:50:40    211s] (ccopt eGR): Start to route 11 all nets
[04/07 20:50:40    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Loading and Dumping File ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Reading DB...
[04/07 20:50:40    211s] (I)       Read data from FE... (mem=1869.5M)
[04/07 20:50:40    211s] (I)       Read nodes and places... (mem=1869.5M)
[04/07 20:50:40    211s] (I)       Done Read nodes and places (cpu=0.000s, mem=1869.5M)
[04/07 20:50:40    211s] (I)       Read nets... (mem=1869.5M)
[04/07 20:50:40    211s] (I)       Done Read nets (cpu=0.000s, mem=1869.5M)
[04/07 20:50:40    211s] (I)       Done Read data from FE (cpu=0.000s, mem=1869.5M)
[04/07 20:50:40    211s] (I)       before initializing RouteDB syMemory usage = 1869.5 MB
[04/07 20:50:40    211s] (I)       Clean congestion better: true
[04/07 20:50:40    211s] (I)       Estimate vias on DPT layer: true
[04/07 20:50:40    211s] (I)       Clean congestion LA rounds: 5
[04/07 20:50:40    211s] (I)       Layer constraints as soft constraints: true
[04/07 20:50:40    211s] (I)       Soft top layer         : true
[04/07 20:50:40    211s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/07 20:50:40    211s] (I)       Better NDR handling    : true
[04/07 20:50:40    211s] (I)       Routing cost fix for NDR handling: true
[04/07 20:50:40    211s] (I)       Update initial WL after Phase 1a: true
[04/07 20:50:40    211s] (I)       Block tracks for preroutes: true
[04/07 20:50:40    211s] (I)       Assign IRoute by net group key: true
[04/07 20:50:40    211s] (I)       Block unroutable channels: true
[04/07 20:50:40    211s] (I)       Block unroutable channel fix: true
[04/07 20:50:40    211s] (I)       Block unroutable channels 3D: true
[04/07 20:50:40    211s] (I)       Check blockage within NDR space in TA: true
[04/07 20:50:40    211s] (I)       Handle EOL spacing     : true
[04/07 20:50:40    211s] (I)       Honor MSV route constraint: false
[04/07 20:50:40    211s] (I)       Maximum routing layer  : 127
[04/07 20:50:40    211s] (I)       Minimum routing layer  : 2
[04/07 20:50:40    211s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:40    211s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:40    211s] (I)       Tracks used by clock wire: 0
[04/07 20:50:40    211s] (I)       Reverse direction      : 
[04/07 20:50:40    211s] (I)       Honor partition pin guides: true
[04/07 20:50:40    211s] (I)       Route selected nets only: true
[04/07 20:50:40    211s] (I)       Route secondary PG pins: false
[04/07 20:50:40    211s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:40    211s] (I)       Refine MST             : true
[04/07 20:50:40    211s] (I)       Honor PRL              : true
[04/07 20:50:40    211s] (I)       Strong congestion aware: true
[04/07 20:50:40    211s] (I)       Improved initial location for IRoutes: true
[04/07 20:50:40    211s] (I)       Multi panel TA         : true
[04/07 20:50:40    211s] (I)       Penalize wire overlap  : true
[04/07 20:50:40    211s] (I)       Expand small instance blockage: true
[04/07 20:50:40    211s] (I)       Reduce via in TA       : true
[04/07 20:50:40    211s] (I)       SS-aware routing       : true
[04/07 20:50:40    211s] (I)       Improve tree edge sharing: true
[04/07 20:50:40    211s] (I)       Improve 2D via estimation: true
[04/07 20:50:40    211s] (I)       Refine Steiner tree    : true
[04/07 20:50:40    211s] (I)       Build spine tree       : true
[04/07 20:50:40    211s] (I)       Model pass through capacity: true
[04/07 20:50:40    211s] (I)       Extend blockages by a half GCell: true
[04/07 20:50:40    211s] (I)       Partial layer blockage modeling: true
[04/07 20:50:40    211s] (I)       Consider pin shapes    : true
[04/07 20:50:40    211s] (I)       Consider pin shapes for all nodes: true
[04/07 20:50:40    211s] (I)       Consider NR APA        : true
[04/07 20:50:40    211s] (I)       Consider IO pin shape  : true
[04/07 20:50:40    211s] (I)       Fix pin connection bug : true
[04/07 20:50:40    211s] (I)       Consider layer RC for local wires: true
[04/07 20:50:40    211s] (I)       LA-aware pin escape length: 2
[04/07 20:50:40    211s] (I)       Split for must join    : true
[04/07 20:50:40    211s] (I)       Route guide main branches file: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfpZ0Iv7.trunk.1
[04/07 20:50:40    211s] (I)       Route guide min downstream WL type: SUBTREE
[04/07 20:50:40    211s] (I)       Routing effort level   : 10000
[04/07 20:50:40    211s] (I)       Special modeling for N7: 0
[04/07 20:50:40    211s] (I)       Special modeling for N6: 0
[04/07 20:50:40    211s] (I)       N3 special modeling    : 0
[04/07 20:50:40    211s] (I)       Special modeling for N5 v6: 0
[04/07 20:50:40    211s] (I)       Special settings for S3: 0
[04/07 20:50:40    211s] (I)       Special settings for S4: 0
[04/07 20:50:40    211s] (I)       Special settings for S5 v2: 0
[04/07 20:50:40    211s] (I)       Special settings for S7: 0
[04/07 20:50:40    211s] (I)       Special settings for S8: 0
[04/07 20:50:40    211s] (I)       Prefer layer length threshold: 8
[04/07 20:50:40    211s] (I)       Overflow penalty cost  : 10
[04/07 20:50:40    211s] (I)       A-star cost            : 0.30
[04/07 20:50:40    211s] (I)       Misalignment cost      : 10.00
[04/07 20:50:40    211s] (I)       Threshold for short IRoute: 6
[04/07 20:50:40    211s] (I)       Via cost during post routing: 1.00
[04/07 20:50:40    211s] (I)       source-to-sink ratio   : 0.30
[04/07 20:50:40    211s] (I)       Scenic ratio bound     : 3.00
[04/07 20:50:40    211s] (I)       Segment layer relax scenic ratio: 1.25
[04/07 20:50:40    211s] (I)       Source-sink aware LA ratio: 0.50
[04/07 20:50:40    211s] (I)       PG-aware similar topology routing: true
[04/07 20:50:40    211s] (I)       Maze routing via cost fix: true
[04/07 20:50:40    211s] (I)       Apply PRL on PG terms  : true
[04/07 20:50:40    211s] (I)       Apply PRL on obs objects: true
[04/07 20:50:40    211s] (I)       Handle range-type spacing rules: true
[04/07 20:50:40    211s] (I)       Apply function for special wires: true
[04/07 20:50:40    211s] (I)       Layer by layer blockage reading: true
[04/07 20:50:40    211s] (I)       Offset calculation fix : true
[04/07 20:50:40    211s] (I)       Parallel spacing query fix: true
[04/07 20:50:40    211s] (I)       Force source to root IR: true
[04/07 20:50:40    211s] (I)       Layer Weights          : L2:4 L3:2.5
[04/07 20:50:40    211s] (I)       Route stripe layer range: 
[04/07 20:50:40    211s] (I)       Honor partition fences : 
[04/07 20:50:40    211s] (I)       Honor partition pin    : 
[04/07 20:50:40    211s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:40    211s] (I)       Do not relax to DPT layer: true
[04/07 20:50:40    211s] (I)       Pass through capacity modeling: true
[04/07 20:50:40    211s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:40    211s] (I)       Use row-based GCell size
[04/07 20:50:40    211s] (I)       Use row-based GCell align
[04/07 20:50:40    211s] (I)       GCell unit size   : 1672
[04/07 20:50:40    211s] (I)       GCell multiplier  : 1
[04/07 20:50:40    211s] (I)       GCell row height  : 1672
[04/07 20:50:40    211s] (I)       Actual row height : 1672
[04/07 20:50:40    211s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:40    211s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:40    211s] [NR-eGR] M1 has no routable track
[04/07 20:50:40    211s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:40    211s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:40    211s] (I)       ===========================================================================
[04/07 20:50:40    211s] (I)       == Report All Rule Vias ==
[04/07 20:50:40    211s] (I)       ===========================================================================
[04/07 20:50:40    211s] (I)        Via Rule : (Default)
[04/07 20:50:40    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:40    211s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:40    211s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:50:40    211s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:40    211s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:40    211s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:40    211s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:40    211s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:40    211s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:40    211s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:40    211s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:40    211s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:40    211s] (I)       ===========================================================================
[04/07 20:50:40    211s] (I)        Via Rule : CTS_RULE
[04/07 20:50:40    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:40    211s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:40    211s] (I)        1  243 : CTS_RULE_VIA12SQ_C_HV_S   247 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[04/07 20:50:40    211s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:50:40    211s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     268 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[04/07 20:50:40    211s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     277 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[04/07 20:50:40    211s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     282 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[04/07 20:50:40    211s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     291 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[04/07 20:50:40    211s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     296 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[04/07 20:50:40    211s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:50:40    211s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:50:40    211s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:40    211s] (I)       ===========================================================================
[04/07 20:50:40    211s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:40    211s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:40    211s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:40    211s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:40    211s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:40    211s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:40    211s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:40    211s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:50:40    211s] (I)       readDataFromPlaceDB
[04/07 20:50:40    211s] (I)       Read net information..
[04/07 20:50:40    211s] [NR-eGR] Read numTotalNets=478  numIgnoredNets=467
[04/07 20:50:40    211s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:40    211s] 
[04/07 20:50:40    211s] [NR-eGR] Connected 0 must-join pins/ports
[04/07 20:50:40    211s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:40    211s] (I)       Start initializing grid graph
[04/07 20:50:40    211s] (I)       End initializing grid graph
[04/07 20:50:40    211s] (I)       Model blockages into capacity
[04/07 20:50:40    211s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:50:40    211s] (I)       Started Modeling ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 1 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 2 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 2 ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 3 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 4 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 4 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 5 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 5 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 6 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 6 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 7 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 8 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 9 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:40    211s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    211s] (I)       Started Modeling Layer 10 ( Curr Mem: 1869.47 MB )
[04/07 20:50:40    212s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:40    212s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    212s] (I)       Finished Modeling ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1869.47 MB )
[04/07 20:50:40    212s] (I)       -- layer congestion ratio --
[04/07 20:50:40    212s] (I)       Layer 1 : 0.100000
[04/07 20:50:40    212s] (I)       Layer 2 : 0.700000
[04/07 20:50:40    212s] (I)       Layer 3 : 0.700000
[04/07 20:50:40    212s] (I)       Layer 4 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 5 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 6 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 7 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 8 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 9 : 1.000000
[04/07 20:50:40    212s] (I)       Layer 10 : 1.000000
[04/07 20:50:40    212s] (I)       ----------------------------
[04/07 20:50:40    212s] (I)       Moved 3 terms for better access 
[04/07 20:50:40    212s] (I)       Number of ignored nets = 0
[04/07 20:50:40    212s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of clock nets = 11.  Ignored: No
[04/07 20:50:40    212s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:40    212s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:40    212s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:40    212s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[04/07 20:50:40    212s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1869.5 MB
[04/07 20:50:40    212s] (I)       Ndr track 0 does not exist
[04/07 20:50:40    212s] (I)       Ndr track 0 does not exist
[04/07 20:50:40    212s] (I)       Ndr track 0 does not exist
[04/07 20:50:40    212s] (I)       Layer1  viaCost=200.00
[04/07 20:50:40    212s] (I)       Layer2  viaCost=200.00
[04/07 20:50:40    212s] (I)       Layer3  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer4  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer5  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer6  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer7  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer8  viaCost=100.00
[04/07 20:50:40    212s] (I)       Layer9  viaCost=300.00
[04/07 20:50:40    212s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:40    212s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:40    212s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:40    212s] (I)       Site width          :   152  (dbu)
[04/07 20:50:40    212s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:40    212s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:40    212s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:40    212s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:40    212s] (I)       Grid                :   718   718    10
[04/07 20:50:40    212s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:40    212s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:40    212s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:40    212s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:40    212s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:40    212s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:40    212s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:40    212s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:40    212s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:40    212s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:40    212s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:40    212s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:40    212s] (I)       --------------------------------------------------------
[04/07 20:50:40    212s] 
[04/07 20:50:40    212s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:40    212s] [NR-eGR] Rule id: 0  Nets: 3 
[04/07 20:50:40    212s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:50:40    212s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:50:40    212s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:50:40    212s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:40    212s] [NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 5 
[04/07 20:50:40    212s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:50:40    212s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:40    212s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:40    212s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:40    212s] [NR-eGR] Rule id: 2  Nets: 0 
[04/07 20:50:40    212s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:40    212s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:40    212s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:40    212s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:40    212s] [NR-eGR] ========================================
[04/07 20:50:40    212s] [NR-eGR] 
[04/07 20:50:40    212s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer2 : = 1558366 / 5668610 (27.49%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer3 : = 745954 / 2833946 (26.32%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer4 : = 192937 / 2833946 (6.81%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer5 : = 89247 / 1416614 (6.30%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:40    212s] (I)       blocked tracks on layer10 : = 8451 / 176628 (4.78%)
[04/07 20:50:40    212s] (I)       After initializing earlyGlobalRoute syMemory usage = 1894.1 MB
[04/07 20:50:40    212s] (I)       Finished Loading and Dumping File ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Started Global Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       ============= Initialization =============
[04/07 20:50:40    212s] (I)       totalPins=125  totalGlobalPin=125 (100.00%)
[04/07 20:50:40    212s] (I)       Started Build MST ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Generate topology with single threads
[04/07 20:50:40    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       total 2D Cap : 2725944 = (1329950 H, 1395994 V)
[04/07 20:50:40    212s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [5, 6]
[04/07 20:50:40    212s] (I)       ============  Phase 1a Route ============
[04/07 20:50:40    212s] (I)       Started Phase 1a ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       ============  Phase 1b Route ============
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.048344e+03um
[04/07 20:50:40    212s] (I)       ============  Phase 1c Route ============
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       ============  Phase 1d Route ============
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       ============  Phase 1e Route ============
[04/07 20:50:40    212s] (I)       Started Phase 1e ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.048344e+03um
[04/07 20:50:40    212s] [NR-eGR] 
[04/07 20:50:40    212s] (I)       ============  Phase 1f Route ============
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       ============  Phase 1g Route ============
[04/07 20:50:40    212s] (I)       Started Post Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Usage: 627 = (166 H, 461 V) = (0.01% H, 0.03% V) = (2.776e+02um H, 7.708e+02um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=627
[04/07 20:50:40    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Running layer assignment with 1 threads
[04/07 20:50:40    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Started Build MST ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Generate topology with single threads
[04/07 20:50:40    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       total 2D Cap : 4754929 = (2096132 H, 2658797 V)
[04/07 20:50:40    212s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/07 20:50:40    212s] (I)       ============  Phase 1a Route ============
[04/07 20:50:40    212s] (I)       Started Phase 1a ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[04/07 20:50:40    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Usage: 1878 = (661 H, 1217 V) = (0.03% H, 0.05% V) = (1.105e+03um H, 2.035e+03um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       ============  Phase 1b Route ============
[04/07 20:50:40    212s] (I)       Started Phase 1b ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Usage: 1862 = (653 H, 1209 V) = (0.03% H, 0.05% V) = (1.092e+03um H, 2.021e+03um V)
[04/07 20:50:40    212s] (I)       
[04/07 20:50:40    212s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.113264e+03um
[04/07 20:50:40    212s] (I)       ============  Phase 1c Route ============
[04/07 20:50:40    212s] (I)       Started Phase 1c ( Curr Mem: 1894.07 MB )
[04/07 20:50:40    212s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:40    212s] (I)       Started Two Level Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 1937 = (661 H, 1276 V) = (0.03% H, 0.05% V) = (1.105e+03um H, 2.133e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1d Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1d ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1d ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 1926 = (661 H, 1265 V) = (0.03% H, 0.05% V) = (1.105e+03um H, 2.115e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1e Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1e ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 1926 = (661 H, 1265 V) = (0.03% H, 0.05% V) = (1.105e+03um H, 2.115e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.220272e+03um
[04/07 20:50:41    212s] [NR-eGR] 
[04/07 20:50:41    212s] (I)       ============  Phase 1f Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1f ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1f ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 1918 = (623 H, 1295 V) = (0.03% H, 0.05% V) = (1.042e+03um H, 2.165e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1g Route ============
[04/07 20:50:41    212s] (I)       Started Post Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 1893 = (600 H, 1293 V) = (0.03% H, 0.05% V) = (1.003e+03um H, 2.162e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=185
[04/07 20:50:41    212s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/07 20:50:41    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Running layer assignment with 1 threads
[04/07 20:50:41    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Build MST ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Generate topology with single threads
[04/07 20:50:41    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       total 2D Cap : 7490021 = (3429102 H, 4060919 V)
[04/07 20:50:41    212s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/07 20:50:41    212s] (I)       ============  Phase 1a Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1a ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/07 20:50:41    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2937 = (1056 H, 1881 V) = (0.03% H, 0.05% V) = (1.766e+03um H, 3.145e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1b Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1b ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2947 = (1056 H, 1891 V) = (0.03% H, 0.05% V) = (1.766e+03um H, 3.162e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.927384e+03um
[04/07 20:50:41    212s] (I)       ============  Phase 1c Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1c ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:41    212s] (I)       Started Two Level Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2947 = (1056 H, 1891 V) = (0.03% H, 0.05% V) = (1.766e+03um H, 3.162e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1d Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1d ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1d ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2952 = (1059 H, 1893 V) = (0.03% H, 0.05% V) = (1.771e+03um H, 3.165e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1e Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1e ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2952 = (1059 H, 1893 V) = (0.03% H, 0.05% V) = (1.771e+03um H, 3.165e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.935744e+03um
[04/07 20:50:41    212s] [NR-eGR] 
[04/07 20:50:41    212s] (I)       ============  Phase 1f Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1f ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1f ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2951 = (1030 H, 1921 V) = (0.03% H, 0.05% V) = (1.722e+03um H, 3.212e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1g Route ============
[04/07 20:50:41    212s] (I)       Started Post Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 2936 = (1013 H, 1923 V) = (0.03% H, 0.05% V) = (1.694e+03um H, 3.215e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[04/07 20:50:41    212s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[04/07 20:50:41    212s] (I)       Started Build MST ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Generate topology with single threads
[04/07 20:50:41    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       total 2D Cap : 8859320 = (4112348 H, 4746972 V)
[04/07 20:50:41    212s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[04/07 20:50:41    212s] (I)       ============  Phase 1a Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1a ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:41    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 3938 = (1469 H, 2469 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.128e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1b Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1b ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 3938 = (1469 H, 2469 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.128e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.584336e+03um
[04/07 20:50:41    212s] (I)       ============  Phase 1c Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1c ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:41    212s] (I)       Started Two Level Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 3963 = (1469 H, 2494 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.170e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1d Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1d ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 4002 = (1469 H, 2533 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.235e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] (I)       ============  Phase 1e Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1e ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    212s] (I)       Usage: 4002 = (1469 H, 2533 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.235e+03um V)
[04/07 20:50:41    212s] (I)       
[04/07 20:50:41    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.691344e+03um
[04/07 20:50:41    212s] [NR-eGR] 
[04/07 20:50:41    212s] (I)       ============  Phase 1f Route ============
[04/07 20:50:41    212s] (I)       Started Phase 1f ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1f ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4003 = (1469 H, 2534 V) = (0.04% H, 0.05% V) = (2.456e+03um H, 4.237e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       ============  Phase 1g Route ============
[04/07 20:50:41    213s] (I)       Started Post Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 3948 = (1454 H, 2494 V) = (0.04% H, 0.05% V) = (2.431e+03um H, 4.170e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=547
[04/07 20:50:41    213s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/07 20:50:41    213s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Running layer assignment with 1 threads
[04/07 20:50:41    213s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Started Build MST ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Generate topology with single threads
[04/07 20:50:41    213s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       total 2D Cap : 9381910 = (4466469 H, 4915441 V)
[04/07 20:50:41    213s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/07 20:50:41    213s] (I)       ============  Phase 1a Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1a ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:41    213s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4407 = (1677 H, 2730 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.565e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       ============  Phase 1b Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1b ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4407 = (1677 H, 2730 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.565e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       earlyGlobalRoute overflow of layer group 5: 0.01% H + 0.00% V. EstWL: 7.368504e+03um
[04/07 20:50:41    213s] (I)       ============  Phase 1c Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1c ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:41    213s] (I)       Started Two Level Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4409 = (1677 H, 2732 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.568e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       ============  Phase 1d Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1d ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4409 = (1677 H, 2732 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.568e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       ============  Phase 1e Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1e ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4409 = (1677 H, 2732 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.568e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.371848e+03um
[04/07 20:50:41    213s] [NR-eGR] 
[04/07 20:50:41    213s] (I)       ============  Phase 1f Route ============
[04/07 20:50:41    213s] (I)       Started Phase 1f ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4413 = (1648 H, 2765 V) = (0.04% H, 0.06% V) = (2.755e+03um H, 4.623e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       ============  Phase 1g Route ============
[04/07 20:50:41    213s] (I)       Started Post Routing ( Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:41    213s] (I)       Usage: 4408 = (1677 H, 2731 V) = (0.04% H, 0.06% V) = (2.804e+03um H, 4.566e+03um V)
[04/07 20:50:41    213s] (I)       
[04/07 20:50:41    213s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=460
[04/07 20:50:42    213s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       Running layer assignment with 1 threads
[04/07 20:50:42    213s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       
[04/07 20:50:42    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:42    213s] [NR-eGR]                        OverCon            
[04/07 20:50:42    213s] [NR-eGR]                         #Gcell     %Gcell
[04/07 20:50:42    213s] [NR-eGR]       Layer                (1)    OverCon 
[04/07 20:50:42    213s] [NR-eGR] ----------------------------------------------
[04/07 20:50:42    213s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M6  (6)         3( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M7  (7)        10( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR] ----------------------------------------------
[04/07 20:50:42    213s] [NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[04/07 20:50:42    213s] [NR-eGR] 
[04/07 20:50:42    213s] (I)       Finished Global Routing ( CPU: 1.30 sec, Real: 1.29 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       total 2D Cap : 13607464 = (4476837 H, 9130627 V)
[04/07 20:50:42    213s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/07 20:50:42    213s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/07 20:50:42    213s] (I)       ============= track Assignment ============
[04/07 20:50:42    213s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       Started Greedy Track Assignment ( Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:50:42    213s] (I)       Running track assignment with 1 threads
[04/07 20:50:42    213s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] (I)       Run single-thread track assignment
[04/07 20:50:42    213s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1894.07 MB )
[04/07 20:50:42    213s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:42    213s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1593
[04/07 20:50:42    213s] [NR-eGR]     M2  (2V) length: 5.761831e+03um, number of vias: 2235
[04/07 20:50:42    213s] [NR-eGR]     M3  (3H) length: 7.410762e+03um, number of vias: 948
[04/07 20:50:42    213s] [NR-eGR]     M4  (4V) length: 5.761897e+03um, number of vias: 384
[04/07 20:50:42    213s] [NR-eGR]     M5  (5H) length: 4.451480e+03um, number of vias: 364
[04/07 20:50:42    213s] [NR-eGR]     M6  (6V) length: 1.136124e+04um, number of vias: 296
[04/07 20:50:42    213s] [NR-eGR]     M7  (7H) length: 5.392346e+03um, number of vias: 67
[04/07 20:50:42    213s] [NR-eGR]     M8  (8V) length: 1.517335e+03um, number of vias: 36
[04/07 20:50:42    213s] [NR-eGR]     M9  (9H) length: 7.201710e+02um, number of vias: 4
[04/07 20:50:42    213s] [NR-eGR]   MRDL (10V) length: 3.752880e+02um, number of vias: 0
[04/07 20:50:42    213s] [NR-eGR] Total length: 4.275235e+04um, number of vias: 5927
[04/07 20:50:42    213s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:42    213s] [NR-eGR] Total eGR-routed clock nets wire length: 3.072588e+03um 
[04/07 20:50:42    213s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:42    213s] [NR-eGR] Report for selected net(s) only.
[04/07 20:50:42    213s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 122
[04/07 20:50:42    213s] [NR-eGR]     M2  (2V) length: 6.513900e+01um, number of vias: 142
[04/07 20:50:42    213s] [NR-eGR]     M3  (3H) length: 3.099280e+02um, number of vias: 101
[04/07 20:50:42    213s] [NR-eGR]     M4  (4V) length: 5.933860e+02um, number of vias: 40
[04/07 20:50:42    213s] [NR-eGR]     M5  (5H) length: 4.424720e+02um, number of vias: 29
[04/07 20:50:42    213s] [NR-eGR]     M6  (6V) length: 1.369215e+03um, number of vias: 10
[04/07 20:50:42    213s] [NR-eGR]     M7  (7H) length: 2.912320e+02um, number of vias: 2
[04/07 20:50:42    213s] [NR-eGR]     M8  (8V) length: 1.216000e+00um, number of vias: 0
[04/07 20:50:42    213s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:42    213s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:42    213s] [NR-eGR] Total length: 3.072588e+03um, number of vias: 446
[04/07 20:50:42    213s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:42    213s] [NR-eGR] Total routed clock nets wire length: 3.072588e+03um, number of vias: 446
[04/07 20:50:42    213s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:42    213s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.17 sec, Real: 2.17 sec, Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfpZ0Iv7
[04/07 20:50:42    213s]       Early Global Route - eGR->NR step done. (took cpu=0:00:02.3 real=0:00:02.3)
[04/07 20:50:42    213s]     Routing using eGR only done.
[04/07 20:50:42    213s] Net route status summary:
[04/07 20:50:42    213s]   Clock:        11 (unrouted=3, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:42    213s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:42    213s] 
[04/07 20:50:42    213s] CCOPT: Done with clock implementation routing.
[04/07 20:50:42    213s] 
[04/07 20:50:42    213s]   Clock implementation routing done.
[04/07 20:50:42    213s]   Fixed 8 wires.
[04/07 20:50:42    213s]   CCOpt: Starting congestion repair using flow wrapper...
[04/07 20:50:42    213s]     Congestion Repair...
[04/07 20:50:42    213s] 
[04/07 20:50:42    213s] Starting congRepair ...
[04/07 20:50:42    213s] User Input Parameters:
[04/07 20:50:42    213s] - Congestion Driven    : On
[04/07 20:50:42    213s] - Timing Driven        : Off
[04/07 20:50:42    213s] - Area-Violation Based : On
[04/07 20:50:42    213s] - Start Rollback Level : -5
[04/07 20:50:42    213s] - Legalized            : On
[04/07 20:50:42    213s] - Window Based         : Off
[04/07 20:50:42    213s] - eDen incr mode       : Off
[04/07 20:50:42    213s] - Small incr mode      : Off
[04/07 20:50:42    213s] 
[04/07 20:50:42    213s] Collecting buffer chain nets ...
[04/07 20:50:42    213s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1828.1M
[04/07 20:50:42    213s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1828.1M
[04/07 20:50:42    213s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1828.1M
[04/07 20:50:42    213s] Starting Early Global Route congestion estimation: mem = 1828.1M
[04/07 20:50:42    213s] (I)       Started Loading and Dumping File ( Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] (I)       Reading DB...
[04/07 20:50:42    213s] (I)       Read data from FE... (mem=1828.1M)
[04/07 20:50:42    213s] (I)       Read nodes and places... (mem=1828.1M)
[04/07 20:50:42    213s] (I)       Done Read nodes and places (cpu=0.000s, mem=1828.1M)
[04/07 20:50:42    213s] (I)       Read nets... (mem=1828.1M)
[04/07 20:50:42    213s] (I)       Done Read nets (cpu=0.000s, mem=1828.1M)
[04/07 20:50:42    213s] (I)       Done Read data from FE (cpu=0.000s, mem=1828.1M)
[04/07 20:50:42    213s] (I)       before initializing RouteDB syMemory usage = 1828.1 MB
[04/07 20:50:42    213s] (I)       Honor MSV route constraint: false
[04/07 20:50:42    213s] (I)       Maximum routing layer  : 127
[04/07 20:50:42    213s] (I)       Minimum routing layer  : 2
[04/07 20:50:42    213s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:42    213s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:42    213s] (I)       Tracks used by clock wire: 0
[04/07 20:50:42    213s] (I)       Reverse direction      : 
[04/07 20:50:42    213s] (I)       Honor partition pin guides: true
[04/07 20:50:42    213s] (I)       Route selected nets only: false
[04/07 20:50:42    213s] (I)       Route secondary PG pins: false
[04/07 20:50:42    213s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:42    213s] (I)       Apply function for special wires: true
[04/07 20:50:42    213s] (I)       Layer by layer blockage reading: true
[04/07 20:50:42    213s] (I)       Offset calculation fix : true
[04/07 20:50:42    213s] (I)       Route stripe layer range: 
[04/07 20:50:42    213s] (I)       Honor partition fences : 
[04/07 20:50:42    213s] (I)       Honor partition pin    : 
[04/07 20:50:42    213s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:42    213s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:42    213s] (I)       Use row-based GCell size
[04/07 20:50:42    213s] (I)       Use row-based GCell align
[04/07 20:50:42    213s] (I)       GCell unit size   : 1672
[04/07 20:50:42    213s] (I)       GCell multiplier  : 1
[04/07 20:50:42    213s] (I)       GCell row height  : 1672
[04/07 20:50:42    213s] (I)       Actual row height : 1672
[04/07 20:50:42    213s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:42    213s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:42    213s] [NR-eGR] M1 has no routable track
[04/07 20:50:42    213s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:42    213s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:42    213s] (I)       ===========================================================================
[04/07 20:50:42    213s] (I)       == Report All Rule Vias ==
[04/07 20:50:42    213s] (I)       ===========================================================================
[04/07 20:50:42    213s] (I)        Via Rule : (Default)
[04/07 20:50:42    213s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:42    213s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:42    213s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:50:42    213s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:42    213s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:42    213s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:42    213s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:42    213s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:42    213s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:42    213s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:42    213s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:42    213s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:42    213s] (I)       ===========================================================================
[04/07 20:50:42    213s] (I)        Via Rule : CTS_RULE
[04/07 20:50:42    213s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:42    213s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:42    213s] (I)        1  243 : CTS_RULE_VIA12SQ_C_HV_S   247 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[04/07 20:50:42    213s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:50:42    213s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     268 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[04/07 20:50:42    213s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     277 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[04/07 20:50:42    213s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     282 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[04/07 20:50:42    213s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     291 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[04/07 20:50:42    213s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     296 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[04/07 20:50:42    213s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:50:42    213s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:50:42    213s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:42    213s] (I)       ===========================================================================
[04/07 20:50:42    213s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:42    213s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:42    213s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:42    213s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:42    213s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:42    213s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:42    213s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:42    213s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 530
[04/07 20:50:42    213s] (I)       readDataFromPlaceDB
[04/07 20:50:42    213s] (I)       Read net information..
[04/07 20:50:42    213s] [NR-eGR] Read numTotalNets=478  numIgnoredNets=8
[04/07 20:50:42    213s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:42    213s] 
[04/07 20:50:42    213s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:42    213s] (I)       Start initializing grid graph
[04/07 20:50:42    213s] (I)       End initializing grid graph
[04/07 20:50:42    213s] (I)       Model blockages into capacity
[04/07 20:50:42    213s] (I)       Read Num Blocks=87365  Num Prerouted Wires=530  Num CS=0
[04/07 20:50:42    213s] (I)       Started Modeling ( Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] (I)       Started Modeling Layer 1 ( Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] (I)       Started Modeling Layer 2 ( Curr Mem: 1828.07 MB )
[04/07 20:50:42    213s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 186
[04/07 20:50:42    213s] (I)       Finished Modeling Layer 2 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    213s] (I)       Started Modeling Layer 3 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 176
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 4 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 76
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 4 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 5 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 57
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 6 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 25
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 7 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 9
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 8 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 1
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 9 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Started Modeling Layer 10 ( Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:42    214s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       Finished Modeling ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1830.07 MB )
[04/07 20:50:42    214s] (I)       -- layer congestion ratio --
[04/07 20:50:42    214s] (I)       Layer 1 : 0.100000
[04/07 20:50:42    214s] (I)       Layer 2 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 3 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 4 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 5 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 6 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 7 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 8 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 9 : 0.700000
[04/07 20:50:42    214s] (I)       Layer 10 : 0.700000
[04/07 20:50:42    214s] (I)       ----------------------------
[04/07 20:50:42    214s] (I)       Number of ignored nets = 8
[04/07 20:50:42    214s] (I)       Number of fixed nets = 8.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of clock nets = 11.  Ignored: No
[04/07 20:50:42    214s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:42    214s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:42    214s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:43    214s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1830.1 MB
[04/07 20:50:43    214s] (I)       Ndr track 0 does not exist
[04/07 20:50:43    214s] (I)       Ndr track 0 does not exist
[04/07 20:50:43    214s] (I)       Ndr track 0 does not exist
[04/07 20:50:43    214s] (I)       Layer1  viaCost=200.00
[04/07 20:50:43    214s] (I)       Layer2  viaCost=200.00
[04/07 20:50:43    214s] (I)       Layer3  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer4  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer5  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer6  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer7  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer8  viaCost=100.00
[04/07 20:50:43    214s] (I)       Layer9  viaCost=300.00
[04/07 20:50:43    214s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:43    214s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:43    214s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:43    214s] (I)       Site width          :   152  (dbu)
[04/07 20:50:43    214s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:43    214s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:43    214s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:43    214s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:43    214s] (I)       Grid                :   718   718    10
[04/07 20:50:43    214s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:43    214s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:43    214s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:43    214s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:43    214s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:43    214s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:43    214s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:43    214s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:43    214s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:43    214s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:43    214s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:43    214s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:43    214s] (I)       --------------------------------------------------------
[04/07 20:50:43    214s] 
[04/07 20:50:43    214s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:43    214s] [NR-eGR] Rule id: 0  Nets: 0 
[04/07 20:50:43    214s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:50:43    214s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:50:43    214s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:50:43    214s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:43    214s] [NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[04/07 20:50:43    214s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:50:43    214s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:43    214s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:43    214s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:43    214s] [NR-eGR] Rule id: 2  Nets: 445 
[04/07 20:50:43    214s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:43    214s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:43    214s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:43    214s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:43    214s] [NR-eGR] ========================================
[04/07 20:50:43    214s] [NR-eGR] 
[04/07 20:50:43    214s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:43    214s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:50:43    214s] (I)       After initializing earlyGlobalRoute syMemory usage = 1862.5 MB
[04/07 20:50:43    214s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Started Global Routing ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       ============= Initialization =============
[04/07 20:50:43    214s] (I)       totalPins=1493  totalGlobalPin=1480 (99.13%)
[04/07 20:50:43    214s] (I)       Started Build MST ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Generate topology with single threads
[04/07 20:50:43    214s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:50:43    214s] [NR-eGR] Layer group 1: route 445 net(s) in layer range [2, 10]
[04/07 20:50:43    214s] (I)       ============  Phase 1a Route ============
[04/07 20:50:43    214s] (I)       Started Phase 1a ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:43    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Usage: 23256 = (9944 H, 13312 V) = (0.22% H, 0.15% V) = (1.663e+04um H, 2.226e+04um V)
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] (I)       ============  Phase 1b Route ============
[04/07 20:50:43    214s] (I)       Started Phase 1b ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Usage: 23337 = (9947 H, 13390 V) = (0.22% H, 0.15% V) = (1.663e+04um H, 2.239e+04um V)
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.05% V. EstWL: 3.901946e+04um
[04/07 20:50:43    214s] (I)       Congestion metric : 0.06%H 0.05%V, 0.11%HV
[04/07 20:50:43    214s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:50:43    214s] (I)       ============  Phase 1c Route ============
[04/07 20:50:43    214s] (I)       Started Phase 1c ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:43    214s] (I)       Started Two Level Routing ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Usage: 23452 = (10014 H, 13438 V) = (0.23% H, 0.15% V) = (1.674e+04um H, 2.247e+04um V)
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] (I)       ============  Phase 1d Route ============
[04/07 20:50:43    214s] (I)       Started Phase 1d ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Usage: 23452 = (10014 H, 13438 V) = (0.23% H, 0.15% V) = (1.674e+04um H, 2.247e+04um V)
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] (I)       ============  Phase 1e Route ============
[04/07 20:50:43    214s] (I)       Started Phase 1e ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Usage: 23452 = (10014 H, 13438 V) = (0.23% H, 0.15% V) = (1.674e+04um H, 2.247e+04um V)
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.921174e+04um
[04/07 20:50:43    214s] [NR-eGR] 
[04/07 20:50:43    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Running layer assignment with 1 threads
[04/07 20:50:43    214s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       ============  Phase 1l Route ============
[04/07 20:50:43    214s] (I)       
[04/07 20:50:43    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:43    214s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:50:43    214s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:50:43    214s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:50:43    214s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:43    214s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]      M3  (3)        19( 0.00%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:43    214s] [NR-eGR]      M4  (4)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]      M5  (5)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]      M6  (6)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:43    214s] [NR-eGR]      M7  (7)        73( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:50:43    214s] [NR-eGR]      M8  (8)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:43    214s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:50:43    214s] [NR-eGR] Total              217( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:50:43    214s] [NR-eGR] 
[04/07 20:50:43    214s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:50:43    214s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:50:43    214s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:50:43    214s] Early Global Route congestion estimation runtime: 1.07 seconds, mem = 1862.5M
[04/07 20:50:43    214s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.060, REAL:1.071, MEM:1862.5M
[04/07 20:50:43    214s] OPERPROF: Starting HotSpotCal at level 1, MEM:1862.5M
[04/07 20:50:43    214s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:43    214s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:50:43    214s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:43    214s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:50:43    214s] [hotspot] +------------+---------------+---------------+
[04/07 20:50:43    214s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:50:43    214s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:50:43    214s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.019, MEM:1862.5M
[04/07 20:50:43    214s] Skipped repairing congestion.
[04/07 20:50:43    214s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1862.5M
[04/07 20:50:43    214s] Starting Early Global Route wiring: mem = 1862.5M
[04/07 20:50:43    214s] (I)       ============= track Assignment ============
[04/07 20:50:43    214s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Started Greedy Track Assignment ( Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:50:43    214s] (I)       Running track assignment with 1 threads
[04/07 20:50:43    214s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    214s] (I)       Run Multi-thread track assignment
[04/07 20:50:43    215s] (I)       Finished Greedy Track Assignment ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1862.54 MB )
[04/07 20:50:43    215s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:43    215s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1593
[04/07 20:50:43    215s] [NR-eGR]     M2  (2V) length: 5.786272e+03um, number of vias: 2201
[04/07 20:50:43    215s] [NR-eGR]     M3  (3H) length: 7.309226e+03um, number of vias: 957
[04/07 20:50:43    215s] [NR-eGR]     M4  (4V) length: 5.650082e+03um, number of vias: 397
[04/07 20:50:43    215s] [NR-eGR]     M5  (5H) length: 4.629777e+03um, number of vias: 365
[04/07 20:50:43    215s] [NR-eGR]     M6  (6V) length: 1.150926e+04um, number of vias: 295
[04/07 20:50:43    215s] [NR-eGR]     M7  (7H) length: 5.335040e+03um, number of vias: 65
[04/07 20:50:43    215s] [NR-eGR]     M8  (8V) length: 1.481919e+03um, number of vias: 36
[04/07 20:50:43    215s] [NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[04/07 20:50:43    215s] [NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[04/07 20:50:43    215s] [NR-eGR] Total length: 4.280221e+04um, number of vias: 5913
[04/07 20:50:43    215s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:43    215s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/07 20:50:43    215s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:43    215s] Early Global Route wiring runtime: 0.15 seconds, mem = 1816.5M
[04/07 20:50:43    215s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.150, REAL:0.149, MEM:1816.5M
[04/07 20:50:43    215s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[04/07 20:50:43    215s]     Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
[04/07 20:50:43    215s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/07 20:50:43    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.5M
[04/07 20:50:43    215s] z: 2, totalTracks: 1
[04/07 20:50:43    215s] z: 4, totalTracks: 1
[04/07 20:50:43    215s] z: 6, totalTracks: 1
[04/07 20:50:43    215s] z: 8, totalTracks: 1
[04/07 20:50:43    215s] #spOpts: N=28 autoPA advPA 
[04/07 20:50:43    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.5M
[04/07 20:50:43    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1816.5M
[04/07 20:50:43    215s] Core basic site is unit
[04/07 20:50:44    215s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:50:44    215s] SiteArray: use 5,865,472 bytes
[04/07 20:50:44    215s] SiteArray: current memory after site array memory allocation 1822.1M
[04/07 20:50:44    215s] SiteArray: FP blocked sites are writable
[04/07 20:50:44    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:50:44    215s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1822.1M
[04/07 20:50:44    215s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:50:44    215s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.113, MEM:1822.1M
[04/07 20:50:44    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.360, REAL:0.360, MEM:1822.1M
[04/07 20:50:44    215s] OPERPROF:     Starting CMU at level 3, MEM:1822.1M
[04/07 20:50:44    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1822.1M
[04/07 20:50:44    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.370, REAL:0.372, MEM:1822.1M
[04/07 20:50:44    215s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1822.1MB).
[04/07 20:50:44    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.393, MEM:1822.1M
[04/07 20:50:44    215s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.1 real=0:00:04.1)
[04/07 20:50:44    215s]   Leaving CCOpt scope - extractRC...
[04/07 20:50:44    215s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/07 20:50:44    215s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:50:44    215s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:50:44    215s] Extraction called for design 'fifo1_sram' of instances=462 and nets=1659 using extraction engine 'preRoute' .
[04/07 20:50:44    215s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:50:44    215s] RC Extraction called in multi-corner(2) mode.
[04/07 20:50:44    215s] RCMode: PreRoute
[04/07 20:50:44    215s]       RC Corner Indexes            0       1   
[04/07 20:50:44    215s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:50:44    215s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:44    215s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:44    215s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:44    215s] Shrink Factor                : 1.00000
[04/07 20:50:44    215s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:50:44    215s] Using capacitance table file ...
[04/07 20:50:44    215s] LayerId::1 widthSet size::4
[04/07 20:50:44    215s] LayerId::2 widthSet size::4
[04/07 20:50:44    215s] LayerId::3 widthSet size::5
[04/07 20:50:44    215s] LayerId::4 widthSet size::5
[04/07 20:50:44    215s] LayerId::5 widthSet size::5
[04/07 20:50:44    215s] LayerId::6 widthSet size::5
[04/07 20:50:44    215s] LayerId::7 widthSet size::5
[04/07 20:50:44    215s] LayerId::8 widthSet size::5
[04/07 20:50:44    215s] LayerId::9 widthSet size::4
[04/07 20:50:44    215s] LayerId::10 widthSet size::2
[04/07 20:50:44    215s] Updating RC grid for preRoute extraction ...
[04/07 20:50:44    215s] Initializing multi-corner capacitance tables ... 
[04/07 20:50:45    216s] Initializing multi-corner resistance tables ...
[04/07 20:50:45    216s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.316905 ; uaWl: 1.000000 ; uaWlH: 0.679825 ; aWlH: 0.000000 ; Pmax: 0.936400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:50:45    216s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1822.129M)
[04/07 20:50:45    216s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/07 20:50:45    216s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/07 20:50:45    216s]   Not writing Steiner routes to the DB after clustering cong repair call.
[04/07 20:50:45    216s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:45    216s] End AAE Lib Interpolated Model. (MEM=1822.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:45    216s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:45    216s]   Clock DAG stats after clustering cong repair call:
[04/07 20:50:45    216s]     cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    216s]     cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    216s]     cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    216s]     sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    216s]     wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    216s]     wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    216s]     hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    216s]   Clock DAG net violations after clustering cong repair call:
[04/07 20:50:45    216s]     Capacitance : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:45    216s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/07 20:50:45    216s]     Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    216s]     Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    216s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/07 20:50:45    216s]      Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    216s]    Logics: I1025_NS: 3 
[04/07 20:50:45    216s]   Primary reporting skew groups after clustering cong repair call:
[04/07 20:50:45    216s]     skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]         min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    216s]         max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    216s]   Skew group summary after clustering cong repair call:
[04/07 20:50:45    216s]     skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:45    216s]     skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:45    216s]     skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]     skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:45    216s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:45    216s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.0 real=0:00:05.0)
[04/07 20:50:45    216s]   Stage::Clustering done. (took cpu=0:00:06.4 real=0:00:06.4)
[04/07 20:50:45    216s]   Stage::DRV Fixing...
[04/07 20:50:45    216s]   Fixing clock tree slew time and max cap violations...
[04/07 20:50:45    216s]     Fixing clock tree overload: ...20% .
[04/07 20:50:45    216s]       Accumulated time to calculate placeable region: 0.01
[04/07 20:50:45    216s]       Accumulated time to calculate placeable region: 0.01
[04/07 20:50:45    216s]       Accumulated time to calculate placeable region: 0.01
[04/07 20:50:45    216s]       Accumulated time to calculate placeable region: 0.01
[04/07 20:50:45    216s]       Accumulated time to calculate placeable region: 0.01
[04/07 20:50:45    216s]     ..40% ...60% ...80% ...100% 
[04/07 20:50:45    216s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/07 20:50:45    216s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    216s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    216s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    216s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    216s]       wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    216s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    216s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    216s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/07 20:50:45    216s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/07 20:50:45    216s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    216s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    216s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/07 20:50:45    216s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    216s]      Logics: I1025_NS: 3 
[04/07 20:50:45    216s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    216s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    216s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/07 20:50:45    216s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    216s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    216s]     BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    216s]     {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 165 succeeded with high effort: 165 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    216s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/07 20:50:45    216s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/07 20:50:45    216s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/07 20:50:45    216s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/07 20:50:45    216s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    216s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    216s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    216s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    216s]       wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    216s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    216s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    216s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/07 20:50:45    216s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/07 20:50:45    216s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    216s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    216s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/07 20:50:45    216s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    216s]      Logics: I1025_NS: 3 
[04/07 20:50:45    216s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    216s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    216s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/07 20:50:45    216s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:45    216s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619, avg=0.600, sd=0.007], skew [0.023 vs 0.105], 100% {0.596, 0.619} (wid=-0.009 ws=0.023) (gid=0.628 gs=0.000)
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626, avg=0.606, sd=0.008], skew [0.025 vs 0.105], 100% {0.602, 0.626} (wid=-0.006 ws=0.025) (gid=0.632 gs=0.000)
[04/07 20:50:45    216s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:45    216s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500, avg=0.498, sd=0.001], skew [0.003 vs 0.105], 100% {0.497, 0.500} (wid=-0.036 ws=0.003) (gid=0.536 gs=0.000)
[04/07 20:50:45    216s]     BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    216s]     {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    216s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/07 20:50:45    216s]   Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/07 20:50:45    216s]   Stage::Insertion Delay Reduction...
[04/07 20:50:45    216s]   Removing unnecessary root buffering...
[04/07 20:50:45    216s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/07 20:50:45    216s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    216s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    216s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    216s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    216s]       wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    216s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    216s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    216s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/07 20:50:45    216s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/07 20:50:45    216s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    216s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    216s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/07 20:50:45    216s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    216s]      Logics: I1025_NS: 3 
[04/07 20:50:45    216s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    216s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    216s]     Skew group summary after 'Removing unnecessary root buffering':
[04/07 20:50:45    216s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    216s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    216s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    216s]     BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    216s]     {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    216s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:45    216s]   Removing unconstrained drivers...
[04/07 20:50:45    216s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/07 20:50:45    216s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    216s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    216s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    216s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    216s]       wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    216s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    216s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    216s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/07 20:50:45    216s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/07 20:50:45    216s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    216s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    216s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/07 20:50:45    216s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    216s]      Logics: I1025_NS: 3 
[04/07 20:50:45    216s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/07 20:50:45    216s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    217s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    217s]     Skew group summary after 'Removing unconstrained drivers':
[04/07 20:50:45    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]     BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    217s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:45    217s]   Checking for inverting clock gates...
[04/07 20:50:45    217s]   Checking for inverting clock gates done.
[04/07 20:50:45    217s]   Reducing insertion delay 1...
[04/07 20:50:45    217s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/07 20:50:45    217s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=3, total=8
[04/07 20:50:45    217s]       cell areas       : b=53.370um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36053.370um^2
[04/07 20:50:45    217s]       cell capacitance : b=16.854fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7739.113fF
[04/07 20:50:45    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    217s]       wire capacitance : top=0.000fF, trunk=128.407fF, leaf=182.285fF, total=310.692fF
[04/07 20:50:45    217s]       wire lengths     : top=0.000um, trunk=1051.027um, leaf=2055.913um, total=3106.940um
[04/07 20:50:45    217s]       hp wire lengths  : top=0.000um, trunk=1987.107um, leaf=1360.494um, total=3347.601um
[04/07 20:50:45    217s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/07 20:50:45    217s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/07 20:50:45    217s]       Trunk : target=0.200ns count=8 avg=0.085ns sd=0.088ns min=0.000ns max=0.197ns {5 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 2 <= 0.190ns, 1 <= 0.200ns}
[04/07 20:50:45    217s]       Leaf  : target=0.200ns count=3 avg=0.105ns sd=0.042ns min=0.057ns max=0.135ns {1 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    217s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/07 20:50:45    217s]        Bufs: NBUFFX32_LVT: 5 
[04/07 20:50:45    217s]      Logics: I1025_NS: 3 
[04/07 20:50:45    217s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/07 20:50:45    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]           min path sink: wptr_full/wptr_reg_7_/CLK
[04/07 20:50:45    217s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:45    217s]     Skew group summary after 'Reducing insertion delay 1':
[04/07 20:50:45    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.596, max=0.619], skew [0.023 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.602, max=0.626], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]     BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.619, wclk/func_max_sdc,WC: 0.153 -> 0.626, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    217s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:45    217s]   Removing longest path buffering...
[04/07 20:50:45    217s]     Clock DAG stats after 'Removing longest path buffering':
[04/07 20:50:45    217s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:45    217s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:45    217s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:45    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:45    217s]       wire capacitance : top=0.000fF, trunk=97.927fF, leaf=184.537fF, total=282.464fF
[04/07 20:50:45    217s]       wire lengths     : top=0.000um, trunk=737.085um, leaf=2100.733um, total=2837.818um
[04/07 20:50:45    217s]       hp wire lengths  : top=0.000um, trunk=1657.547um, leaf=1360.820um, total=3018.367um
[04/07 20:50:45    217s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/07 20:50:45    217s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/07 20:50:45    217s]       Trunk : target=0.200ns count=6 avg=0.099ns sd=0.109ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 3 <= 0.200ns}
[04/07 20:50:45    217s]       Leaf  : target=0.200ns count=3 avg=0.133ns sd=0.067ns min=0.057ns max=0.180ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:45    217s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/07 20:50:45    217s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:45    217s]      Logics: I1025_NS: 3 
[04/07 20:50:45    217s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/07 20:50:45    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]           min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:45    217s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:45    217s]     Skew group summary after 'Removing longest path buffering':
[04/07 20:50:45    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.558], skew [0.027 vs 0.105]
[04/07 20:50:45    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.558], skew [0.027 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.539, max=0.564], skew [0.025 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.497, max=0.500], skew [0.003 vs 0.105]
[04/07 20:50:45    217s]     BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:45    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.558, wclk/func_max_sdc,WC: 0.153 -> 0.564, wclk2x/func_max_sdc,WC: 0.153 -> 0.500}Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:45    217s]   Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/07 20:50:45    217s]   Reducing insertion delay 2...
[04/07 20:50:46    217s]     Path optimization required 306 stage delay updates 
[04/07 20:50:46    217s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/07 20:50:46    217s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    217s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    217s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    217s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    217s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    217s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    217s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/07 20:50:46    217s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/07 20:50:46    217s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    217s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    217s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/07 20:50:46    217s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    217s]      Logics: I1025_NS: 3 
[04/07 20:50:46    217s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    217s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    217s]     Skew group summary after 'Reducing insertion delay 2':
[04/07 20:50:46    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    217s]     BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:46    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    217s]   Reducing insertion delay 2 done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/07 20:50:46    217s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/07 20:50:46    217s]   CCOpt::Phase::Construction done. (took cpu=0:00:07.8 real=0:00:07.8)
[04/07 20:50:46    217s]   CCOpt::Phase::Implementation...
[04/07 20:50:46    217s]   Stage::Reducing Power...
[04/07 20:50:46    217s]   Improving clock tree routing...
[04/07 20:50:46    217s]     Iteration 1...
[04/07 20:50:46    217s]     Iteration 1 done.
[04/07 20:50:46    217s]     Clock DAG stats after 'Improving clock tree routing':
[04/07 20:50:46    217s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    217s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    217s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    217s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    217s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    217s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    217s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/07 20:50:46    217s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/07 20:50:46    217s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    217s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    217s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/07 20:50:46    217s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    217s]      Logics: I1025_NS: 3 
[04/07 20:50:46    217s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    217s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    217s]     Skew group summary after 'Improving clock tree routing':
[04/07 20:50:46    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    217s]     BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:46    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    217s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]   Reducing clock tree power 1...
[04/07 20:50:46    217s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/07 20:50:46    217s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]     100% 
[04/07 20:50:46    217s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/07 20:50:46    217s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    217s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    217s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    217s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    217s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    217s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    217s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/07 20:50:46    217s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/07 20:50:46    217s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    217s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    217s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/07 20:50:46    217s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    217s]      Logics: I1025_NS: 3 
[04/07 20:50:46    217s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    217s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    217s]     Skew group summary after 'Reducing clock tree power 1':
[04/07 20:50:46    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    217s]     BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:46    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    217s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]   Reducing clock tree power 2...
[04/07 20:50:46    217s]     Path optimization required 0 stage delay updates 
[04/07 20:50:46    217s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/07 20:50:46    217s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    217s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    217s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    217s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    217s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    217s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    217s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    217s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/07 20:50:46    217s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/07 20:50:46    217s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    217s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    217s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/07 20:50:46    217s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    217s]      Logics: I1025_NS: 3 
[04/07 20:50:46    217s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    217s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    217s]     Skew group summary after 'Reducing clock tree power 2':
[04/07 20:50:46    217s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    217s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    217s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    217s]     BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:46    217s]     {rclk/func_max_sdc,WC: 0.153 -> 0.557, wclk/func_max_sdc,WC: 0.153 -> 0.563, wclk2x/func_max_sdc,WC: 0.153 -> 0.491}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    217s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]   Stage::Balancing...
[04/07 20:50:46    217s]   Approximately balancing fragments step...
[04/07 20:50:46    217s]     Resolve constraints - Approximately balancing fragments...
[04/07 20:50:46    217s]     Resolving skew group constraints...
[04/07 20:50:46    217s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/07 20:50:46    217s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.153ns to 0.557ns.
[04/07 20:50:46    217s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.153ns to 0.563ns.
[04/07 20:50:46    217s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.153ns to 0.490ns.
[04/07 20:50:46    217s]       
[04/07 20:50:46    217s]       Slackened skew group targets:
[04/07 20:50:46    217s]       
[04/07 20:50:46    217s]       -------------------------------------------------------------------
[04/07 20:50:46    217s]       Skew group             Desired    Slackened    Desired    Slackened
[04/07 20:50:46    217s]                              Target     Target       Target     Target
[04/07 20:50:46    217s]                              Max ID     Max ID       Skew       Skew
[04/07 20:50:46    217s]       -------------------------------------------------------------------
[04/07 20:50:46    217s]       rclk/func_max_sdc       0.153       0.557         -           -
[04/07 20:50:46    217s]       wclk/func_max_sdc       0.153       0.563         -           -
[04/07 20:50:46    217s]       wclk2x/func_max_sdc     0.153       0.490         -           -
[04/07 20:50:46    217s]       -------------------------------------------------------------------
[04/07 20:50:46    217s]       
[04/07 20:50:46    217s]       
[04/07 20:50:46    217s]     Resolving skew group constraints done.
[04/07 20:50:46    217s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/07 20:50:46    217s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/07 20:50:46    217s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]     Approximately balancing fragments...
[04/07 20:50:46    217s]       Moving gates to improve sub-tree skew...
[04/07 20:50:46    217s]         Tried: 10 Succeeded: 0
[04/07 20:50:46    217s]         Topology Tried: 0 Succeeded: 0
[04/07 20:50:46    217s]         0 Succeeded with SS ratio
[04/07 20:50:46    217s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/07 20:50:46    217s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/07 20:50:46    217s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/07 20:50:46    217s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    217s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    217s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    217s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    217s]           wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    217s]           wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    217s]           hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    217s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/07 20:50:46    217s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/07 20:50:46    217s]           Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    217s]           Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    217s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/07 20:50:46    217s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    217s]          Logics: I1025_NS: 3 
[04/07 20:50:46    217s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    217s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    217s]       Approximately balancing fragments bottom up...
[04/07 20:50:46    217s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/07 20:50:46    218s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/07 20:50:46    218s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]           wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]           wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]           hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/07 20:50:46    218s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/07 20:50:46    218s]           Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]           Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/07 20:50:46    218s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]          Logics: I1025_NS: 3 
[04/07 20:50:46    218s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]       Approximately balancing fragments, wire and cell delays...
[04/07 20:50:46    218s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/07 20:50:46    218s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/07 20:50:46    218s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]           wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]           wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]           hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/07 20:50:46    218s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/07 20:50:46    218s]           Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]           Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/07 20:50:46    218s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]          Logics: I1025_NS: 3 
[04/07 20:50:46    218s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/07 20:50:46    218s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]     Approximately balancing fragments done.
[04/07 20:50:46    218s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:46    218s]   Clock DAG stats after Approximately balancing fragments:
[04/07 20:50:46    218s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]     cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]     cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]     sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]     wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]     wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]     hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]   Clock DAG net violations after Approximately balancing fragments: none
[04/07 20:50:46    218s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/07 20:50:46    218s]     Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]     Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/07 20:50:46    218s]      Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]    Logics: I1025_NS: 3 
[04/07 20:50:46    218s]   Primary reporting skew groups after Approximately balancing fragments:
[04/07 20:50:46    218s]     skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]         min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]         max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]   Skew group summary after Approximately balancing fragments:
[04/07 20:50:46    218s]     skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]     skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]     skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]     skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]   Improving fragments clock skew...
[04/07 20:50:46    218s]     Clock DAG stats after 'Improving fragments clock skew':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Improving fragments clock skew':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Approximately balancing step...
[04/07 20:50:46    218s]     Resolve constraints - Approximately balancing...
[04/07 20:50:46    218s]     Resolving skew group constraints...
[04/07 20:50:46    218s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/07 20:50:46    218s]     Resolving skew group constraints done.
[04/07 20:50:46    218s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]     Approximately balancing...
[04/07 20:50:46    218s]       Approximately balancing, wire and cell delays...
[04/07 20:50:46    218s]       Approximately balancing, wire and cell delays, iteration 1...
[04/07 20:50:46    218s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/07 20:50:46    218s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]           wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]           wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]           hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/07 20:50:46    218s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/07 20:50:46    218s]           Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]           Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/07 20:50:46    218s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]          Logics: I1025_NS: 3 
[04/07 20:50:46    218s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/07 20:50:46    218s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]     Approximately balancing done.
[04/07 20:50:46    218s]     Clock DAG stats after 'Approximately balancing step':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Approximately balancing step': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Approximately balancing step':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Approximately balancing step':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Fixing clock tree overload...
[04/07 20:50:46    218s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/07 20:50:46    218s]     Clock DAG stats after 'Fixing clock tree overload':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Fixing clock tree overload':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Approximately balancing paths...
[04/07 20:50:46    218s]     Added 0 buffers.
[04/07 20:50:46    218s]     Clock DAG stats after 'Approximately balancing paths':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.180ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Approximately balancing paths':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.003 ws=0.023) (gid=0.561 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.486, max=0.491, avg=0.489, sd=0.002], skew [0.004 vs 0.105], 100% {0.486, 0.491} (wid=-0.036 ws=0.004) (gid=0.526 gs=0.000)
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/07 20:50:46    218s]   Stage::Polishing...
[04/07 20:50:46    218s]   Merging balancing drivers for power...
[04/07 20:50:46    218s]     Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:46    218s]     Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]     Tried: 10 Succeeded: 0
[04/07 20:50:46    218s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Merging balancing drivers for power':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557], skew [0.026 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563], skew [0.023 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491], skew [0.004 vs 0.105]
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Checking for inverting clock gates...
[04/07 20:50:46    218s]   Checking for inverting clock gates done.
[04/07 20:50:46    218s]   Improving clock skew...
[04/07 20:50:46    218s]     Clock DAG stats after 'Improving clock skew':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Improving clock skew': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Improving clock skew':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Improving clock skew':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
[04/07 20:50:46    218s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Reducing clock tree power 3...
[04/07 20:50:46    218s]     Initial gate capacitance is (rise=7595.307fF fall=7798.120fF).
[04/07 20:50:46    218s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/07 20:50:46    218s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]     100% 
[04/07 20:50:46    218s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/07 20:50:46    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:46    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:46    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:46    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:46    218s]       wire capacitance : top=0.000fF, trunk=89.255fF, leaf=181.294fF, total=270.549fF
[04/07 20:50:46    218s]       wire lengths     : top=0.000um, trunk=646.321um, leaf=2070.536um, total=2716.857um
[04/07 20:50:46    218s]       hp wire lengths  : top=0.000um, trunk=1560.419um, leaf=1360.820um, total=2921.239um
[04/07 20:50:46    218s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/07 20:50:46    218s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/07 20:50:46    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.108ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:46    218s]       Leaf  : target=0.200ns count=3 avg=0.130ns sd=0.066ns min=0.056ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:46    218s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/07 20:50:46    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:46    218s]      Logics: I1025_NS: 3 
[04/07 20:50:46    218s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:46    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:46    218s]     Skew group summary after 'Reducing clock tree power 3':
[04/07 20:50:46    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
[04/07 20:50:46    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.487, max=0.491, avg=0.490, sd=0.002], skew [0.004 vs 0.105], 100% {0.487, 0.491} (wid=-0.036 ws=0.004) (gid=0.527 gs=0.000)
[04/07 20:50:46    218s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:46    218s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:46    218s]   Improving insertion delay...
[04/07 20:50:47    218s]     Clock DAG stats after 'Improving insertion delay':
[04/07 20:50:47    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:47    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:47    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:47    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:47    218s]       wire capacitance : top=0.000fF, trunk=87.066fF, leaf=181.597fF, total=268.663fF
[04/07 20:50:47    218s]       wire lengths     : top=0.000um, trunk=623.667um, leaf=2074.183um, total=2697.850um
[04/07 20:50:47    218s]       hp wire lengths  : top=0.000um, trunk=1531.995um, leaf=1360.820um, total=2892.815um
[04/07 20:50:47    218s]     Clock DAG net violations after 'Improving insertion delay': none
[04/07 20:50:47    218s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/07 20:50:47    218s]       Trunk : target=0.200ns count=6 avg=0.098ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:47    218s]       Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:47    218s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/07 20:50:47    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:47    218s]      Logics: I1025_NS: 3 
[04/07 20:50:47    218s]     Primary reporting skew groups after 'Improving insertion delay':
[04/07 20:50:47    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:47    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:47    218s]     Skew group summary after 'Improving insertion delay':
[04/07 20:50:47    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.485, max=0.491, avg=0.489, sd=0.002], skew [0.005 vs 0.105], 100% {0.485, 0.491} (wid=-0.034 ws=0.005) (gid=0.525 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.485, max=0.491, avg=0.489, sd=0.002], skew [0.005 vs 0.105], 100% {0.485, 0.491} (wid=-0.034 ws=0.005) (gid=0.525 gs=0.000)
[04/07 20:50:47    218s]     Legalizer API calls during this step: 119 succeeded with high effort: 119 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]   Improving insertion delay done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/07 20:50:47    218s]   Wire Opt OverFix...
[04/07 20:50:47    218s]     Wire Reduction extra effort...
[04/07 20:50:47    218s]       Artificially removing short and long paths...
[04/07 20:50:47    218s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Global shorten wires A0...
[04/07 20:50:47    218s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Move For Wirelength - core...
[04/07 20:50:47    218s]         Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[04/07 20:50:47    218s]         Max accepted move=0.000um, total accepted move=0.000um
[04/07 20:50:47    218s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Global shorten wires A1...
[04/07 20:50:47    218s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Move For Wirelength - core...
[04/07 20:50:47    218s]         Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/07 20:50:47    218s]         Max accepted move=0.000um, total accepted move=0.000um
[04/07 20:50:47    218s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Global shorten wires B...
[04/07 20:50:47    218s]         Modifying slew-target multiplier from 1 to 0.95
[04/07 20:50:47    218s]         Reverting slew-target multiplier from 0.95 to 1
[04/07 20:50:47    218s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:47    218s]       Move For Wirelength - branch...
[04/07 20:50:47    218s]         Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=1
[04/07 20:50:47    218s]         Max accepted move=0.760um, total accepted move=0.760um, average move=0.760um
[04/07 20:50:47    218s]         Move for wirelength. considered=9, filtered=9, permitted=3, cannotCompute=0, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/07 20:50:47    218s]         Max accepted move=0.000um, total accepted move=0.000um
[04/07 20:50:47    218s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/07 20:50:47    218s]         cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:47    218s]         cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:47    218s]         cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:47    218s]         sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:47    218s]         wire capacitance : top=0.000fF, trunk=80.566fF, leaf=181.317fF, total=261.883fF
[04/07 20:50:47    218s]         wire lengths     : top=0.000um, trunk=556.258um, leaf=2070.840um, total=2627.098um
[04/07 20:50:47    218s]         hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:47    218s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/07 20:50:47    218s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/07 20:50:47    218s]         Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:47    218s]         Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:47    218s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/07 20:50:47    218s]          Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:47    218s]        Logics: I1025_NS: 3 
[04/07 20:50:47    218s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/07 20:50:47    218s]         skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]             min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:47    218s]             max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:47    218s]       Skew group summary after 'Wire Reduction extra effort':
[04/07 20:50:47    218s]         skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]         skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]         skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]         skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]         skew_group wclk2x/func_max_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
[04/07 20:50:47    218s]         skew_group wclk2x/func_min_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
[04/07 20:50:47    218s]       Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:47    218s]     Optimizing orientation...
[04/07 20:50:47    218s]     FlipOpt...
[04/07 20:50:47    218s]     Optimizing orientation on clock cells...
[04/07 20:50:47    218s]       Orientation Wirelength Optimization: Attempted = 10 , Succeeded = 0 , Wirelength increased = 3 , CannotMove = 7 , Illegal = 0 , Other = 0
[04/07 20:50:47    218s]     Optimizing orientation on clock cells done.
[04/07 20:50:47    218s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:47    218s]     Clock DAG stats after 'Wire Opt OverFix':
[04/07 20:50:47    218s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:47    218s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:47    218s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:47    218s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:47    218s]       wire capacitance : top=0.000fF, trunk=80.566fF, leaf=181.317fF, total=261.883fF
[04/07 20:50:47    218s]       wire lengths     : top=0.000um, trunk=556.258um, leaf=2070.840um, total=2627.098um
[04/07 20:50:47    218s]       hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:47    218s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/07 20:50:47    218s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/07 20:50:47    218s]       Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 2 <= 0.200ns}
[04/07 20:50:47    218s]       Leaf  : target=0.200ns count=3 avg=0.131ns sd=0.065ns min=0.057ns max=0.181ns {1 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[04/07 20:50:47    218s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/07 20:50:47    218s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:47    218s]      Logics: I1025_NS: 3 
[04/07 20:50:47    218s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/07 20:50:47    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]           min path sink: wptr_full/wbin_reg_9_/CLK
[04/07 20:50:47    218s]           max path sink: fifomem/genblk1_7__U/CE1
[04/07 20:50:47    218s]     Skew group summary after 'Wire Opt OverFix':
[04/07 20:50:47    218s]       skew_group rclk/func_max_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]       skew_group rclk/func_min_sdc: insertion delay [min=0.531, max=0.557, avg=0.535, sd=0.007], skew [0.026 vs 0.105], 100% {0.531, 0.557} (wid=-0.002 ws=0.026) (gid=0.559 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk/func_max_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk/func_min_sdc: insertion delay [min=0.540, max=0.563, avg=0.543, sd=0.005], skew [0.023 vs 0.105], 100% {0.540, 0.563} (wid=0.002 ws=0.023) (gid=0.560 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
[04/07 20:50:47    218s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.479, max=0.488, avg=0.485, sd=0.003], skew [0.009 vs 0.105], 100% {0.479, 0.488} (wid=-0.031 ws=0.009) (gid=0.519 gs=0.000)
[04/07 20:50:47    218s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:47    218s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:50:47    218s]   Total capacitance is (rise=7857.190fF fall=8060.003fF), of which (rise=261.883fF fall=261.883fF) is wire, and (rise=7595.307fF fall=7798.120fF) is gate.
[04/07 20:50:47    218s]   Stage::Polishing done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/07 20:50:47    218s]   Stage::Updating netlist...
[04/07 20:50:47    218s]   Reset timing graph...
[04/07 20:50:47    218s] Ignoring AAE DB Resetting ...
[04/07 20:50:47    218s]   Reset timing graph done.
[04/07 20:50:47    218s]   Setting non-default rules before calling refine place.
[04/07 20:50:47    218s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1864.3M
[04/07 20:50:47    218s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.037, MEM:1864.3M
[04/07 20:50:47    218s]   Leaving CCOpt scope - ClockRefiner...
[04/07 20:50:47    218s]   Assigned high priority to 3 cells.
[04/07 20:50:47    218s]   Performing Clock Only Refine Place.
[04/07 20:50:47    218s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[04/07 20:50:47    218s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1864.3M
[04/07 20:50:47    218s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1864.3M
[04/07 20:50:47    218s] z: 2, totalTracks: 1
[04/07 20:50:47    218s] z: 4, totalTracks: 1
[04/07 20:50:47    218s] z: 6, totalTracks: 1
[04/07 20:50:47    218s] z: 8, totalTracks: 1
[04/07 20:50:47    218s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:47    219s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1864.3M
[04/07 20:50:47    219s] Info: 3 insts are soft-fixed.
[04/07 20:50:48    219s] OPERPROF:       Starting CMU at level 4, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.220, REAL:0.218, MEM:1864.3M
[04/07 20:50:48    219s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1864.3MB).
[04/07 20:50:48    219s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.255, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.255, MEM:1864.3M
[04/07 20:50:48    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.9
[04/07 20:50:48    219s] OPERPROF: Starting RefinePlace at level 1, MEM:1864.3M
[04/07 20:50:48    219s] *** Starting refinePlace (0:03:39 mem=1864.3M) ***
[04/07 20:50:48    219s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:50:48    219s] Info: 3 insts are soft-fixed.
[04/07 20:50:48    219s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:48    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:48    219s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1864.3M
[04/07 20:50:48    219s] Starting refinePlace ...
[04/07 20:50:48    219s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:48    219s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1864.3MB
[04/07 20:50:48    219s] Statistics of distance of Instance movement in refine placement:
[04/07 20:50:48    219s]   maximum (X+Y) =         0.00 um
[04/07 20:50:48    219s]   mean    (X+Y) =         0.00 um
[04/07 20:50:48    219s] Summary Report:
[04/07 20:50:48    219s] Instances move: 0 (out of 427 movable)
[04/07 20:50:48    219s] Instances flipped: 0
[04/07 20:50:48    219s] Mean displacement: 0.00 um
[04/07 20:50:48    219s] Max displacement: 0.00 um 
[04/07 20:50:48    219s] Total instances moved : 0
[04/07 20:50:48    219s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.004, MEM:1864.3M
[04/07 20:50:48    219s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:50:48    219s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1864.3MB
[04/07 20:50:48    219s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1864.3MB) @(0:03:39 - 0:03:39).
[04/07 20:50:48    219s] *** Finished refinePlace (0:03:39 mem=1864.3M) ***
[04/07 20:50:48    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.9
[04/07 20:50:48    219s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.029, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1864.3M
[04/07 20:50:48    219s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:1864.3M
[04/07 20:50:48    219s]   Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
[04/07 20:50:48    219s]   The largest move was 0 microns for .
[04/07 20:50:48    219s]   Moved 0 and flipped 0 of 6 clock instances (excluding sinks) during refinement
[04/07 20:50:48    219s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/07 20:50:48    219s]   Moved 0 and flipped 0 of 112 clock sinks during refinement.
[04/07 20:50:48    219s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/07 20:50:48    219s]   Revert refine place priority changes on 0 cells.
[04/07 20:50:48    219s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/07 20:50:48    219s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/07 20:50:48    219s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.4)
[04/07 20:50:48    219s]   CCOpt::Phase::eGRPC...
[04/07 20:50:48    219s]   eGR Post Conditioning loop iteration 0...
[04/07 20:50:48    219s]     Clock implementation routing...
[04/07 20:50:48    219s]       Leaving CCOpt scope - Routing Tools...
[04/07 20:50:48    219s] Net route status summary:
[04/07 20:50:48    219s]   Clock:         9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:48    219s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:48    219s]       Routing using eGR only...
[04/07 20:50:48    219s]         Early Global Route - eGR->NR step...
[04/07 20:50:48    219s] (ccopt eGR): There are 9 nets for routing of which 6 have one or more fixed wires.
[04/07 20:50:48    219s] (ccopt eGR): Start to route 9 all nets
[04/07 20:50:48    219s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] (I)       Started Loading and Dumping File ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] (I)       Reading DB...
[04/07 20:50:48    219s] (I)       Read data from FE... (mem=1864.3M)
[04/07 20:50:48    219s] (I)       Read nodes and places... (mem=1864.3M)
[04/07 20:50:48    219s] (I)       Done Read nodes and places (cpu=0.000s, mem=1864.3M)
[04/07 20:50:48    219s] (I)       Read nets... (mem=1864.3M)
[04/07 20:50:48    219s] (I)       Done Read nets (cpu=0.010s, mem=1864.3M)
[04/07 20:50:48    219s] (I)       Done Read data from FE (cpu=0.010s, mem=1864.3M)
[04/07 20:50:48    219s] (I)       before initializing RouteDB syMemory usage = 1864.3 MB
[04/07 20:50:48    219s] (I)       Clean congestion better: true
[04/07 20:50:48    219s] (I)       Estimate vias on DPT layer: true
[04/07 20:50:48    219s] (I)       Clean congestion LA rounds: 5
[04/07 20:50:48    219s] (I)       Layer constraints as soft constraints: true
[04/07 20:50:48    219s] (I)       Soft top layer         : true
[04/07 20:50:48    219s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/07 20:50:48    219s] (I)       Better NDR handling    : true
[04/07 20:50:48    219s] (I)       Routing cost fix for NDR handling: true
[04/07 20:50:48    219s] (I)       Update initial WL after Phase 1a: true
[04/07 20:50:48    219s] (I)       Block tracks for preroutes: true
[04/07 20:50:48    219s] (I)       Assign IRoute by net group key: true
[04/07 20:50:48    219s] (I)       Block unroutable channels: true
[04/07 20:50:48    219s] (I)       Block unroutable channel fix: true
[04/07 20:50:48    219s] (I)       Block unroutable channels 3D: true
[04/07 20:50:48    219s] (I)       Check blockage within NDR space in TA: true
[04/07 20:50:48    219s] (I)       Handle EOL spacing     : true
[04/07 20:50:48    219s] (I)       Honor MSV route constraint: false
[04/07 20:50:48    219s] (I)       Maximum routing layer  : 127
[04/07 20:50:48    219s] (I)       Minimum routing layer  : 2
[04/07 20:50:48    219s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:48    219s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:48    219s] (I)       Tracks used by clock wire: 0
[04/07 20:50:48    219s] (I)       Reverse direction      : 
[04/07 20:50:48    219s] (I)       Honor partition pin guides: true
[04/07 20:50:48    219s] (I)       Route selected nets only: true
[04/07 20:50:48    219s] (I)       Route secondary PG pins: false
[04/07 20:50:48    219s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:48    219s] (I)       Refine MST             : true
[04/07 20:50:48    219s] (I)       Honor PRL              : true
[04/07 20:50:48    219s] (I)       Strong congestion aware: true
[04/07 20:50:48    219s] (I)       Improved initial location for IRoutes: true
[04/07 20:50:48    219s] (I)       Multi panel TA         : true
[04/07 20:50:48    219s] (I)       Penalize wire overlap  : true
[04/07 20:50:48    219s] (I)       Expand small instance blockage: true
[04/07 20:50:48    219s] (I)       Reduce via in TA       : true
[04/07 20:50:48    219s] (I)       SS-aware routing       : true
[04/07 20:50:48    219s] (I)       Improve tree edge sharing: true
[04/07 20:50:48    219s] (I)       Improve 2D via estimation: true
[04/07 20:50:48    219s] (I)       Refine Steiner tree    : true
[04/07 20:50:48    219s] (I)       Build spine tree       : true
[04/07 20:50:48    219s] (I)       Model pass through capacity: true
[04/07 20:50:48    219s] (I)       Extend blockages by a half GCell: true
[04/07 20:50:48    219s] (I)       Partial layer blockage modeling: true
[04/07 20:50:48    219s] (I)       Consider pin shapes    : true
[04/07 20:50:48    219s] (I)       Consider pin shapes for all nodes: true
[04/07 20:50:48    219s] (I)       Consider NR APA        : true
[04/07 20:50:48    219s] (I)       Consider IO pin shape  : true
[04/07 20:50:48    219s] (I)       Fix pin connection bug : true
[04/07 20:50:48    219s] (I)       Consider layer RC for local wires: true
[04/07 20:50:48    219s] (I)       LA-aware pin escape length: 2
[04/07 20:50:48    219s] (I)       Split for must join    : true
[04/07 20:50:48    219s] (I)       Route guide main branches file: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfvOGBdg.trunk.1
[04/07 20:50:48    219s] (I)       Route guide min downstream WL type: SUBTREE
[04/07 20:50:48    219s] (I)       Routing effort level   : 10000
[04/07 20:50:48    219s] (I)       Special modeling for N7: 0
[04/07 20:50:48    219s] (I)       Special modeling for N6: 0
[04/07 20:50:48    219s] (I)       N3 special modeling    : 0
[04/07 20:50:48    219s] (I)       Special modeling for N5 v6: 0
[04/07 20:50:48    219s] (I)       Special settings for S3: 0
[04/07 20:50:48    219s] (I)       Special settings for S4: 0
[04/07 20:50:48    219s] (I)       Special settings for S5 v2: 0
[04/07 20:50:48    219s] (I)       Special settings for S7: 0
[04/07 20:50:48    219s] (I)       Special settings for S8: 0
[04/07 20:50:48    219s] (I)       Prefer layer length threshold: 8
[04/07 20:50:48    219s] (I)       Overflow penalty cost  : 10
[04/07 20:50:48    219s] (I)       A-star cost            : 0.30
[04/07 20:50:48    219s] (I)       Misalignment cost      : 10.00
[04/07 20:50:48    219s] (I)       Threshold for short IRoute: 6
[04/07 20:50:48    219s] (I)       Via cost during post routing: 1.00
[04/07 20:50:48    219s] (I)       source-to-sink ratio   : 0.30
[04/07 20:50:48    219s] (I)       Scenic ratio bound     : 3.00
[04/07 20:50:48    219s] (I)       Segment layer relax scenic ratio: 1.25
[04/07 20:50:48    219s] (I)       Source-sink aware LA ratio: 0.50
[04/07 20:50:48    219s] (I)       PG-aware similar topology routing: true
[04/07 20:50:48    219s] (I)       Maze routing via cost fix: true
[04/07 20:50:48    219s] (I)       Apply PRL on PG terms  : true
[04/07 20:50:48    219s] (I)       Apply PRL on obs objects: true
[04/07 20:50:48    219s] (I)       Handle range-type spacing rules: true
[04/07 20:50:48    219s] (I)       Apply function for special wires: true
[04/07 20:50:48    219s] (I)       Layer by layer blockage reading: true
[04/07 20:50:48    219s] (I)       Offset calculation fix : true
[04/07 20:50:48    219s] (I)       Parallel spacing query fix: true
[04/07 20:50:48    219s] (I)       Force source to root IR: true
[04/07 20:50:48    219s] (I)       Layer Weights          : L2:4 L3:2.5
[04/07 20:50:48    219s] (I)       Route stripe layer range: 
[04/07 20:50:48    219s] (I)       Honor partition fences : 
[04/07 20:50:48    219s] (I)       Honor partition pin    : 
[04/07 20:50:48    219s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:48    219s] (I)       Do not relax to DPT layer: true
[04/07 20:50:48    219s] (I)       Pass through capacity modeling: true
[04/07 20:50:48    219s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:48    219s] (I)       Use row-based GCell size
[04/07 20:50:48    219s] (I)       Use row-based GCell align
[04/07 20:50:48    219s] (I)       GCell unit size   : 1672
[04/07 20:50:48    219s] (I)       GCell multiplier  : 1
[04/07 20:50:48    219s] (I)       GCell row height  : 1672
[04/07 20:50:48    219s] (I)       Actual row height : 1672
[04/07 20:50:48    219s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:48    219s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:48    219s] [NR-eGR] M1 has no routable track
[04/07 20:50:48    219s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:48    219s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:48    219s] (I)       ===========================================================================
[04/07 20:50:48    219s] (I)       == Report All Rule Vias ==
[04/07 20:50:48    219s] (I)       ===========================================================================
[04/07 20:50:48    219s] (I)        Via Rule : (Default)
[04/07 20:50:48    219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:48    219s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:48    219s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:50:48    219s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:48    219s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:48    219s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:48    219s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:48    219s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:48    219s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:48    219s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:48    219s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:48    219s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:48    219s] (I)       ===========================================================================
[04/07 20:50:48    219s] (I)        Via Rule : CTS_RULE
[04/07 20:50:48    219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:48    219s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:48    219s] (I)        1  243 : CTS_RULE_VIA12SQ_C_HV_S   247 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[04/07 20:50:48    219s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:50:48    219s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     268 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[04/07 20:50:48    219s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     277 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[04/07 20:50:48    219s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     282 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[04/07 20:50:48    219s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     291 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[04/07 20:50:48    219s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     296 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[04/07 20:50:48    219s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:50:48    219s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:50:48    219s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:48    219s] (I)       ===========================================================================
[04/07 20:50:48    219s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:48    219s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:48    219s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:48    219s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:48    219s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:48    219s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:48    219s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:48    219s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:50:48    219s] (I)       readDataFromPlaceDB
[04/07 20:50:48    219s] (I)       Read net information..
[04/07 20:50:48    219s] [NR-eGR] Read numTotalNets=476  numIgnoredNets=467
[04/07 20:50:48    219s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:48    219s] 
[04/07 20:50:48    219s] [NR-eGR] Connected 0 must-join pins/ports
[04/07 20:50:48    219s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:48    219s] (I)       Start initializing grid graph
[04/07 20:50:48    219s] (I)       End initializing grid graph
[04/07 20:50:48    219s] (I)       Model blockages into capacity
[04/07 20:50:48    219s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:50:48    219s] (I)       Started Modeling ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 1 ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 2 ( Curr Mem: 1864.34 MB )
[04/07 20:50:48    219s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 2 ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1867.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 3 ( Curr Mem: 1867.34 MB )
[04/07 20:50:48    219s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 4 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 4 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 5 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 5 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 6 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 7 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 8 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 9 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Started Modeling Layer 10 ( Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:48    219s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       Finished Modeling ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 1869.34 MB )
[04/07 20:50:48    219s] (I)       -- layer congestion ratio --
[04/07 20:50:48    219s] (I)       Layer 1 : 0.100000
[04/07 20:50:48    219s] (I)       Layer 2 : 0.700000
[04/07 20:50:48    219s] (I)       Layer 3 : 0.700000
[04/07 20:50:48    219s] (I)       Layer 4 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 5 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 6 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 7 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 8 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 9 : 1.000000
[04/07 20:50:48    219s] (I)       Layer 10 : 1.000000
[04/07 20:50:48    219s] (I)       ----------------------------
[04/07 20:50:48    219s] (I)       Moved 3 terms for better access 
[04/07 20:50:48    219s] (I)       Number of ignored nets = 0
[04/07 20:50:48    219s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:50:48    219s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:48    219s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:48    219s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:48    219s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[04/07 20:50:48    219s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1869.3 MB
[04/07 20:50:48    219s] (I)       Ndr track 0 does not exist
[04/07 20:50:48    219s] (I)       Ndr track 0 does not exist
[04/07 20:50:48    219s] (I)       Ndr track 0 does not exist
[04/07 20:50:48    219s] (I)       Layer1  viaCost=200.00
[04/07 20:50:48    219s] (I)       Layer2  viaCost=200.00
[04/07 20:50:48    219s] (I)       Layer3  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer4  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer5  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer6  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer7  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer8  viaCost=100.00
[04/07 20:50:48    219s] (I)       Layer9  viaCost=300.00
[04/07 20:50:48    219s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:48    219s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:48    219s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:48    219s] (I)       Site width          :   152  (dbu)
[04/07 20:50:48    219s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:48    219s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:48    219s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:48    219s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:48    219s] (I)       Grid                :   718   718    10
[04/07 20:50:48    219s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:48    219s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:48    219s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:48    219s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:48    219s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:48    219s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:48    219s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:48    219s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:48    219s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:48    219s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:48    219s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:48    219s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:48    219s] (I)       --------------------------------------------------------
[04/07 20:50:48    219s] 
[04/07 20:50:48    219s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:48    219s] [NR-eGR] Rule id: 0  Nets: 3 
[04/07 20:50:48    219s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:50:48    219s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:50:48    219s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:50:48    219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:48    219s] [NR-eGR] Rule id: 1  Nets: 0 
[04/07 20:50:48    219s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:48    219s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:48    219s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:48    219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:48    219s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 3 
[04/07 20:50:48    219s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:50:48    219s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:48    219s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:48    219s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:48    219s] [NR-eGR] ========================================
[04/07 20:50:48    219s] [NR-eGR] 
[04/07 20:50:48    219s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer2 : = 1558366 / 5668610 (27.49%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer3 : = 745954 / 2833946 (26.32%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer4 : = 192937 / 2833946 (6.81%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer5 : = 89247 / 1416614 (6.30%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:48    219s] (I)       blocked tracks on layer10 : = 8451 / 176628 (4.78%)
[04/07 20:50:48    219s] (I)       After initializing earlyGlobalRoute syMemory usage = 1901.8 MB
[04/07 20:50:48    219s] (I)       Finished Loading and Dumping File ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Started Global Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       ============= Initialization =============
[04/07 20:50:48    219s] (I)       totalPins=121  totalGlobalPin=121 (100.00%)
[04/07 20:50:48    219s] (I)       Started Build MST ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Generate topology with single threads
[04/07 20:50:48    219s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       total 2D Cap : 2725944 = (1329950 H, 1395994 V)
[04/07 20:50:48    219s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[04/07 20:50:48    219s] (I)       ============  Phase 1a Route ============
[04/07 20:50:48    219s] (I)       Started Phase 1a ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] (I)       ============  Phase 1b Route ============
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[04/07 20:50:48    219s] (I)       ============  Phase 1c Route ============
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] (I)       ============  Phase 1d Route ============
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] (I)       ============  Phase 1e Route ============
[04/07 20:50:48    219s] (I)       Started Phase 1e ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[04/07 20:50:48    219s] [NR-eGR] 
[04/07 20:50:48    219s] (I)       ============  Phase 1f Route ============
[04/07 20:50:48    219s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    219s] (I)       
[04/07 20:50:48    219s] (I)       ============  Phase 1g Route ============
[04/07 20:50:48    219s] (I)       Started Post Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=331
[04/07 20:50:48    220s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Running layer assignment with 1 threads
[04/07 20:50:48    220s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Started Build MST ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Generate topology with single threads
[04/07 20:50:48    220s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       total 2D Cap : 4754929 = (2096132 H, 2658797 V)
[04/07 20:50:48    220s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/07 20:50:48    220s] (I)       ============  Phase 1a Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1a ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 9
[04/07 20:50:48    220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1613 = (490 H, 1123 V) = (0.02% H, 0.04% V) = (8.193e+02um H, 1.878e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] (I)       ============  Phase 1b Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1b ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1599 = (476 H, 1123 V) = (0.02% H, 0.04% V) = (7.959e+02um H, 1.878e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.673528e+03um
[04/07 20:50:48    220s] (I)       ============  Phase 1c Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1c ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:48    220s] (I)       Started Two Level Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1624 = (492 H, 1132 V) = (0.02% H, 0.04% V) = (8.226e+02um H, 1.893e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] (I)       ============  Phase 1d Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1d ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1637 = (496 H, 1141 V) = (0.02% H, 0.04% V) = (8.293e+02um H, 1.908e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] (I)       ============  Phase 1e Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1e ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1637 = (496 H, 1141 V) = (0.02% H, 0.04% V) = (8.293e+02um H, 1.908e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:48    220s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.737064e+03um
[04/07 20:50:48    220s] [NR-eGR] 
[04/07 20:50:48    220s] (I)       ============  Phase 1f Route ============
[04/07 20:50:48    220s] (I)       Started Phase 1f ( Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Finished Phase 1f ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:48    220s] (I)       Usage: 1638 = (489 H, 1149 V) = (0.02% H, 0.04% V) = (8.176e+02um H, 1.921e+03um V)
[04/07 20:50:48    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1g Route ============
[04/07 20:50:49    220s] (I)       Started Post Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 1591 = (472 H, 1119 V) = (0.02% H, 0.04% V) = (7.892e+02um H, 1.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=184
[04/07 20:50:49    220s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/07 20:50:49    220s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Running layer assignment with 1 threads
[04/07 20:50:49    220s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Build MST ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Generate topology with single threads
[04/07 20:50:49    220s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       total 2D Cap : 7490021 = (3429102 H, 4060919 V)
[04/07 20:50:49    220s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/07 20:50:49    220s] (I)       ============  Phase 1a Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1a ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/07 20:50:49    220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2647 = (812 H, 1835 V) = (0.02% H, 0.05% V) = (1.358e+03um H, 3.068e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1b Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1b ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2646 = (811 H, 1835 V) = (0.02% H, 0.05% V) = (1.356e+03um H, 3.068e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.424112e+03um
[04/07 20:50:49    220s] (I)       ============  Phase 1c Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1c ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:49    220s] (I)       Started Two Level Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2647 = (811 H, 1836 V) = (0.02% H, 0.05% V) = (1.356e+03um H, 3.070e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1d Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1d ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2686 = (833 H, 1853 V) = (0.02% H, 0.05% V) = (1.393e+03um H, 3.098e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1e Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1e ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2686 = (833 H, 1853 V) = (0.02% H, 0.05% V) = (1.393e+03um H, 3.098e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.490992e+03um
[04/07 20:50:49    220s] [NR-eGR] 
[04/07 20:50:49    220s] (I)       ============  Phase 1f Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1f ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1f ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2678 = (828 H, 1850 V) = (0.02% H, 0.05% V) = (1.384e+03um H, 3.093e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1g Route ============
[04/07 20:50:49    220s] (I)       Started Post Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 2650 = (813 H, 1837 V) = (0.02% H, 0.05% V) = (1.359e+03um H, 3.071e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[04/07 20:50:49    220s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[04/07 20:50:49    220s] (I)       Started Build MST ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Generate topology with single threads
[04/07 20:50:49    220s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       total 2D Cap : 8859320 = (4112348 H, 4746972 V)
[04/07 20:50:49    220s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[04/07 20:50:49    220s] (I)       ============  Phase 1a Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1a ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:49    220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3666 = (1153 H, 2513 V) = (0.03% H, 0.05% V) = (1.928e+03um H, 4.202e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1b Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1b ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3665 = (1152 H, 2513 V) = (0.03% H, 0.05% V) = (1.926e+03um H, 4.202e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.127880e+03um
[04/07 20:50:49    220s] (I)       ============  Phase 1c Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1c ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:49    220s] (I)       Started Two Level Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3665 = (1152 H, 2513 V) = (0.03% H, 0.05% V) = (1.926e+03um H, 4.202e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1d Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1d ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3702 = (1158 H, 2544 V) = (0.03% H, 0.05% V) = (1.936e+03um H, 4.254e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1e Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1e ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3702 = (1158 H, 2544 V) = (0.03% H, 0.05% V) = (1.936e+03um H, 4.254e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.189744e+03um
[04/07 20:50:49    220s] [NR-eGR] 
[04/07 20:50:49    220s] (I)       ============  Phase 1f Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1f ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1f ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3721 = (1161 H, 2560 V) = (0.03% H, 0.05% V) = (1.941e+03um H, 4.280e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1g Route ============
[04/07 20:50:49    220s] (I)       Started Post Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 3668 = (1150 H, 2518 V) = (0.03% H, 0.05% V) = (1.923e+03um H, 4.210e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=460
[04/07 20:50:49    220s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/07 20:50:49    220s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Running layer assignment with 1 threads
[04/07 20:50:49    220s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Build MST ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Generate topology with single threads
[04/07 20:50:49    220s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       total 2D Cap : 9381910 = (4466469 H, 4915441 V)
[04/07 20:50:49    220s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/07 20:50:49    220s] (I)       ============  Phase 1a Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1a ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:49    220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1b Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1b ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[04/07 20:50:49    220s] (I)       ============  Phase 1c Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1c ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:49    220s] (I)       Started Two Level Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1d Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1d ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1e Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1e ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[04/07 20:50:49    220s] [NR-eGR] 
[04/07 20:50:49    220s] (I)       ============  Phase 1f Route ============
[04/07 20:50:49    220s] (I)       Started Phase 1f ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       ============  Phase 1g Route ============
[04/07 20:50:49    220s] (I)       Started Post Routing ( Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    220s] (I)       Usage: 4227 = (1314 H, 2913 V) = (0.03% H, 0.06% V) = (2.197e+03um H, 4.871e+03um V)
[04/07 20:50:49    220s] (I)       
[04/07 20:50:49    220s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=559
[04/07 20:50:49    221s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    221s] (I)       Running layer assignment with 1 threads
[04/07 20:50:49    221s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:49    221s] (I)       
[04/07 20:50:49    221s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:49    221s] [NR-eGR]                        OverCon            
[04/07 20:50:49    221s] [NR-eGR]                         #Gcell     %Gcell
[04/07 20:50:49    221s] [NR-eGR]       Layer                (1)    OverCon 
[04/07 20:50:49    221s] [NR-eGR] ----------------------------------------------
[04/07 20:50:49    221s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M6  (6)        45( 0.01%)   ( 0.01%) 
[04/07 20:50:49    221s] [NR-eGR]      M7  (7)         6( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR] ----------------------------------------------
[04/07 20:50:49    221s] [NR-eGR] Total               55( 0.00%)   ( 0.00%) 
[04/07 20:50:49    221s] [NR-eGR] 
[04/07 20:50:49    221s] (I)       Finished Global Routing ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] (I)       total 2D Cap : 13607464 = (4476837 H, 9130627 V)
[04/07 20:50:50    221s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/07 20:50:50    221s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/07 20:50:50    221s] (I)       ============= track Assignment ============
[04/07 20:50:50    221s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] (I)       Started Greedy Track Assignment ( Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:50:50    221s] (I)       Running track assignment with 1 threads
[04/07 20:50:50    221s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] (I)       Run single-thread track assignment
[04/07 20:50:50    221s] (I)       Finished Greedy Track Assignment ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1901.81 MB )
[04/07 20:50:50    221s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:50    221s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1589
[04/07 20:50:50    221s] [NR-eGR]     M2  (2V) length: 5.791475e+03um, number of vias: 2194
[04/07 20:50:50    221s] [NR-eGR]     M3  (3H) length: 7.253138e+03um, number of vias: 964
[04/07 20:50:50    221s] [NR-eGR]     M4  (4V) length: 5.815327e+03um, number of vias: 393
[04/07 20:50:50    221s] [NR-eGR]     M5  (5H) length: 4.519121e+03um, number of vias: 360
[04/07 20:50:50    221s] [NR-eGR]     M6  (6V) length: 1.114553e+04um, number of vias: 296
[04/07 20:50:50    221s] [NR-eGR]     M7  (7H) length: 5.208576e+03um, number of vias: 63
[04/07 20:50:50    221s] [NR-eGR]     M8  (8V) length: 1.480703e+03um, number of vias: 36
[04/07 20:50:50    221s] [NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[04/07 20:50:50    221s] [NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[04/07 20:50:50    221s] [NR-eGR] Total length: 4.231450e+04um, number of vias: 5899
[04/07 20:50:50    221s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:50    221s] [NR-eGR] Total eGR-routed clock nets wire length: 2.584877e+03um 
[04/07 20:50:50    221s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:50    221s] [NR-eGR] Report for selected net(s) only.
[04/07 20:50:50    221s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 118
[04/07 20:50:50    221s] [NR-eGR]     M2  (2V) length: 7.034200e+01um, number of vias: 135
[04/07 20:50:50    221s] [NR-eGR]     M3  (3H) length: 2.538400e+02um, number of vias: 108
[04/07 20:50:50    221s] [NR-eGR]     M4  (4V) length: 7.586310e+02um, number of vias: 36
[04/07 20:50:50    221s] [NR-eGR]     M5  (5H) length: 3.318160e+02um, number of vias: 24
[04/07 20:50:50    221s] [NR-eGR]     M6  (6V) length: 1.005480e+03um, number of vias: 11
[04/07 20:50:50    221s] [NR-eGR]     M7  (7H) length: 1.647680e+02um, number of vias: 0
[04/07 20:50:50    221s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:50    221s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:50    221s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:50    221s] [NR-eGR] Total length: 2.584877e+03um, number of vias: 432
[04/07 20:50:50    221s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:50    221s] [NR-eGR] Total routed clock nets wire length: 2.584877e+03um, number of vias: 432
[04/07 20:50:50    221s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:50    221s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.16 sec, Real: 2.16 sec, Curr Mem: 1840.81 MB )
[04/07 20:50:50    221s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfvOGBdg
[04/07 20:50:50    221s]         Early Global Route - eGR->NR step done. (took cpu=0:00:02.2 real=0:00:02.2)
[04/07 20:50:50    221s] Set FIXED routing status on 6 net(s)
[04/07 20:50:50    221s]       Routing using eGR only done.
[04/07 20:50:50    221s] Net route status summary:
[04/07 20:50:50    221s]   Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:50    221s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:50    221s] 
[04/07 20:50:50    221s] CCOPT: Done with clock implementation routing.
[04/07 20:50:50    221s] 
[04/07 20:50:50    221s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.2)
[04/07 20:50:50    221s]     Clock implementation routing done.
[04/07 20:50:50    221s]     Leaving CCOpt scope - extractRC...
[04/07 20:50:50    221s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/07 20:50:50    221s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:50:50    221s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:50:50    221s] Extraction called for design 'fifo1_sram' of instances=460 and nets=1657 using extraction engine 'preRoute' .
[04/07 20:50:50    221s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:50:50    221s] RC Extraction called in multi-corner(2) mode.
[04/07 20:50:50    221s] RCMode: PreRoute
[04/07 20:50:50    221s]       RC Corner Indexes            0       1   
[04/07 20:50:50    221s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:50:50    221s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:50    221s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:50    221s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:50:50    221s] Shrink Factor                : 1.00000
[04/07 20:50:50    221s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:50:50    221s] Using capacitance table file ...
[04/07 20:50:50    221s] LayerId::1 widthSet size::4
[04/07 20:50:50    221s] LayerId::2 widthSet size::4
[04/07 20:50:50    221s] LayerId::3 widthSet size::5
[04/07 20:50:50    221s] LayerId::4 widthSet size::5
[04/07 20:50:50    221s] LayerId::5 widthSet size::5
[04/07 20:50:50    221s] LayerId::6 widthSet size::5
[04/07 20:50:50    221s] LayerId::7 widthSet size::5
[04/07 20:50:50    221s] LayerId::8 widthSet size::5
[04/07 20:50:50    221s] LayerId::9 widthSet size::4
[04/07 20:50:50    221s] LayerId::10 widthSet size::2
[04/07 20:50:50    221s] Updating RC grid for preRoute extraction ...
[04/07 20:50:50    221s] Initializing multi-corner capacitance tables ... 
[04/07 20:50:50    222s] Initializing multi-corner resistance tables ...
[04/07 20:50:51    222s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.323233 ; uaWl: 1.000000 ; uaWlH: 0.679825 ; aWlH: 0.000000 ; Pmax: 0.936400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:50:51    222s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1840.809M)
[04/07 20:50:51    222s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/07 20:50:51    222s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/07 20:50:51    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1840.8M
[04/07 20:50:51    222s] z: 2, totalTracks: 1
[04/07 20:50:51    222s] z: 4, totalTracks: 1
[04/07 20:50:51    222s] z: 6, totalTracks: 1
[04/07 20:50:51    222s] z: 8, totalTracks: 1
[04/07 20:50:51    222s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:51    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1840.8M
[04/07 20:50:51    222s] OPERPROF:     Starting CMU at level 3, MEM:1840.8M
[04/07 20:50:51    222s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1840.8M
[04/07 20:50:51    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.209, MEM:1840.8M
[04/07 20:50:51    222s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1840.8MB).
[04/07 20:50:51    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.242, MEM:1840.8M
[04/07 20:50:51    222s]     Calling post conditioning for eGRPC...
[04/07 20:50:51    222s]       eGRPC...
[04/07 20:50:51    222s]         eGRPC active optimizations:
[04/07 20:50:51    222s]          - Move Down
[04/07 20:50:51    222s]          - Downsizing before DRV sizing
[04/07 20:50:51    222s]          - DRV fixing with cell sizing
[04/07 20:50:51    222s]          - Move to fanout
[04/07 20:50:51    222s]          - Cloning
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Currently running CTS, using active skew data
[04/07 20:50:51    222s]         Reset bufferability constraints...
[04/07 20:50:51    222s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/07 20:50:51    222s]         Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:50:51    222s] End AAE Lib Interpolated Model. (MEM=1840.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:51    222s]         Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Clock DAG stats eGRPC initial state:
[04/07 20:50:51    222s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:51    222s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:51    222s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:51    222s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:51    222s]           wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
[04/07 20:50:51    222s]           wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
[04/07 20:50:51    222s]           hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:51    222s]         Clock DAG net violations eGRPC initial state:
[04/07 20:50:51    222s]           Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[04/07 20:50:51    222s]           Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:51    222s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/07 20:50:51    222s]           Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]           Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/07 20:50:51    222s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:51    222s]          Logics: I1025_NS: 3 
[04/07 20:50:51    222s]         Primary reporting skew groups eGRPC initial state:
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]               min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:51    222s]               max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:51    222s]         Skew group summary eGRPC initial state:
[04/07 20:50:51    222s]           skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]         Moving buffers...
[04/07 20:50:51    222s]         Violation analysis...
[04/07 20:50:51    222s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Clock DAG stats eGRPC after moving buffers:
[04/07 20:50:51    222s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:51    222s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:51    222s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:51    222s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:51    222s]           wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
[04/07 20:50:51    222s]           wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
[04/07 20:50:51    222s]           hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:51    222s]         Clock DAG net violations eGRPC after moving buffers:
[04/07 20:50:51    222s]           Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[04/07 20:50:51    222s]           Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:51    222s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[04/07 20:50:51    222s]           Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]           Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[04/07 20:50:51    222s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:51    222s]          Logics: I1025_NS: 3 
[04/07 20:50:51    222s]         Primary reporting skew groups eGRPC after moving buffers:
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]               min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:51    222s]               max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:51    222s]         Skew group summary eGRPC after moving buffers:
[04/07 20:50:51    222s]           skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Initial Pass of Downsizing Clock Tree Cells...
[04/07 20:50:51    222s]         Artificially removing long paths...
[04/07 20:50:51    222s]           Artificially shortened 8 long paths. The largest offset applied was 0.011ns.
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           Skew Group Offsets:
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           -----------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]           Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[04/07 20:50:51    222s]                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[04/07 20:50:51    222s]           -----------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]           rclk/func_max_sdc     52         4         7.692%      0.009ns       0.612ns         0.603ns
[04/07 20:50:51    222s]           rclk/func_min_sdc     52         4         7.692%      0.009ns       0.612ns         0.603ns
[04/07 20:50:51    222s]           wclk/func_max_sdc     52         4         7.692%      0.011ns       0.627ns         0.616ns
[04/07 20:50:51    222s]           wclk/func_min_sdc     52         4         7.692%      0.011ns       0.627ns         0.616ns
[04/07 20:50:51    222s]           -----------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           Offsets Histogram:
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           -------------------------------
[04/07 20:50:51    222s]           From (ns)    To (ns)      Count
[04/07 20:50:51    222s]           -------------------------------
[04/07 20:50:51    222s]           below          0.007        1
[04/07 20:50:51    222s]             0.007      and above      7
[04/07 20:50:51    222s]           -------------------------------
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           Mean=0.008ns Median=0.008ns Std.Dev=0.001ns
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           
[04/07 20:50:51    222s]           BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:51    222s]           {rclk/func_max_sdc,WC: 0.557 -> 0.603, rclk/func_min_sdc,WC: 0.558 -> 0.603, wclk/func_max_sdc,WC: 0.563 -> 0.616, wclk/func_min_sdc,WC: 0.564 -> 0.616, wclk2x/func_max_sdc,WC: 0.491 -> 0.538, wclk2x/func_min_sdc,WC: 0.491 -> 0.538}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:51    222s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Modifying slew-target multiplier from 1 to 0.9
[04/07 20:50:51    222s]         Downsizing prefiltering...
[04/07 20:50:51    222s]         Downsizing prefiltering done.
[04/07 20:50:51    222s]         Downsizing: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:50:51    222s] 100% 
[04/07 20:50:51    222s]         DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 8, numSkippedDueToCloseToSkewTarget = 0
[04/07 20:50:51    222s]         CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[04/07 20:50:51    222s]         Reverting slew-target multiplier from 0.9 to 1
[04/07 20:50:51    222s]         Reverting Artificially removing long paths...
[04/07 20:50:51    222s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[04/07 20:50:51    222s]           {rclk/func_max_sdc,WC: 0.557 -> 0.612, rclk/func_min_sdc,WC: 0.558 -> 0.612, wclk/func_max_sdc,WC: 0.563 -> 0.627, wclk/func_min_sdc,WC: 0.564 -> 0.627, wclk2x/func_max_sdc,WC: 0.491 -> 0.538, wclk2x/func_min_sdc,WC: 0.491 -> 0.538}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/07 20:50:51    222s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Clock DAG stats eGRPC after downsizing:
[04/07 20:50:51    222s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:51    222s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:51    222s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:51    222s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:51    222s]           wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
[04/07 20:50:51    222s]           wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
[04/07 20:50:51    222s]           hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:51    222s]         Clock DAG net violations eGRPC after downsizing:
[04/07 20:50:51    222s]           Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[04/07 20:50:51    222s]           Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:51    222s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[04/07 20:50:51    222s]           Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]           Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[04/07 20:50:51    222s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:51    222s]          Logics: I1025_NS: 3 
[04/07 20:50:51    222s]         Primary reporting skew groups eGRPC after downsizing:
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]               min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:51    222s]               max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:51    222s]         Skew group summary eGRPC after downsizing:
[04/07 20:50:51    222s]           skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Fixing DRVs...
[04/07 20:50:51    222s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/07 20:50:51    222s]         CCOpt-eGRPC: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 2, cannot run: 3, attempted: 1, unsuccessful: 0, sized: 0
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         PRO Statistics: Fix DRVs (cell sizing):
[04/07 20:50:51    222s]         =======================================
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Cell changes by Net Type:
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         -------------------------------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]         Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[04/07 20:50:51    222s]         -------------------------------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]         top                0                    0           0            0                    0                  0
[04/07 20:50:51    222s]         trunk              0                    0           0            0                    0                  0
[04/07 20:50:51    222s]         leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:50:51    222s]         -------------------------------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]         Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:50:51    222s]         -------------------------------------------------------------------------------------------------------------------
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[04/07 20:50:51    222s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Clock DAG stats eGRPC after DRV fixing:
[04/07 20:50:51    222s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:51    222s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:51    222s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:51    222s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:51    222s]           wire capacitance : top=0.000fF, trunk=80.815fF, leaf=179.880fF, total=260.695fF
[04/07 20:50:51    222s]           wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
[04/07 20:50:51    222s]           hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:51    222s]         Clock DAG net violations eGRPC after DRV fixing:
[04/07 20:50:51    222s]           Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[04/07 20:50:51    222s]           Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:50:51    222s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[04/07 20:50:51    222s]           Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]           Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[04/07 20:50:51    222s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:51    222s]          Logics: I1025_NS: 3 
[04/07 20:50:51    222s]         Primary reporting skew groups eGRPC after DRV fixing:
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]               min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:51    222s]               max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:51    222s]         Skew group summary eGRPC after DRV fixing:
[04/07 20:50:51    222s]           skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Slew Diagnostics: After DRV fixing
[04/07 20:50:51    222s]         ==================================
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Global Causes:
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         -------------------------------------
[04/07 20:50:51    222s]         Cause
[04/07 20:50:51    222s]         -------------------------------------
[04/07 20:50:51    222s]         DRV fixing with buffering is disabled
[04/07 20:50:51    222s]         -------------------------------------
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Top 5 overslews:
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         --------------------------------------------------------------------------------
[04/07 20:50:51    222s]         Overslew    Causes                                         Driving Pin
[04/07 20:50:51    222s]         --------------------------------------------------------------------------------
[04/07 20:50:51    222s]         0.002ns     Inst already optimally sized (NBUFFX32_LVT)    CTS_ccl_a_buf_00006/Y
[04/07 20:50:51    222s]         0.000ns     Violation below threshold for DRV sizing       io_b_wclk/DOUT
[04/07 20:50:51    222s]         0.000ns     Violation below threshold for DRV sizing       io_b_rclk/DOUT
[04/07 20:50:51    222s]         --------------------------------------------------------------------------------
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Slew diagnostics counts from the 3 nodes with slew violations (the 3 nodes with only other violation types are excluded):
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         Cause                                       Occurences
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         Violation below threshold for DRV sizing        2
[04/07 20:50:51    222s]         Inst already optimally sized                    1
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Violation diagnostics counts from the 6 nodes that have violations:
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         Cause                                       Occurences
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         Sizing not permitted                            3
[04/07 20:50:51    222s]         Violation below threshold for DRV sizing        2
[04/07 20:50:51    222s]         Inst already optimally sized                    1
[04/07 20:50:51    222s]         ------------------------------------------------------
[04/07 20:50:51    222s]         
[04/07 20:50:51    222s]         Reconnecting optimized routes...
[04/07 20:50:51    222s]         Reset timing graph...
[04/07 20:50:51    222s] Ignoring AAE DB Resetting ...
[04/07 20:50:51    222s]         Reset timing graph done.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:50:51    222s] **WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:50:51    222s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Violation analysis...
[04/07 20:50:51    222s] End AAE Lib Interpolated Model. (MEM=1878.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:50:51    222s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:50:51    222s]         Clock instances to consider for cloning: 0
[04/07 20:50:51    222s]         Reset timing graph...
[04/07 20:50:51    222s] Ignoring AAE DB Resetting ...
[04/07 20:50:51    222s]         Reset timing graph done.
[04/07 20:50:51    222s]         Set dirty flag on 4 insts, 6 nets
[04/07 20:50:51    222s]         Clock DAG stats before routing clock trees:
[04/07 20:50:51    222s]           cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:50:51    222s]           cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:50:51    222s]           cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:50:51    222s]           sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:50:51    222s]           wire capacitance : top=0.000fF, trunk=54.425fF, leaf=179.880fF, total=234.305fF
[04/07 20:50:51    222s]           wire lengths     : top=0.000um, trunk=557.527um, leaf=2027.350um, total=2584.877um
[04/07 20:50:51    222s]           hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:50:51    222s]         Clock DAG net violations before routing clock trees:
[04/07 20:50:51    222s]           Remaining Transition : {count=3, worst=[0.002ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[04/07 20:50:51    222s]           Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/07 20:50:51    222s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/07 20:50:51    222s]           Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]           Leaf  : target=0.200ns count=3 avg=0.143ns sd=0.071ns min=0.065ns max=0.202ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:50:51    222s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/07 20:50:51    222s]            Bufs: NBUFFX32_LVT: 3 
[04/07 20:50:51    222s]          Logics: I1025_NS: 3 
[04/07 20:50:51    222s]         Primary reporting skew groups before routing clock trees:
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]               min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:50:51    222s]               max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:50:51    222s]         Skew group summary before routing clock trees:
[04/07 20:50:51    222s]           skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.612, avg=0.589, sd=0.007], skew [0.026 vs 0.105], 100% {0.585, 0.612} (wid=0.042 ws=0.026) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_max_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk/func_min_sdc: insertion delay [min=0.594, max=0.627, avg=0.602, sd=0.007], skew [0.033 vs 0.105], 100% {0.594, 0.627} (wid=0.057 ws=0.033) (gid=0.570 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_max_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]           skew_group wclk2x/func_min_sdc: insertion delay [min=0.529, max=0.538, avg=0.536, sd=0.003], skew [0.009 vs 0.105], 100% {0.529, 0.538} (wid=0.009 ws=0.009) (gid=0.529 gs=0.000)
[04/07 20:50:51    222s]       eGRPC done.
[04/07 20:50:51    222s]     Calling post conditioning for eGRPC done.
[04/07 20:50:51    222s]   eGR Post Conditioning loop iteration 0 done.
[04/07 20:50:51    222s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/07 20:50:51    222s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1879.0M
[04/07 20:50:51    222s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.036, MEM:1879.0M
[04/07 20:50:51    222s]   Leaving CCOpt scope - ClockRefiner...
[04/07 20:50:51    222s]   Assigned high priority to 0 cells.
[04/07 20:50:51    222s]   Performing Single Pass Refine Place.
[04/07 20:50:51    222s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[04/07 20:50:51    222s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1879.0M
[04/07 20:50:51    222s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1879.0M
[04/07 20:50:51    222s] z: 2, totalTracks: 1
[04/07 20:50:51    222s] z: 4, totalTracks: 1
[04/07 20:50:51    222s] z: 6, totalTracks: 1
[04/07 20:50:51    222s] z: 8, totalTracks: 1
[04/07 20:50:51    222s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:50:51    222s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1879.0M
[04/07 20:50:51    222s] Info: 3 insts are soft-fixed.
[04/07 20:50:51    223s] OPERPROF:       Starting CMU at level 4, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.208, MEM:1879.0M
[04/07 20:50:51    223s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1879.0MB).
[04/07 20:50:51    223s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.227, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.227, MEM:1879.0M
[04/07 20:50:51    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.10
[04/07 20:50:51    223s] OPERPROF: Starting RefinePlace at level 1, MEM:1879.0M
[04/07 20:50:51    223s] *** Starting refinePlace (0:03:43 mem=1879.0M) ***
[04/07 20:50:51    223s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:50:51    223s] Info: 3 insts are soft-fixed.
[04/07 20:50:51    223s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:51    223s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:51    223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1879.0M
[04/07 20:50:51    223s] Starting refinePlace ...
[04/07 20:50:51    223s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:50:51    223s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1879.0MB) @(0:03:43 - 0:03:43).
[04/07 20:50:51    223s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:51    223s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:50:51    223s] 
[04/07 20:50:51    223s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:50:51    223s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:51    223s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1879.0MB) @(0:03:43 - 0:03:43).
[04/07 20:50:51    223s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:50:51    223s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1879.0MB
[04/07 20:50:51    223s] Statistics of distance of Instance movement in refine placement:
[04/07 20:50:51    223s]   maximum (X+Y) =         0.00 um
[04/07 20:50:51    223s]   mean    (X+Y) =         0.00 um
[04/07 20:50:51    223s] Summary Report:
[04/07 20:50:51    223s] Instances move: 0 (out of 427 movable)
[04/07 20:50:51    223s] Instances flipped: 0
[04/07 20:50:51    223s] Mean displacement: 0.00 um
[04/07 20:50:51    223s] Max displacement: 0.00 um 
[04/07 20:50:51    223s] Total instances moved : 0
[04/07 20:50:51    223s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.061, MEM:1879.0M
[04/07 20:50:51    223s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:50:51    223s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1879.0MB
[04/07 20:50:51    223s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1879.0MB) @(0:03:43 - 0:03:43).
[04/07 20:50:51    223s] *** Finished refinePlace (0:03:43 mem=1879.0M) ***
[04/07 20:50:51    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.10
[04/07 20:50:51    223s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.091, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1879.0M
[04/07 20:50:51    223s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.042, MEM:1879.0M
[04/07 20:50:51    223s]   Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
[04/07 20:50:51    223s]   The largest move was 0 microns for .
[04/07 20:50:51    223s]   Moved 0 and flipped 0 of 6 clock instances (excluding sinks) during refinement
[04/07 20:50:51    223s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/07 20:50:51    223s]   Moved 0 and flipped 0 of 112 clock sinks during refinement.
[04/07 20:50:51    223s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/07 20:50:51    223s]   Revert refine place priority changes on 0 cells.
[04/07 20:50:51    223s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/07 20:50:51    223s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.9 real=0:00:03.9)
[04/07 20:50:51    223s]   CCOpt::Phase::Routing...
[04/07 20:50:51    223s]   Clock implementation routing...
[04/07 20:50:51    223s]     Leaving CCOpt scope - Routing Tools...
[04/07 20:50:51    223s] Net route status summary:
[04/07 20:50:51    223s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:51    223s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:50:52    223s]     Routing using eGR in eGR->NR Step...
[04/07 20:50:52    223s]       Early Global Route - eGR->NR step...
[04/07 20:50:52    223s] (ccopt eGR): There are 9 nets for routing of which 6 have one or more fixed wires.
[04/07 20:50:52    223s] (ccopt eGR): Start to route 9 all nets
[04/07 20:50:52    223s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Loading and Dumping File ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Reading DB...
[04/07 20:50:52    223s] (I)       Read data from FE... (mem=1879.0M)
[04/07 20:50:52    223s] (I)       Read nodes and places... (mem=1879.0M)
[04/07 20:50:52    223s] (I)       Done Read nodes and places (cpu=0.010s, mem=1879.0M)
[04/07 20:50:52    223s] (I)       Read nets... (mem=1879.0M)
[04/07 20:50:52    223s] (I)       Done Read nets (cpu=0.000s, mem=1879.0M)
[04/07 20:50:52    223s] (I)       Done Read data from FE (cpu=0.010s, mem=1879.0M)
[04/07 20:50:52    223s] (I)       before initializing RouteDB syMemory usage = 1879.0 MB
[04/07 20:50:52    223s] (I)       Clean congestion better: true
[04/07 20:50:52    223s] (I)       Estimate vias on DPT layer: true
[04/07 20:50:52    223s] (I)       Clean congestion LA rounds: 5
[04/07 20:50:52    223s] (I)       Layer constraints as soft constraints: true
[04/07 20:50:52    223s] (I)       Soft top layer         : true
[04/07 20:50:52    223s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/07 20:50:52    223s] (I)       Better NDR handling    : true
[04/07 20:50:52    223s] (I)       Routing cost fix for NDR handling: true
[04/07 20:50:52    223s] (I)       Update initial WL after Phase 1a: true
[04/07 20:50:52    223s] (I)       Block tracks for preroutes: true
[04/07 20:50:52    223s] (I)       Assign IRoute by net group key: true
[04/07 20:50:52    223s] (I)       Block unroutable channels: true
[04/07 20:50:52    223s] (I)       Block unroutable channel fix: true
[04/07 20:50:52    223s] (I)       Block unroutable channels 3D: true
[04/07 20:50:52    223s] (I)       Check blockage within NDR space in TA: true
[04/07 20:50:52    223s] (I)       Handle EOL spacing     : true
[04/07 20:50:52    223s] (I)       Honor MSV route constraint: false
[04/07 20:50:52    223s] (I)       Maximum routing layer  : 127
[04/07 20:50:52    223s] (I)       Minimum routing layer  : 2
[04/07 20:50:52    223s] (I)       Supply scale factor H  : 1.00
[04/07 20:50:52    223s] (I)       Supply scale factor V  : 1.00
[04/07 20:50:52    223s] (I)       Tracks used by clock wire: 0
[04/07 20:50:52    223s] (I)       Reverse direction      : 
[04/07 20:50:52    223s] (I)       Honor partition pin guides: true
[04/07 20:50:52    223s] (I)       Route selected nets only: true
[04/07 20:50:52    223s] (I)       Route secondary PG pins: false
[04/07 20:50:52    223s] (I)       Second PG max fanout   : 2147483647
[04/07 20:50:52    223s] (I)       Refine MST             : true
[04/07 20:50:52    223s] (I)       Honor PRL              : true
[04/07 20:50:52    223s] (I)       Strong congestion aware: true
[04/07 20:50:52    223s] (I)       Improved initial location for IRoutes: true
[04/07 20:50:52    223s] (I)       Multi panel TA         : true
[04/07 20:50:52    223s] (I)       Penalize wire overlap  : true
[04/07 20:50:52    223s] (I)       Expand small instance blockage: true
[04/07 20:50:52    223s] (I)       Reduce via in TA       : true
[04/07 20:50:52    223s] (I)       SS-aware routing       : true
[04/07 20:50:52    223s] (I)       Improve tree edge sharing: true
[04/07 20:50:52    223s] (I)       Improve 2D via estimation: true
[04/07 20:50:52    223s] (I)       Refine Steiner tree    : true
[04/07 20:50:52    223s] (I)       Build spine tree       : true
[04/07 20:50:52    223s] (I)       Model pass through capacity: true
[04/07 20:50:52    223s] (I)       Extend blockages by a half GCell: true
[04/07 20:50:52    223s] (I)       Partial layer blockage modeling: true
[04/07 20:50:52    223s] (I)       Consider pin shapes    : true
[04/07 20:50:52    223s] (I)       Consider pin shapes for all nodes: true
[04/07 20:50:52    223s] (I)       Consider NR APA        : true
[04/07 20:50:52    223s] (I)       Consider IO pin shape  : true
[04/07 20:50:52    223s] (I)       Fix pin connection bug : true
[04/07 20:50:52    223s] (I)       Consider layer RC for local wires: true
[04/07 20:50:52    223s] (I)       LA-aware pin escape length: 2
[04/07 20:50:52    223s] (I)       Split for must join    : true
[04/07 20:50:52    223s] (I)       Route guide main branches file: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfpg4sSx.trunk.1
[04/07 20:50:52    223s] (I)       Route guide min downstream WL type: SUBTREE
[04/07 20:50:52    223s] (I)       Routing effort level   : 10000
[04/07 20:50:52    223s] (I)       Special modeling for N7: 0
[04/07 20:50:52    223s] (I)       Special modeling for N6: 0
[04/07 20:50:52    223s] (I)       N3 special modeling    : 0
[04/07 20:50:52    223s] (I)       Special modeling for N5 v6: 0
[04/07 20:50:52    223s] (I)       Special settings for S3: 0
[04/07 20:50:52    223s] (I)       Special settings for S4: 0
[04/07 20:50:52    223s] (I)       Special settings for S5 v2: 0
[04/07 20:50:52    223s] (I)       Special settings for S7: 0
[04/07 20:50:52    223s] (I)       Special settings for S8: 0
[04/07 20:50:52    223s] (I)       Prefer layer length threshold: 8
[04/07 20:50:52    223s] (I)       Overflow penalty cost  : 10
[04/07 20:50:52    223s] (I)       A-star cost            : 0.30
[04/07 20:50:52    223s] (I)       Misalignment cost      : 10.00
[04/07 20:50:52    223s] (I)       Threshold for short IRoute: 6
[04/07 20:50:52    223s] (I)       Via cost during post routing: 1.00
[04/07 20:50:52    223s] (I)       source-to-sink ratio   : 0.30
[04/07 20:50:52    223s] (I)       Scenic ratio bound     : 3.00
[04/07 20:50:52    223s] (I)       Segment layer relax scenic ratio: 1.25
[04/07 20:50:52    223s] (I)       Source-sink aware LA ratio: 0.50
[04/07 20:50:52    223s] (I)       PG-aware similar topology routing: true
[04/07 20:50:52    223s] (I)       Maze routing via cost fix: true
[04/07 20:50:52    223s] (I)       Apply PRL on PG terms  : true
[04/07 20:50:52    223s] (I)       Apply PRL on obs objects: true
[04/07 20:50:52    223s] (I)       Handle range-type spacing rules: true
[04/07 20:50:52    223s] (I)       Apply function for special wires: true
[04/07 20:50:52    223s] (I)       Layer by layer blockage reading: true
[04/07 20:50:52    223s] (I)       Offset calculation fix : true
[04/07 20:50:52    223s] (I)       Parallel spacing query fix: true
[04/07 20:50:52    223s] (I)       Force source to root IR: true
[04/07 20:50:52    223s] (I)       Layer Weights          : L2:4 L3:2.5
[04/07 20:50:52    223s] (I)       Route stripe layer range: 
[04/07 20:50:52    223s] (I)       Honor partition fences : 
[04/07 20:50:52    223s] (I)       Honor partition pin    : 
[04/07 20:50:52    223s] (I)       Honor partition fences with feedthrough: 
[04/07 20:50:52    223s] (I)       Do not relax to DPT layer: true
[04/07 20:50:52    223s] (I)       Pass through capacity modeling: true
[04/07 20:50:52    223s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:50:52    223s] (I)       Use row-based GCell size
[04/07 20:50:52    223s] (I)       Use row-based GCell align
[04/07 20:50:52    223s] (I)       GCell unit size   : 1672
[04/07 20:50:52    223s] (I)       GCell multiplier  : 1
[04/07 20:50:52    223s] (I)       GCell row height  : 1672
[04/07 20:50:52    223s] (I)       Actual row height : 1672
[04/07 20:50:52    223s] (I)       GCell align ref   : 310032 310032
[04/07 20:50:52    223s] [NR-eGR] Track table information for default rule: 
[04/07 20:50:52    223s] [NR-eGR] M1 has no routable track
[04/07 20:50:52    223s] [NR-eGR] M2 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M3 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M4 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M5 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M6 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M7 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M8 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] M9 has single uniform track structure
[04/07 20:50:52    223s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:50:52    223s] (I)       ===========================================================================
[04/07 20:50:52    223s] (I)       == Report All Rule Vias ==
[04/07 20:50:52    223s] (I)       ===========================================================================
[04/07 20:50:52    223s] (I)        Via Rule : (Default)
[04/07 20:50:52    223s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:52    223s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:52    223s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:50:52    223s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:50:52    223s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:50:52    223s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:50:52    223s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:50:52    223s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:50:52    223s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:50:52    223s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:50:52    223s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:50:52    223s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:52    223s] (I)       ===========================================================================
[04/07 20:50:52    223s] (I)        Via Rule : CTS_RULE
[04/07 20:50:52    223s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:50:52    223s] (I)       ---------------------------------------------------------------------------
[04/07 20:50:52    223s] (I)        1  243 : CTS_RULE_VIA12SQ_C_HV_S   247 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[04/07 20:50:52    223s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:50:52    223s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     268 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[04/07 20:50:52    223s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     277 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[04/07 20:50:52    223s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     282 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[04/07 20:50:52    223s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     291 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[04/07 20:50:52    223s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     296 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[04/07 20:50:52    223s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:50:52    223s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:50:52    223s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:50:52    223s] (I)       ===========================================================================
[04/07 20:50:52    223s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] [NR-eGR] Read 78474 PG shapes
[04/07 20:50:52    223s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:50:52    223s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:50:52    223s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:50:52    223s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:50:52    223s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:50:52    223s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:50:52    223s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/07 20:50:52    223s] (I)       readDataFromPlaceDB
[04/07 20:50:52    223s] (I)       Read net information..
[04/07 20:50:52    223s] [NR-eGR] Read numTotalNets=476  numIgnoredNets=467
[04/07 20:50:52    223s] (I)       Read testcase time = 0.000 seconds
[04/07 20:50:52    223s] 
[04/07 20:50:52    223s] [NR-eGR] Connected 0 must-join pins/ports
[04/07 20:50:52    223s] (I)       early_global_route_priority property id does not exist.
[04/07 20:50:52    223s] (I)       Start initializing grid graph
[04/07 20:50:52    223s] (I)       End initializing grid graph
[04/07 20:50:52    223s] (I)       Model blockages into capacity
[04/07 20:50:52    223s] (I)       Read Num Blocks=87365  Num Prerouted Wires=0  Num CS=0
[04/07 20:50:52    223s] (I)       Started Modeling ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 1 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 2 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 2 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 3 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 4 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 4 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 5 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 6 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 6 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 7 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 8 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 8 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 9 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Started Modeling Layer 10 ( Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:50:52    223s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       Finished Modeling ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1878.96 MB )
[04/07 20:50:52    223s] (I)       -- layer congestion ratio --
[04/07 20:50:52    223s] (I)       Layer 1 : 0.100000
[04/07 20:50:52    223s] (I)       Layer 2 : 0.700000
[04/07 20:50:52    223s] (I)       Layer 3 : 0.700000
[04/07 20:50:52    223s] (I)       Layer 4 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 5 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 6 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 7 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 8 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 9 : 1.000000
[04/07 20:50:52    223s] (I)       Layer 10 : 1.000000
[04/07 20:50:52    223s] (I)       ----------------------------
[04/07 20:50:52    223s] (I)       Moved 3 terms for better access 
[04/07 20:50:52    223s] (I)       Number of ignored nets = 0
[04/07 20:50:52    223s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:50:52    223s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:50:52    223s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:50:52    223s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:50:52    223s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[04/07 20:50:52    223s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1879.0 MB
[04/07 20:50:52    223s] (I)       Ndr track 0 does not exist
[04/07 20:50:52    223s] (I)       Ndr track 0 does not exist
[04/07 20:50:52    223s] (I)       Ndr track 0 does not exist
[04/07 20:50:52    223s] (I)       Layer1  viaCost=200.00
[04/07 20:50:52    223s] (I)       Layer2  viaCost=200.00
[04/07 20:50:52    223s] (I)       Layer3  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer4  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer5  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer6  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer7  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer8  viaCost=100.00
[04/07 20:50:52    223s] (I)       Layer9  viaCost=300.00
[04/07 20:50:52    223s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:50:52    223s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:50:52    223s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:50:52    223s] (I)       Site width          :   152  (dbu)
[04/07 20:50:52    223s] (I)       Row height          :  1672  (dbu)
[04/07 20:50:52    223s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:50:52    223s] (I)       GCell width         :  1672  (dbu)
[04/07 20:50:52    223s] (I)       GCell height        :  1672  (dbu)
[04/07 20:50:52    223s] (I)       Grid                :   718   718    10
[04/07 20:50:52    223s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:50:52    223s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:50:52    223s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:50:52    223s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:50:52    223s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:50:52    223s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:50:52    223s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:50:52    223s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:50:52    223s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:50:52    223s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:50:52    223s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:50:52    223s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:50:52    223s] (I)       --------------------------------------------------------
[04/07 20:50:52    223s] 
[04/07 20:50:52    223s] [NR-eGR] ============ Routing rule table ============
[04/07 20:50:52    223s] [NR-eGR] Rule id: 0  Nets: 3 
[04/07 20:50:52    223s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:50:52    223s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:50:52    223s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:50:52    223s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:52    223s] [NR-eGR] Rule id: 1  Nets: 0 
[04/07 20:50:52    223s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:50:52    223s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:52    223s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:52    223s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:52    223s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 3 
[04/07 20:50:52    223s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:50:52    223s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:50:52    223s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:52    223s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:50:52    223s] [NR-eGR] ========================================
[04/07 20:50:52    223s] [NR-eGR] 
[04/07 20:50:52    223s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer2 : = 1558366 / 5668610 (27.49%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer3 : = 745954 / 2833946 (26.32%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer4 : = 192937 / 2833946 (6.81%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer5 : = 89247 / 1416614 (6.30%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:50:52    223s] (I)       blocked tracks on layer10 : = 8451 / 176628 (4.78%)
[04/07 20:50:52    223s] (I)       After initializing earlyGlobalRoute syMemory usage = 1903.6 MB
[04/07 20:50:52    223s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Started Global Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       ============= Initialization =============
[04/07 20:50:52    223s] (I)       totalPins=121  totalGlobalPin=121 (100.00%)
[04/07 20:50:52    223s] (I)       Started Build MST ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Generate topology with single threads
[04/07 20:50:52    223s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       total 2D Cap : 2725944 = (1329950 H, 1395994 V)
[04/07 20:50:52    223s] [NR-eGR] Layer group 1: route 3 net(s) in layer range [5, 6]
[04/07 20:50:52    223s] (I)       ============  Phase 1a Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1a ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1b Route ============
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[04/07 20:50:52    223s] (I)       ============  Phase 1c Route ============
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1d Route ============
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1e Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1e ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.534320e+02um
[04/07 20:50:52    223s] [NR-eGR] 
[04/07 20:50:52    223s] (I)       ============  Phase 1f Route ============
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1g Route ============
[04/07 20:50:52    223s] (I)       Started Post Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 331 = (96 H, 235 V) = (0.01% H, 0.02% V) = (1.605e+02um H, 3.929e+02um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=331
[04/07 20:50:52    223s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Running layer assignment with 1 threads
[04/07 20:50:52    223s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Started Build MST ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Generate topology with single threads
[04/07 20:50:52    223s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       total 2D Cap : 4754929 = (2096132 H, 2658797 V)
[04/07 20:50:52    223s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 4]
[04/07 20:50:52    223s] (I)       ============  Phase 1a Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1a ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 9
[04/07 20:50:52    223s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 1613 = (490 H, 1123 V) = (0.02% H, 0.04% V) = (8.193e+02um H, 1.878e+03um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1b Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1b ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 1599 = (476 H, 1123 V) = (0.02% H, 0.04% V) = (7.959e+02um H, 1.878e+03um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.673528e+03um
[04/07 20:50:52    223s] (I)       ============  Phase 1c Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1c ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:52    223s] (I)       Started Two Level Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    223s] (I)       Usage: 1624 = (492 H, 1132 V) = (0.02% H, 0.04% V) = (8.226e+02um H, 1.893e+03um V)
[04/07 20:50:52    223s] (I)       
[04/07 20:50:52    223s] (I)       ============  Phase 1d Route ============
[04/07 20:50:52    223s] (I)       Started Phase 1d ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Phase 1d ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 1637 = (496 H, 1141 V) = (0.02% H, 0.04% V) = (8.293e+02um H, 1.908e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] (I)       ============  Phase 1e Route ============
[04/07 20:50:52    224s] (I)       Started Phase 1e ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 1637 = (496 H, 1141 V) = (0.02% H, 0.04% V) = (8.293e+02um H, 1.908e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.737064e+03um
[04/07 20:50:52    224s] [NR-eGR] 
[04/07 20:50:52    224s] (I)       ============  Phase 1f Route ============
[04/07 20:50:52    224s] (I)       Started Phase 1f ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Phase 1f ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 1638 = (489 H, 1149 V) = (0.02% H, 0.04% V) = (8.176e+02um H, 1.921e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] (I)       ============  Phase 1g Route ============
[04/07 20:50:52    224s] (I)       Started Post Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 1591 = (472 H, 1119 V) = (0.02% H, 0.04% V) = (7.892e+02um H, 1.871e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] (I)       numNets=3  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=184
[04/07 20:50:52    224s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[04/07 20:50:52    224s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Running layer assignment with 1 threads
[04/07 20:50:52    224s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Started Build MST ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Generate topology with single threads
[04/07 20:50:52    224s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       total 2D Cap : 7490021 = (3429102 H, 4060919 V)
[04/07 20:50:52    224s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 6]
[04/07 20:50:52    224s] (I)       ============  Phase 1a Route ============
[04/07 20:50:52    224s] (I)       Started Phase 1a ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/07 20:50:52    224s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 2647 = (812 H, 1835 V) = (0.02% H, 0.05% V) = (1.358e+03um H, 3.068e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] (I)       ============  Phase 1b Route ============
[04/07 20:50:52    224s] (I)       Started Phase 1b ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Usage: 2646 = (811 H, 1835 V) = (0.02% H, 0.05% V) = (1.356e+03um H, 3.068e+03um V)
[04/07 20:50:52    224s] (I)       
[04/07 20:50:52    224s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 4.424112e+03um
[04/07 20:50:52    224s] (I)       ============  Phase 1c Route ============
[04/07 20:50:52    224s] (I)       Started Phase 1c ( Curr Mem: 1903.56 MB )
[04/07 20:50:52    224s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:52    224s] (I)       Started Two Level Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 2647 = (811 H, 1836 V) = (0.02% H, 0.05% V) = (1.356e+03um H, 3.070e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1d Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1d ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1d ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 2686 = (833 H, 1853 V) = (0.02% H, 0.05% V) = (1.393e+03um H, 3.098e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1e Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1e ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 2686 = (833 H, 1853 V) = (0.02% H, 0.05% V) = (1.393e+03um H, 3.098e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.490992e+03um
[04/07 20:50:53    224s] [NR-eGR] 
[04/07 20:50:53    224s] (I)       ============  Phase 1f Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1f ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1f ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 2678 = (828 H, 1850 V) = (0.02% H, 0.05% V) = (1.384e+03um H, 3.093e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1g Route ============
[04/07 20:50:53    224s] (I)       Started Post Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 2650 = (813 H, 1837 V) = (0.02% H, 0.05% V) = (1.359e+03um H, 3.071e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       numNets=2  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=0
[04/07 20:50:53    224s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[04/07 20:50:53    224s] (I)       Started Build MST ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Generate topology with single threads
[04/07 20:50:53    224s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       total 2D Cap : 8859320 = (4112348 H, 4746972 V)
[04/07 20:50:53    224s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 8]
[04/07 20:50:53    224s] (I)       ============  Phase 1a Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1a ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:53    224s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3666 = (1153 H, 2513 V) = (0.03% H, 0.05% V) = (1.928e+03um H, 4.202e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1b Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1b ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3665 = (1152 H, 2513 V) = (0.03% H, 0.05% V) = (1.926e+03um H, 4.202e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.127880e+03um
[04/07 20:50:53    224s] (I)       ============  Phase 1c Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1c ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:53    224s] (I)       Started Two Level Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3665 = (1152 H, 2513 V) = (0.03% H, 0.05% V) = (1.926e+03um H, 4.202e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1d Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1d ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3702 = (1158 H, 2544 V) = (0.03% H, 0.05% V) = (1.936e+03um H, 4.254e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1e Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1e ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3702 = (1158 H, 2544 V) = (0.03% H, 0.05% V) = (1.936e+03um H, 4.254e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.02% H + 0.00% V. EstWL: 6.189744e+03um
[04/07 20:50:53    224s] [NR-eGR] 
[04/07 20:50:53    224s] (I)       ============  Phase 1f Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1f ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1f ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3721 = (1161 H, 2560 V) = (0.03% H, 0.05% V) = (1.941e+03um H, 4.280e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1g Route ============
[04/07 20:50:53    224s] (I)       Started Post Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 3668 = (1150 H, 2518 V) = (0.03% H, 0.05% V) = (1.923e+03um H, 4.210e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=460
[04/07 20:50:53    224s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[04/07 20:50:53    224s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Running layer assignment with 1 threads
[04/07 20:50:53    224s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Build MST ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Generate topology with single threads
[04/07 20:50:53    224s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       total 2D Cap : 9381910 = (4466469 H, 4915441 V)
[04/07 20:50:53    224s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 10]
[04/07 20:50:53    224s] (I)       ============  Phase 1a Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1a ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:50:53    224s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1b Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1b ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[04/07 20:50:53    224s] (I)       ============  Phase 1c Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1c ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Level2 Grid: 144 x 144
[04/07 20:50:53    224s] (I)       Started Two Level Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1d Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1d ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1e Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1e ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 7.069216e+03um
[04/07 20:50:53    224s] [NR-eGR] 
[04/07 20:50:53    224s] (I)       ============  Phase 1f Route ============
[04/07 20:50:53    224s] (I)       Started Phase 1f ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4228 = (1315 H, 2913 V) = (0.03% H, 0.06% V) = (2.199e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       ============  Phase 1g Route ============
[04/07 20:50:53    224s] (I)       Started Post Routing ( Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Usage: 4227 = (1314 H, 2913 V) = (0.03% H, 0.06% V) = (2.197e+03um H, 4.871e+03um V)
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=559
[04/07 20:50:53    224s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       Running layer assignment with 1 threads
[04/07 20:50:53    224s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    224s] (I)       
[04/07 20:50:53    224s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:50:53    224s] [NR-eGR]                        OverCon            
[04/07 20:50:53    224s] [NR-eGR]                         #Gcell     %Gcell
[04/07 20:50:53    224s] [NR-eGR]       Layer                (1)    OverCon 
[04/07 20:50:53    224s] [NR-eGR] ----------------------------------------------
[04/07 20:50:53    224s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    224s] [NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[04/07 20:50:53    224s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    224s] [NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR]      M6  (6)        45( 0.01%)   ( 0.01%) 
[04/07 20:50:53    225s] [NR-eGR]      M7  (7)         6( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR] ----------------------------------------------
[04/07 20:50:53    225s] [NR-eGR] Total               55( 0.00%)   ( 0.00%) 
[04/07 20:50:53    225s] [NR-eGR] 
[04/07 20:50:53    225s] (I)       Finished Global Routing ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:53    225s] (I)       total 2D Cap : 13607464 = (4476837 H, 9130627 V)
[04/07 20:50:54    225s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/07 20:50:54    225s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/07 20:50:54    225s] (I)       ============= track Assignment ============
[04/07 20:50:54    225s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1903.56 MB )
[04/07 20:50:54    225s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:54    225s] (I)       Started Greedy Track Assignment ( Curr Mem: 1903.56 MB )
[04/07 20:50:54    225s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:50:54    225s] (I)       Running track assignment with 1 threads
[04/07 20:50:54    225s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:54    225s] (I)       Run single-thread track assignment
[04/07 20:50:54    225s] (I)       Finished Greedy Track Assignment ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1903.56 MB )
[04/07 20:50:54    225s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:54    225s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 1589
[04/07 20:50:54    225s] [NR-eGR]     M2  (2V) length: 5.791475e+03um, number of vias: 2194
[04/07 20:50:54    225s] [NR-eGR]     M3  (3H) length: 7.253138e+03um, number of vias: 964
[04/07 20:50:54    225s] [NR-eGR]     M4  (4V) length: 5.815327e+03um, number of vias: 393
[04/07 20:50:54    225s] [NR-eGR]     M5  (5H) length: 4.519121e+03um, number of vias: 360
[04/07 20:50:54    225s] [NR-eGR]     M6  (6V) length: 1.114553e+04um, number of vias: 296
[04/07 20:50:54    225s] [NR-eGR]     M7  (7H) length: 5.208576e+03um, number of vias: 63
[04/07 20:50:54    225s] [NR-eGR]     M8  (8V) length: 1.480703e+03um, number of vias: 36
[04/07 20:50:54    225s] [NR-eGR]     M9  (9H) length: 7.261000e+02um, number of vias: 4
[04/07 20:50:54    225s] [NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[04/07 20:50:54    225s] [NR-eGR] Total length: 4.231450e+04um, number of vias: 5899
[04/07 20:50:54    225s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:54    225s] [NR-eGR] Total eGR-routed clock nets wire length: 2.584877e+03um 
[04/07 20:50:54    225s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:54    225s] [NR-eGR] Report for selected net(s) only.
[04/07 20:50:54    225s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 118
[04/07 20:50:54    225s] [NR-eGR]     M2  (2V) length: 7.034200e+01um, number of vias: 135
[04/07 20:50:54    225s] [NR-eGR]     M3  (3H) length: 2.538400e+02um, number of vias: 108
[04/07 20:50:54    225s] [NR-eGR]     M4  (4V) length: 7.586310e+02um, number of vias: 36
[04/07 20:50:54    225s] [NR-eGR]     M5  (5H) length: 3.318160e+02um, number of vias: 24
[04/07 20:50:54    225s] [NR-eGR]     M6  (6V) length: 1.005480e+03um, number of vias: 11
[04/07 20:50:54    225s] [NR-eGR]     M7  (7H) length: 1.647680e+02um, number of vias: 0
[04/07 20:50:54    225s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:54    225s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:54    225s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[04/07 20:50:54    225s] [NR-eGR] Total length: 2.584877e+03um, number of vias: 432
[04/07 20:50:54    225s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:54    225s] [NR-eGR] Total routed clock nets wire length: 2.584877e+03um, number of vias: 432
[04/07 20:50:54    225s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:50:54    225s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.14 sec, Real: 2.13 sec, Curr Mem: 1849.56 MB )
[04/07 20:50:54    225s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/.rgfpg4sSx
[04/07 20:50:54    225s]       Early Global Route - eGR->NR step done. (took cpu=0:00:02.2 real=0:00:02.2)
[04/07 20:50:54    225s]     Routing using eGR in eGR->NR Step done.
[04/07 20:50:54    225s]     Routing using NR in eGR->NR Step...
[04/07 20:50:54    225s] 
[04/07 20:50:54    225s] CCOPT: Preparing to route 9 clock nets with NanoRoute.
[04/07 20:50:54    225s]   3 nets are default rule and 6 are CTS_RULE.
[04/07 20:50:54    225s]   Removed pre-existing routes for 6 nets.
[04/07 20:50:54    225s]   Preferred NanoRoute mode settings: Current
[04/07 20:50:54    225s] -drouteEndIteration 0
[04/07 20:50:54    225s] -droutePostRouteSpreadWire auto
[04/07 20:50:54    225s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/07 20:50:54    225s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/07 20:50:54    225s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/07 20:50:54    225s]       Clock detailed routing...
[04/07 20:50:54    225s]         NanoRoute...
[04/07 20:50:54    225s] % Begin globalDetailRoute (date=04/07 20:50:54, mem=1551.7M)
[04/07 20:50:54    225s] 
[04/07 20:50:54    225s] globalDetailRoute
[04/07 20:50:54    225s] 
[04/07 20:50:54    225s] #setNanoRouteMode -drouteAutoStop false
[04/07 20:50:54    225s] #setNanoRouteMode -drouteEndIteration 10
[04/07 20:50:54    225s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/07 20:50:54    225s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[04/07 20:50:54    225s] #setNanoRouteMode -routeSelectedNetOnly true
[04/07 20:50:54    225s] #setNanoRouteMode -routeWithEco true
[04/07 20:50:54    225s] #setNanoRouteMode -routeWithSiDriven false
[04/07 20:50:54    225s] #setNanoRouteMode -routeWithTimingDriven false
[04/07 20:50:54    225s] ### Time Record (globalDetailRoute) is installed.
[04/07 20:50:54    225s] #Start globalDetailRoute on Fri Apr  7 20:50:54 2023
[04/07 20:50:54    225s] #
[04/07 20:50:54    225s] ### Time Record (Pre Callback) is installed.
[04/07 20:50:54    225s] ### Time Record (Pre Callback) is uninstalled.
[04/07 20:50:54    225s] ### Time Record (DB Import) is installed.
[04/07 20:50:54    225s] ### Time Record (Timing Data Generation) is installed.
[04/07 20:50:54    225s] ### Time Record (Timing Data Generation) is uninstalled.
[04/07 20:50:54    225s] ### info: trigger incremental rule import ( 1 new NDR ).
[04/07 20:50:54    225s] ### info: trigger incremental via import ( 67 new vias ).
[04/07 20:50:54    225s] ### info: trigger incremental reloading library data ( #rule = 1 #via = 67 ).
[04/07 20:50:54    225s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:50:54    225s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/07 20:50:54    225s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:50:54    225s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/07 20:50:54    225s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:50:54    225s] ### Net info: total nets: 1657
[04/07 20:50:54    225s] ### Net info: dirty nets: 9
[04/07 20:50:54    225s] ### Net info: marked as disconnected nets: 0
[04/07 20:50:54    225s] #num needed restored net=0
[04/07 20:50:54    225s] #need_extraction net=0 (total=1657)
[04/07 20:50:54    225s] ### Net info: fully routed nets: 0
[04/07 20:50:54    225s] ### Net info: trivial (< 2 pins) nets: 1206
[04/07 20:50:54    225s] ### Net info: unrouted nets: 451
[04/07 20:50:54    225s] ### Net info: re-extraction nets: 0
[04/07 20:50:54    225s] ### Net info: selected nets: 9
[04/07 20:50:54    225s] ### Net info: ignored nets: 0
[04/07 20:50:54    225s] ### Net info: skip routing nets: 0
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:50:54    225s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/07 20:50:54    225s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:50:54    225s] ### Time Record (DB Import) is uninstalled.
[04/07 20:50:54    225s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[04/07 20:50:54    225s] #RTESIG:78da8d93b14ec330108699798a53da214834f1d97162af48ac800274b552eaa411491cc5
[04/07 20:50:54    225s] #       4e55de1e03034b1bf7d6fbf4dfa7dff26abd7d2c21429960beb1843385f0545242042d36
[04/07 20:50:54    225s] #       28994c512abf7a7f886e57ebe797376419d4556735c43b63ba7b98ad9ec06ae7daa1b9fb
[04/07 20:50:54    225s] #       6328258004e27670bad1d379463270d3bc1493090a9133a3e94cf315416cdde49767512e
[04/07 20:50:54    225s] #       72887eb596399189a0bd14cc9ff56a3e4a0f737f1642c28a903f32c600f304c9cf405c77
[04/07 20:50:54    225s] #       a67217c88206bd30f3216188f22b20c6214a5d3fa6ed3098e36c95d3fda8a860b950d5ec
[04/07 20:50:54    225s] #       4ca23f7432ee4f89decf6ad2da1ddacf4a6d0f4359619a4c4d3d36997d3d2d978d9ce2ff
[04/07 20:50:54    225s] #       ab5cae920b6f736481304168b070c16598c9afc829305ca228167fc2cd37d563085c
[04/07 20:50:54    225s] #
[04/07 20:50:54    225s] #Skip comparing routing design signature in db-snapshot flow
[04/07 20:50:54    225s] #RTESIG:78da8d93b14ec330108699798a53da214834f1d97162af48ac800274b552eaa611691cc5
[04/07 20:50:54    225s] #       4e55de1e03034b1ac7eb7dfafde97edd6abd7d2c21429960beb1843385f0545242042d36
[04/07 20:50:54    225s] #       28994c512a3f7a7f886e57ebe7973764191caad66a8877c6b4f7305a3d80d5ce355d7df7
[04/07 20:50:54    225s] #       c7504a0009c44de774ad8769463270c3381793090a9133bd694dfd15416cdde087932817
[04/07 20:50:54    225s] #       3944bf5af39cc844d05e0ae6bff56a3e4a77e3691242c28a903f32c600f304c9cf83f8d0
[04/07 20:50:54    225s] #       9aca5d210b1af4c2cc878421ca17408c4394ba539f365d67cea3554e9f7a4505cb85aa46
[04/07 20:50:54    225s] #       6712fda1937e7f49f47e5483d6eed87c566a7becca0ad364a80f7d9dd9d7cbfcb29153fc
[04/07 20:50:54    225s] #       6fe5fa2ab9f036671608cb335c54310a4283cd082ec34cbe20a7c0f0b645317b3237df1e
[04/07 20:50:54    225s] #       27150c
[04/07 20:50:54    225s] #
[04/07 20:50:54    225s] ### Time Record (Global Routing) is installed.
[04/07 20:50:54    225s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:50:54    225s] ### Time Record (Data Preparation) is installed.
[04/07 20:50:54    225s] #Start routing data preparation on Fri Apr  7 20:50:54 2023
[04/07 20:50:54    225s] #
[04/07 20:50:54    225s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[04/07 20:50:54    225s] #Minimum voltage of a net in the design = 0.000.
[04/07 20:50:54    225s] #Maximum voltage of a net in the design = 0.950.
[04/07 20:50:54    225s] #Voltage range [0.000 - 0.950] has 1654 nets.
[04/07 20:50:54    225s] #Voltage range [0.750 - 0.950] has 1 net.
[04/07 20:50:54    225s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/07 20:50:54    225s] ### Time Record (Cell Pin Access) is installed.
[04/07 20:50:54    225s] #Rebuild pin access data for design.
[04/07 20:50:54    225s] #Initial pin access analysis.
[04/07 20:50:54    226s] #Detail pin access analysis.
[04/07 20:50:55    226s] ### Time Record (Cell Pin Access) is uninstalled.
[04/07 20:50:55    226s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/07 20:50:55    226s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:50:55    226s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/07 20:50:55    226s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/07 20:50:55    226s] #Regenerating Ggrids automatically.
[04/07 20:50:55    226s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/07 20:50:55    226s] #Using automatically generated G-grids.
[04/07 20:50:55    226s] #Done routing data preparation.
[04/07 20:50:55    226s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1583.99 (MB), peak = 1678.31 (MB)
[04/07 20:50:55    226s] ### Time Record (Data Preparation) is uninstalled.
[04/07 20:50:55    227s] ### Time Record (Special Wire Merging) is installed.
[04/07 20:50:55    227s] #Merging special wires: starts on Fri Apr  7 20:50:55 2023 with memory = 1585.38 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### Time Record (Special Wire Merging) is uninstalled.
[04/07 20:50:56    227s] #Start instance access analysis using 1 thread...
[04/07 20:50:56    227s] ### Time Record (Instance Pin Access) is installed.
[04/07 20:50:56    227s] #0 instance pins are hard to access
[04/07 20:50:56    227s] #Instance access analysis statistics:
[04/07 20:50:56    227s] #Cpu time = 00:00:00
[04/07 20:50:56    227s] #Elapsed time = 00:00:00
[04/07 20:50:56    227s] #Increased memory = 0.95 (MB)
[04/07 20:50:56    227s] #Total memory = 1587.39 (MB)
[04/07 20:50:56    227s] #Peak memory = 1678.31 (MB)
[04/07 20:50:56    227s] ### Time Record (Instance Pin Access) is uninstalled.
[04/07 20:50:56    227s] #reading routing guides ......
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Finished routing data preparation on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Cpu time = 00:00:02
[04/07 20:50:56    227s] #Elapsed time = 00:00:02
[04/07 20:50:56    227s] #Increased memory = 33.18 (MB)
[04/07 20:50:56    227s] #Total memory = 1587.41 (MB)
[04/07 20:50:56    227s] #Peak memory = 1678.31 (MB)
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### Time Record (Global Routing) is installed.
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Start global routing on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Start global routing initialization on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Number of eco nets is 0
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Start global routing data preparation on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### build_merged_routing_blockage_rect_list starts on Fri Apr  7 20:50:56 2023 with memory = 1587.50 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] #Start routing resource analysis on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### init_is_bin_blocked starts on Fri Apr  7 20:50:56 2023 with memory = 1587.54 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr  7 20:50:56 2023 with memory = 1597.85 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### adjust_flow_cap starts on Fri Apr  7 20:50:56 2023 with memory = 1598.52 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### adjust_partial_route_blockage starts on Fri Apr  7 20:50:56 2023 with memory = 1598.52 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### set_via_blocked starts on Fri Apr  7 20:50:56 2023 with memory = 1598.52 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### copy_flow starts on Fri Apr  7 20:50:56 2023 with memory = 1598.52 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] #Routing resource analysis is done on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### report_flow_cap starts on Fri Apr  7 20:50:56 2023 with memory = 1598.54 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] #  Resource Analysis:
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/07 20:50:56    227s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/07 20:50:56    227s] #  --------------------------------------------------------------
[04/07 20:50:56    227s] #  M1             H        5798        2097       69169    25.02%
[04/07 20:50:56    227s] #  M2             V        5792        2103       69169    26.20%
[04/07 20:50:56    227s] #  M3             H        2907        1040       69169    24.58%
[04/07 20:50:56    227s] #  M4             V        3757         190       69169     5.03%
[04/07 20:50:56    227s] #  M5             H        1880          93       69169     4.85%
[04/07 20:50:56    227s] #  M6             V        1973           0       69169     0.01%
[04/07 20:50:56    227s] #  M7             H         960          26       69169     1.36%
[04/07 20:50:56    227s] #  M8             V         958          28       69169     2.20%
[04/07 20:50:56    227s] #  M9             H         493           0       69169     0.08%
[04/07 20:50:56    227s] #  MRDL           V         232          12       69169    11.57%
[04/07 20:50:56    227s] #  --------------------------------------------------------------
[04/07 20:50:56    227s] #  Total                  24753       9.91%      691690    10.09%
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #  3 nets (0.18%) with 1 preferred extra spacing.
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### analyze_m2_tracks starts on Fri Apr  7 20:50:56 2023 with memory = 1598.54 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### report_initial_resource starts on Fri Apr  7 20:50:56 2023 with memory = 1598.54 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### mark_pg_pins_accessibility starts on Fri Apr  7 20:50:56 2023 with memory = 1598.55 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### set_net_region starts on Fri Apr  7 20:50:56 2023 with memory = 1598.55 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Global routing data preparation is done on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.55 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] ### prepare_level starts on Fri Apr  7 20:50:56 2023 with memory = 1598.57 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] #Routing guide is on.
[04/07 20:50:56    227s] ### init level 1 starts on Fri Apr  7 20:50:56 2023 with memory = 1598.58 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### Level 1 hgrid = 263 X 263
[04/07 20:50:56    227s] ### prepare_level_flow starts on Fri Apr  7 20:50:56 2023 with memory = 1599.28 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #Global routing initialization is done on Fri Apr  7 20:50:56 2023
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.28 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] #
[04/07 20:50:56    227s] #start global routing iteration 1...
[04/07 20:50:56    227s] ### init_flow_edge starts on Fri Apr  7 20:50:56 2023 with memory = 1599.34 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    227s] ### routing at level 1 (topmost level) iter 0
[04/07 20:50:56    227s] ### measure_qor starts on Fri Apr  7 20:50:56 2023 with memory = 1604.02 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    227s] ### measure_congestion starts on Fri Apr  7 20:50:56 2023 with memory = 1604.02 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    228s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.03 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] #start global routing iteration 2...
[04/07 20:50:56    228s] ### routing at level 1 (topmost level) iter 1
[04/07 20:50:56    228s] ### measure_qor starts on Fri Apr  7 20:50:56 2023 with memory = 1604.11 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] ### measure_congestion starts on Fri Apr  7 20:50:56 2023 with memory = 1604.11 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    228s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:56    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.11 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] ### route_end starts on Fri Apr  7 20:50:56 2023 with memory = 1604.11 (MB), peak = 1678.31 (MB)
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] #Total number of trivial nets (e.g. < 2 pins) = 1206 (skipped).
[04/07 20:50:56    228s] #Total number of selected nets for routing = 6.
[04/07 20:50:56    228s] #Total number of unselected nets (but routable) for routing = 445 (skipped).
[04/07 20:50:56    228s] #Total number of nets in the design = 1657.
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] #445 skipped nets do not have any wires.
[04/07 20:50:56    228s] #6 routable nets have only global wires.
[04/07 20:50:56    228s] #6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] #Routed net constraints summary:
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #      Default                  3            0              0               0  
[04/07 20:50:56    228s] #     CTS_RULE                  0            3              3               0  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #        Total                  3            3              3               0  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #
[04/07 20:50:56    228s] #Routing constraints summary of the whole design:
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #      Default                  3            0              0             445  
[04/07 20:50:56    228s] #     CTS_RULE                  0            3              3               0  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:56    228s] #        Total                  3            3              3             445  
[04/07 20:50:56    228s] #----------------------------------------------------------------------------
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] ### cal_base_flow starts on Fri Apr  7 20:50:57 2023 with memory = 1604.12 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### init_flow_edge starts on Fri Apr  7 20:50:57 2023 with memory = 1604.12 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### cal_flow starts on Fri Apr  7 20:50:57 2023 with memory = 1604.32 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### report_overcon starts on Fri Apr  7 20:50:57 2023 with memory = 1604.34 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #                 OverCon          
[04/07 20:50:57    228s] #                  #Gcell    %Gcell
[04/07 20:50:57    228s] #     Layer           (1)   OverCon  Flow/Cap
[04/07 20:50:57    228s] #  ----------------------------------------------
[04/07 20:50:57    228s] #  M1            0(0.00%)   (0.00%)     0.03  
[04/07 20:50:57    228s] #  M2            9(0.02%)   (0.02%)     0.02  
[04/07 20:50:57    228s] #  M3            2(0.00%)   (0.00%)     0.01  
[04/07 20:50:57    228s] #  M4            2(0.00%)   (0.00%)     0.03  
[04/07 20:50:57    228s] #  M5            1(0.00%)   (0.00%)     0.02  
[04/07 20:50:57    228s] #  M6            0(0.00%)   (0.00%)     0.02  
[04/07 20:50:57    228s] #  M7            0(0.00%)   (0.00%)     0.01  
[04/07 20:50:57    228s] #  M8            0(0.00%)   (0.00%)     0.01  
[04/07 20:50:57    228s] #  M9            0(0.00%)   (0.00%)     0.00  
[04/07 20:50:57    228s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[04/07 20:50:57    228s] #  ----------------------------------------------
[04/07 20:50:57    228s] #     Total     14(0.00%)   (0.00%)
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/07 20:50:57    228s] #  Overflow after GR: 0.00% H + 0.00% V
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### cal_base_flow starts on Fri Apr  7 20:50:57 2023 with memory = 1604.35 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### init_flow_edge starts on Fri Apr  7 20:50:57 2023 with memory = 1604.35 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### cal_flow starts on Fri Apr  7 20:50:57 2023 with memory = 1604.35 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### export_cong_map starts on Fri Apr  7 20:50:57 2023 with memory = 1604.35 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### PDZT_Export::export_cong_map starts on Fri Apr  7 20:50:57 2023 with memory = 1604.35 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### import_cong_map starts on Fri Apr  7 20:50:57 2023 with memory = 1604.36 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### update starts on Fri Apr  7 20:50:57 2023 with memory = 1604.36 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] #Complete Global Routing.
[04/07 20:50:57    228s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:50:57    228s] #Total wire length = 2569 um.
[04/07 20:50:57    228s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M1 = 0 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M2 = 60 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M3 = 271 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M4 = 740 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M5 = 327 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M6 = 1001 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M7 = 170 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:50:57    228s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:50:57    228s] #Total number of vias = 339
[04/07 20:50:57    228s] #Up-Via Summary (total 339):
[04/07 20:50:57    228s] #           
[04/07 20:50:57    228s] #-----------------------
[04/07 20:50:57    228s] # M1                114
[04/07 20:50:57    228s] # M2                 84
[04/07 20:50:57    228s] # M3                 72
[04/07 20:50:57    228s] # M4                 34
[04/07 20:50:57    228s] # M5                 24
[04/07 20:50:57    228s] # M6                 11
[04/07 20:50:57    228s] #-----------------------
[04/07 20:50:57    228s] #                   339 
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #Total number of involved priority nets 6
[04/07 20:50:57    228s] #Maximum src to sink distance for priority net 421.2
[04/07 20:50:57    228s] #Average of max src_to_sink distance for priority net 274.0
[04/07 20:50:57    228s] #Average of ave src_to_sink distance for priority net 182.5
[04/07 20:50:57    228s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### report_overcon starts on Fri Apr  7 20:50:57 2023 with memory = 1604.38 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### report_overcon starts on Fri Apr  7 20:50:57 2023 with memory = 1604.38 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] #Max overcon = 1 tracks.
[04/07 20:50:57    228s] #Total overcon = 0.00%.
[04/07 20:50:57    228s] #Worst layer Gcell overcon rate = 0.00%.
[04/07 20:50:57    228s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #Global routing statistics:
[04/07 20:50:57    228s] #Cpu time = 00:00:01
[04/07 20:50:57    228s] #Elapsed time = 00:00:01
[04/07 20:50:57    228s] #Increased memory = 16.97 (MB)
[04/07 20:50:57    228s] #Total memory = 1604.39 (MB)
[04/07 20:50:57    228s] #Peak memory = 1678.31 (MB)
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #Finished global routing on Fri Apr  7 20:50:57 2023
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:50:57    228s] ### Time Record (Track Assignment) is installed.
[04/07 20:50:57    228s] #reading routing guides ......
[04/07 20:50:57    228s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:50:57    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1579.34 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] ### Time Record (Track Assignment) is installed.
[04/07 20:50:57    228s] #Start Track Assignment.
[04/07 20:50:57    228s] #Done with 60 horizontal wires in 3 hboxes and 80 vertical wires in 3 hboxes.
[04/07 20:50:57    228s] #Done with 55 horizontal wires in 3 hboxes and 79 vertical wires in 3 hboxes.
[04/07 20:50:57    228s] #Complete Track Assignment.
[04/07 20:50:57    228s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:50:57    228s] #Total wire length = 2673 um.
[04/07 20:50:57    228s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M1 = 62 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M2 = 67 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M3 = 285 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M4 = 755 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M5 = 336 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M6 = 1001 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M7 = 167 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:50:57    228s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:50:57    228s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:50:57    228s] #Total number of vias = 339
[04/07 20:50:57    228s] #Up-Via Summary (total 339):
[04/07 20:50:57    228s] #           
[04/07 20:50:57    228s] #-----------------------
[04/07 20:50:57    228s] # M1                114
[04/07 20:50:57    228s] # M2                 84
[04/07 20:50:57    228s] # M3                 72
[04/07 20:50:57    228s] # M4                 34
[04/07 20:50:57    228s] # M5                 24
[04/07 20:50:57    228s] # M6                 11
[04/07 20:50:57    228s] #-----------------------
[04/07 20:50:57    228s] #                   339 
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:50:57    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1586.89 (MB), peak = 1678.31 (MB)
[04/07 20:50:57    228s] #
[04/07 20:50:57    228s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/07 20:50:57    228s] #Cpu time = 00:00:03
[04/07 20:50:57    228s] #Elapsed time = 00:00:03
[04/07 20:50:57    228s] #Increased memory = 32.87 (MB)
[04/07 20:50:57    228s] #Total memory = 1586.96 (MB)
[04/07 20:50:57    228s] #Peak memory = 1678.31 (MB)
[04/07 20:50:57    228s] ### Time Record (Detail Routing) is installed.
[04/07 20:50:57    228s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[04/07 20:50:58    229s] #
[04/07 20:50:58    229s] #Start Detail Routing..
[04/07 20:50:58    229s] #start initial detail routing ...
[04/07 20:50:58    229s] ### Design has 2 dirty nets
[04/07 20:51:01    233s] # ECO: 3.0% of the total area was rechecked for DRC, and 1.8% required routing.
[04/07 20:51:01    233s] #   number of violations = 12
[04/07 20:51:01    233s] #
[04/07 20:51:01    233s] #    By Layer and Type :
[04/07 20:51:01    233s] #	         MetSpc   Totals
[04/07 20:51:01    233s] #	M1            0        0
[04/07 20:51:01    233s] #	M2            0        0
[04/07 20:51:01    233s] #	M3            0        0
[04/07 20:51:01    233s] #	M4           12       12
[04/07 20:51:01    233s] #	Totals       12       12
[04/07 20:51:01    233s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1710.80 (MB), peak = 1711.82 (MB)
[04/07 20:51:01    233s] #start 1st optimization iteration ...
[04/07 20:51:02    233s] #   number of violations = 0
[04/07 20:51:02    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.88 (MB), peak = 1714.12 (MB)
[04/07 20:51:02    233s] #Complete Detail Routing.
[04/07 20:51:02    233s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:51:02    233s] #Total wire length = 2611 um.
[04/07 20:51:02    233s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M1 = 1 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M2 = 17 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M3 = 298 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M4 = 788 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M5 = 329 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M6 = 1007 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M7 = 171 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:51:02    233s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:51:02    233s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:51:02    233s] #Total number of vias = 364
[04/07 20:51:02    233s] #Up-Via Summary (total 364):
[04/07 20:51:02    233s] #           
[04/07 20:51:02    233s] #-----------------------
[04/07 20:51:02    233s] # M1                102
[04/07 20:51:02    233s] # M2                102
[04/07 20:51:02    233s] # M3                 93
[04/07 20:51:02    233s] # M4                 28
[04/07 20:51:02    233s] # M5                 23
[04/07 20:51:02    233s] # M6                 16
[04/07 20:51:02    233s] #-----------------------
[04/07 20:51:02    233s] #                   364 
[04/07 20:51:02    233s] #
[04/07 20:51:02    233s] #Total number of DRC violations = 0
[04/07 20:51:02    233s] ### Time Record (Detail Routing) is uninstalled.
[04/07 20:51:02    233s] #Cpu time = 00:00:05
[04/07 20:51:02    233s] #Elapsed time = 00:00:05
[04/07 20:51:02    233s] #Increased memory = -1.65 (MB)
[04/07 20:51:02    233s] #Total memory = 1585.33 (MB)
[04/07 20:51:02    233s] #Peak memory = 1714.12 (MB)
[04/07 20:51:02    233s] #detailRoute Statistics:
[04/07 20:51:02    233s] #Cpu time = 00:00:05
[04/07 20:51:02    233s] #Elapsed time = 00:00:05
[04/07 20:51:02    233s] #Increased memory = -1.65 (MB)
[04/07 20:51:02    233s] #Total memory = 1585.33 (MB)
[04/07 20:51:02    233s] #Peak memory = 1714.12 (MB)
[04/07 20:51:02    233s] #Skip updating routing design signature in db-snapshot flow
[04/07 20:51:02    233s] ### Time Record (DB Export) is installed.
[04/07 20:51:02    233s] Extracting standard cell pins and blockage ...... 
[04/07 20:51:02    233s] Pin and blockage extraction finished
[04/07 20:51:02    233s] ### Time Record (DB Export) is uninstalled.
[04/07 20:51:02    233s] ### Time Record (Post Callback) is installed.
[04/07 20:51:02    233s] ### Time Record (Post Callback) is uninstalled.
[04/07 20:51:02    233s] #
[04/07 20:51:02    233s] #globalDetailRoute statistics:
[04/07 20:51:02    233s] #Cpu time = 00:00:08
[04/07 20:51:02    233s] #Elapsed time = 00:00:08
[04/07 20:51:02    233s] #Increased memory = 26.69 (MB)
[04/07 20:51:02    233s] #Total memory = 1578.46 (MB)
[04/07 20:51:02    233s] #Peak memory = 1714.12 (MB)
[04/07 20:51:02    233s] #Number of warnings = 65
[04/07 20:51:02    233s] #Total number of warnings = 90
[04/07 20:51:02    233s] #Number of fails = 0
[04/07 20:51:02    233s] #Total number of fails = 0
[04/07 20:51:02    233s] #Complete globalDetailRoute on Fri Apr  7 20:51:02 2023
[04/07 20:51:02    233s] #
[04/07 20:51:02    233s] ### Time Record (globalDetailRoute) is uninstalled.
[04/07 20:51:02    233s] ### 
[04/07 20:51:02    233s] ###   Scalability Statistics
[04/07 20:51:02    233s] ### 
[04/07 20:51:02    233s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:51:02    233s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/07 20:51:02    233s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:51:02    233s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[04/07 20:51:02    233s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[04/07 20:51:02    233s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/07 20:51:02    233s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[04/07 20:51:02    233s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[04/07 20:51:02    233s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:51:02    233s] ### 
[04/07 20:51:02    233s] % End globalDetailRoute (date=04/07 20:51:02, total cpu=0:00:08.0, real=0:00:08.0, peak res=1714.1M, current mem=1578.5M)
[04/07 20:51:02    233s]         NanoRoute done. (took cpu=0:00:08.1 real=0:00:08.1)
[04/07 20:51:02    233s]       Clock detailed routing done.
[04/07 20:51:02    233s] Checking guided vs. routed lengths for 9 nets...
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]       
[04/07 20:51:02    233s]       Guided max path lengths
[04/07 20:51:02    233s]       =======================
[04/07 20:51:02    233s]       
[04/07 20:51:02    233s]       ---------------------------------------
[04/07 20:51:02    233s]       From (um)    To (um)    Number of paths
[04/07 20:51:02    233s]       ---------------------------------------
[04/07 20:51:02    233s]       below          0.000           3
[04/07 20:51:02    233s]          0.000      50.000           1
[04/07 20:51:02    233s]         50.000     100.000           0
[04/07 20:51:02    233s]        100.000     150.000           0
[04/07 20:51:02    233s]        150.000     200.000           0
[04/07 20:51:02    233s]        200.000     250.000           0
[04/07 20:51:02    233s]        250.000     300.000           4
[04/07 20:51:02    233s]        300.000     350.000           1
[04/07 20:51:02    233s]       ---------------------------------------
[04/07 20:51:02    233s]       
[04/07 20:51:02    233s]       Deviation of routing from guided max path lengths
[04/07 20:51:02    233s]       =================================================
[04/07 20:51:02    233s]       
[04/07 20:51:02    233s]       -------------------------------------
[04/07 20:51:02    233s]       From (%)    To (%)    Number of paths
[04/07 20:51:02    233s]       -------------------------------------
[04/07 20:51:02    233s]       below        0.000           3
[04/07 20:51:02    233s]         0.000      5.000           4
[04/07 20:51:02    233s]         5.000     10.000           1
[04/07 20:51:02    233s]        10.000     15.000           0
[04/07 20:51:02    233s]        15.000     20.000           0
[04/07 20:51:02    233s]        20.000     25.000           0
[04/07 20:51:02    233s]        25.000     30.000           0
[04/07 20:51:02    233s]        30.000     35.000           0
[04/07 20:51:02    233s]        35.000     40.000           0
[04/07 20:51:02    233s]        40.000     45.000           0
[04/07 20:51:02    233s]        45.000     50.000           1
[04/07 20:51:02    233s]       -------------------------------------
[04/07 20:51:02    233s]       
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Top 5 notable deviations of routed length from guided length
[04/07 20:51:02    233s]     =============================================================
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Net CTS_2 (53 terminals)
[04/07 20:51:02    233s]     Guided length:  max path =   286.619um, total =   961.379um
[04/07 20:51:02    233s]     Routed length:  max path =   423.126um, total =   970.001um
[04/07 20:51:02    233s]     Deviation:      max path =    47.627%,  total =     0.897%
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Net CTS_3 (9 terminals)
[04/07 20:51:02    233s]     Guided length:  max path =   298.224um, total =   308.712um
[04/07 20:51:02    233s]     Routed length:  max path =   303.392um, total =   317.607um
[04/07 20:51:02    233s]     Deviation:      max path =     1.733%,  total =     2.881%
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Net n_2 (2 terminals)
[04/07 20:51:02    233s]     Guided length:  max path =   264.690um, total =   264.690um
[04/07 20:51:02    233s]     Routed length:  max path =   265.741um, total =   265.976um
[04/07 20:51:02    233s]     Deviation:      max path =     0.397%,  total =     0.486%
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Net n_4 (2 terminals)
[04/07 20:51:02    233s]     Guided length:  max path =   268.768um, total =   268.768um
[04/07 20:51:02    233s]     Routed length:  max path =   269.515um, total =   269.908um
[04/07 20:51:02    233s]     Deviation:      max path =     0.278%,  total =     0.424%
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s]     Net CTS_1 (53 terminals)
[04/07 20:51:02    233s]     Guided length:  max path =   343.025um, total =   800.749um
[04/07 20:51:02    233s]     Routed length:  max path =   343.674um, total =   784.148um
[04/07 20:51:02    233s]     Deviation:      max path =     0.189%,  total =    -2.073%
[04/07 20:51:02    233s] 
[04/07 20:51:02    233s] Set FIXED routing status on 6 net(s)
[04/07 20:51:02    233s] Set FIXED placed status on 3 instance(s)
[04/07 20:51:02    233s]       Route Remaining Unrouted Nets...
[04/07 20:51:02    233s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/07 20:51:02    233s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1865.4M
[04/07 20:51:02    233s] All LLGs are deleted
[04/07 20:51:02    233s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1865.4M
[04/07 20:51:02    233s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1859.8M
[04/07 20:51:02    233s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1859.8M
[04/07 20:51:02    233s] ### Creating LA Mngr. totSessionCpu=0:03:54 mem=1859.8M
[04/07 20:51:02    233s] LayerId::1 widthSet size::4
[04/07 20:51:02    233s] LayerId::2 widthSet size::4
[04/07 20:51:02    233s] LayerId::3 widthSet size::5
[04/07 20:51:02    233s] LayerId::4 widthSet size::5
[04/07 20:51:02    233s] LayerId::5 widthSet size::5
[04/07 20:51:02    233s] LayerId::6 widthSet size::5
[04/07 20:51:02    233s] LayerId::7 widthSet size::5
[04/07 20:51:02    233s] LayerId::8 widthSet size::5
[04/07 20:51:02    233s] LayerId::9 widthSet size::4
[04/07 20:51:02    233s] LayerId::10 widthSet size::2
[04/07 20:51:02    233s] Updating RC grid for preRoute extraction ...
[04/07 20:51:02    233s] Initializing multi-corner capacitance tables ... 
[04/07 20:51:02    234s] Initializing multi-corner resistance tables ...
[04/07 20:51:02    234s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309679 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.936400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:51:02    234s] ### Creating LA Mngr, finished. totSessionCpu=0:03:54 mem=1859.8M
[04/07 20:51:02    234s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1859.79 MB )
[04/07 20:51:02    234s] (I)       Started Loading and Dumping File ( Curr Mem: 1859.79 MB )
[04/07 20:51:02    234s] (I)       Reading DB...
[04/07 20:51:02    234s] (I)       Read data from FE... (mem=1859.8M)
[04/07 20:51:02    234s] (I)       Read nodes and places... (mem=1859.8M)
[04/07 20:51:02    234s] (I)       Done Read nodes and places (cpu=0.000s, mem=1859.8M)
[04/07 20:51:02    234s] (I)       Read nets... (mem=1859.8M)
[04/07 20:51:02    234s] (I)       Done Read nets (cpu=0.000s, mem=1859.8M)
[04/07 20:51:02    234s] (I)       Done Read data from FE (cpu=0.000s, mem=1859.8M)
[04/07 20:51:02    234s] (I)       before initializing RouteDB syMemory usage = 1859.8 MB
[04/07 20:51:02    234s] (I)       Honor MSV route constraint: false
[04/07 20:51:02    234s] (I)       Maximum routing layer  : 127
[04/07 20:51:02    234s] (I)       Minimum routing layer  : 2
[04/07 20:51:02    234s] (I)       Supply scale factor H  : 1.00
[04/07 20:51:02    234s] (I)       Supply scale factor V  : 1.00
[04/07 20:51:02    234s] (I)       Tracks used by clock wire: 0
[04/07 20:51:02    234s] (I)       Reverse direction      : 
[04/07 20:51:02    234s] (I)       Honor partition pin guides: true
[04/07 20:51:02    234s] (I)       Route selected nets only: false
[04/07 20:51:02    234s] (I)       Route secondary PG pins: false
[04/07 20:51:02    234s] (I)       Second PG max fanout   : 2147483647
[04/07 20:51:02    234s] (I)       Apply function for special wires: true
[04/07 20:51:02    234s] (I)       Layer by layer blockage reading: true
[04/07 20:51:02    234s] (I)       Offset calculation fix : true
[04/07 20:51:02    234s] (I)       Route stripe layer range: 
[04/07 20:51:02    234s] (I)       Honor partition fences : 
[04/07 20:51:02    234s] (I)       Honor partition pin    : 
[04/07 20:51:02    234s] (I)       Honor partition fences with feedthrough: 
[04/07 20:51:02    234s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:51:02    234s] (I)       Use row-based GCell size
[04/07 20:51:02    234s] (I)       Use row-based GCell align
[04/07 20:51:02    234s] (I)       GCell unit size   : 1672
[04/07 20:51:02    234s] (I)       GCell multiplier  : 1
[04/07 20:51:02    234s] (I)       GCell row height  : 1672
[04/07 20:51:02    234s] (I)       Actual row height : 1672
[04/07 20:51:02    234s] (I)       GCell align ref   : 310032 310032
[04/07 20:51:02    234s] [NR-eGR] Track table information for default rule: 
[04/07 20:51:02    234s] [NR-eGR] M1 has no routable track
[04/07 20:51:02    234s] [NR-eGR] M2 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M3 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M4 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M5 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M6 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M7 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M8 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] M9 has single uniform track structure
[04/07 20:51:02    234s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:51:02    234s] (I)       ===========================================================================
[04/07 20:51:02    234s] (I)       == Report All Rule Vias ==
[04/07 20:51:02    234s] (I)       ===========================================================================
[04/07 20:51:02    234s] (I)        Via Rule : (Default)
[04/07 20:51:02    234s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:51:02    234s] (I)       ---------------------------------------------------------------------------
[04/07 20:51:02    234s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[04/07 20:51:02    234s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:51:02    234s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:51:02    234s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:51:02    234s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:51:02    234s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:51:02    234s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:51:02    234s] (I)        8   43 : VIA89_C                    44 : VIA89                    
[04/07 20:51:02    234s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:51:02    234s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:51:02    234s] (I)       ===========================================================================
[04/07 20:51:02    234s] (I)        Via Rule : CTS_RULE
[04/07 20:51:02    234s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:51:02    234s] (I)       ---------------------------------------------------------------------------
[04/07 20:51:02    234s] (I)        1    1 : VIA12SQ_C                 253 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[04/07 20:51:02    234s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:51:02    234s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     270 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[04/07 20:51:02    234s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     275 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[04/07 20:51:02    234s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     284 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[04/07 20:51:02    234s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     289 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[04/07 20:51:02    234s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     298 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[04/07 20:51:02    234s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:51:02    234s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:51:02    234s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:51:02    234s] (I)       ===========================================================================
[04/07 20:51:02    234s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1859.79 MB )
[04/07 20:51:02    234s] [NR-eGR] Read 78474 PG shapes
[04/07 20:51:02    234s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1859.79 MB )
[04/07 20:51:02    234s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:51:02    234s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:51:02    234s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:51:02    234s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:51:02    234s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:51:02    234s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:51:02    234s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[04/07 20:51:02    234s] (I)       readDataFromPlaceDB
[04/07 20:51:02    234s] (I)       Read net information..
[04/07 20:51:02    234s] [NR-eGR] Read numTotalNets=476  numIgnoredNets=6
[04/07 20:51:02    234s] (I)       Read testcase time = 0.000 seconds
[04/07 20:51:02    234s] 
[04/07 20:51:02    234s] (I)       early_global_route_priority property id does not exist.
[04/07 20:51:02    234s] (I)       Start initializing grid graph
[04/07 20:51:03    234s] (I)       End initializing grid graph
[04/07 20:51:03    234s] (I)       Model blockages into capacity
[04/07 20:51:03    234s] (I)       Read Num Blocks=87365  Num Prerouted Wires=481  Num CS=0
[04/07 20:51:03    234s] (I)       Started Modeling ( Curr Mem: 1859.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 1 ( Curr Mem: 1859.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 2 ( Curr Mem: 1859.79 MB )
[04/07 20:51:03    234s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 151
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 2 ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 3 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 169
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 4 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 70
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 5 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 51
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 6 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 33
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 7 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 7
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 8 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 9 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Started Modeling Layer 10 ( Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:51:03    234s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       Finished Modeling ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 1872.79 MB )
[04/07 20:51:03    234s] (I)       -- layer congestion ratio --
[04/07 20:51:03    234s] (I)       Layer 1 : 0.100000
[04/07 20:51:03    234s] (I)       Layer 2 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 3 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 4 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 5 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 6 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 7 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 8 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 9 : 0.700000
[04/07 20:51:03    234s] (I)       Layer 10 : 0.700000
[04/07 20:51:03    234s] (I)       ----------------------------
[04/07 20:51:03    234s] (I)       Number of ignored nets = 6
[04/07 20:51:03    234s] (I)       Number of fixed nets = 6.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:51:03    234s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:51:03    234s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:51:03    234s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1872.8 MB
[04/07 20:51:03    234s] (I)       Ndr track 0 does not exist
[04/07 20:51:03    234s] (I)       Ndr track 0 does not exist
[04/07 20:51:03    234s] (I)       Ndr track 0 does not exist
[04/07 20:51:03    234s] (I)       Layer1  viaCost=200.00
[04/07 20:51:03    234s] (I)       Layer2  viaCost=200.00
[04/07 20:51:03    234s] (I)       Layer3  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer4  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer5  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer6  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer7  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer8  viaCost=100.00
[04/07 20:51:03    234s] (I)       Layer9  viaCost=300.00
[04/07 20:51:03    234s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:51:03    234s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:51:03    234s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:51:03    234s] (I)       Site width          :   152  (dbu)
[04/07 20:51:03    234s] (I)       Row height          :  1672  (dbu)
[04/07 20:51:03    234s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:51:03    234s] (I)       GCell width         :  1672  (dbu)
[04/07 20:51:03    234s] (I)       GCell height        :  1672  (dbu)
[04/07 20:51:03    234s] (I)       Grid                :   718   718    10
[04/07 20:51:03    234s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:51:03    234s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:51:03    234s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:51:03    234s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:51:03    234s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:51:03    234s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:51:03    234s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:51:03    234s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:51:03    234s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:51:03    234s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:51:03    234s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:51:03    234s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:51:03    234s] (I)       --------------------------------------------------------
[04/07 20:51:03    234s] 
[04/07 20:51:03    234s] [NR-eGR] ============ Routing rule table ============
[04/07 20:51:03    234s] [NR-eGR] Rule id: 0  Nets: 0 
[04/07 20:51:03    234s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:51:03    234s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:51:03    234s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:51:03    234s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:03    234s] [NR-eGR] Rule id: 1  Nets: 445 
[04/07 20:51:03    234s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:51:03    234s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:51:03    234s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:03    234s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:03    234s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[04/07 20:51:03    234s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:51:03    234s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:51:03    234s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:03    234s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:03    234s] [NR-eGR] ========================================
[04/07 20:51:03    234s] [NR-eGR] 
[04/07 20:51:03    234s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:51:03    234s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:51:03    234s] (I)       After initializing earlyGlobalRoute syMemory usage = 1901.3 MB
[04/07 20:51:03    234s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Started Global Routing ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       ============= Initialization =============
[04/07 20:51:03    234s] (I)       totalPins=1493  totalGlobalPin=1480 (99.13%)
[04/07 20:51:03    234s] (I)       Started Build MST ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Generate topology with single threads
[04/07 20:51:03    234s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:51:03    234s] [NR-eGR] Layer group 1: route 445 net(s) in layer range [2, 10]
[04/07 20:51:03    234s] (I)       ============  Phase 1a Route ============
[04/07 20:51:03    234s] (I)       Started Phase 1a ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:51:03    234s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Usage: 23256 = (9945 H, 13311 V) = (0.22% H, 0.15% V) = (1.663e+04um H, 2.226e+04um V)
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] (I)       ============  Phase 1b Route ============
[04/07 20:51:03    234s] (I)       Started Phase 1b ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Usage: 23344 = (9965 H, 13379 V) = (0.22% H, 0.15% V) = (1.666e+04um H, 2.237e+04um V)
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.04% V. EstWL: 3.903117e+04um
[04/07 20:51:03    234s] (I)       Congestion metric : 0.06%H 0.04%V, 0.11%HV
[04/07 20:51:03    234s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:51:03    234s] (I)       ============  Phase 1c Route ============
[04/07 20:51:03    234s] (I)       Started Phase 1c ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Level2 Grid: 144 x 144
[04/07 20:51:03    234s] (I)       Started Two Level Routing ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Usage: 23430 = (10026 H, 13404 V) = (0.23% H, 0.15% V) = (1.676e+04um H, 2.241e+04um V)
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] (I)       ============  Phase 1d Route ============
[04/07 20:51:03    234s] (I)       Started Phase 1d ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Usage: 23430 = (10026 H, 13404 V) = (0.23% H, 0.15% V) = (1.676e+04um H, 2.241e+04um V)
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] (I)       ============  Phase 1e Route ============
[04/07 20:51:03    234s] (I)       Started Phase 1e ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Usage: 23430 = (10026 H, 13404 V) = (0.23% H, 0.15% V) = (1.676e+04um H, 2.241e+04um V)
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.917496e+04um
[04/07 20:51:03    234s] [NR-eGR] 
[04/07 20:51:03    234s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       Running layer assignment with 1 threads
[04/07 20:51:03    234s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    234s] (I)       ============  Phase 1l Route ============
[04/07 20:51:03    234s] (I)       
[04/07 20:51:03    234s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:51:03    234s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:51:03    234s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:51:03    234s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:51:03    234s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:51:03    234s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    234s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    234s] [NR-eGR]      M3  (3)        31( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:51:03    234s] [NR-eGR]      M4  (4)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    234s] [NR-eGR]      M5  (5)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    235s] [NR-eGR]      M6  (6)        94( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/07 20:51:03    235s] [NR-eGR]      M7  (7)        71( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:51:03    235s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    235s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    235s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:03    235s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:51:03    235s] [NR-eGR] Total              236( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:51:03    235s] [NR-eGR] 
[04/07 20:51:03    235s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1901.32 MB )
[04/07 20:51:03    235s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:51:03    235s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:51:03    235s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:51:03    235s] (I)       ============= track Assignment ============
[04/07 20:51:03    235s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1909.18 MB )
[04/07 20:51:03    235s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.18 MB )
[04/07 20:51:03    235s] (I)       Started Greedy Track Assignment ( Curr Mem: 1909.18 MB )
[04/07 20:51:03    235s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:51:03    235s] (I)       Running track assignment with 1 threads
[04/07 20:51:03    235s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.18 MB )
[04/07 20:51:03    235s] (I)       Run Multi-thread track assignment
[04/07 20:51:04    235s] (I)       Finished Greedy Track Assignment ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1909.18 MB )
[04/07 20:51:04    235s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:04    235s] [NR-eGR]     M1  (1F) length: 2.300000e-01um, number of vias: 1573
[04/07 20:51:04    235s] [NR-eGR]     M2  (2V) length: 5.678927e+03um, number of vias: 2171
[04/07 20:51:04    235s] [NR-eGR]     M3  (3H) length: 7.261393e+03um, number of vias: 942
[04/07 20:51:04    235s] [NR-eGR]     M4  (4V) length: 5.823204e+03um, number of vias: 374
[04/07 20:51:04    235s] [NR-eGR]     M5  (5H) length: 4.404277e+03um, number of vias: 355
[04/07 20:51:04    235s] [NR-eGR]     M6  (6V) length: 1.115386e+04um, number of vias: 299
[04/07 20:51:04    235s] [NR-eGR]     M7  (7H) length: 5.361488e+03um, number of vias: 73
[04/07 20:51:04    235s] [NR-eGR]     M8  (8V) length: 1.474785e+03um, number of vias: 37
[04/07 20:51:04    235s] [NR-eGR]     M9  (9H) length: 7.449470e+02um, number of vias: 4
[04/07 20:51:04    235s] [NR-eGR]   MRDL (10V) length: 3.745280e+02um, number of vias: 0
[04/07 20:51:04    235s] [NR-eGR] Total length: 4.227764e+04um, number of vias: 5828
[04/07 20:51:04    235s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:04    235s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/07 20:51:04    235s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:04    235s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.17 sec, Curr Mem: 1876.18 MB )
[04/07 20:51:04    235s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.8 real=0:00:01.8)
[04/07 20:51:04    235s]     Routing using NR in eGR->NR Step done.
[04/07 20:51:04    235s] Net route status summary:
[04/07 20:51:04    235s]   Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:51:04    235s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:51:04    235s] 
[04/07 20:51:04    235s] CCOPT: Done with clock implementation routing.
[04/07 20:51:04    235s] 
[04/07 20:51:04    235s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:12.2 real=0:00:12.1)
[04/07 20:51:04    235s]   Clock implementation routing done.
[04/07 20:51:04    235s]   Leaving CCOpt scope - extractRC...
[04/07 20:51:04    235s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/07 20:51:04    235s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:51:04    235s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:51:04    235s] Extraction called for design 'fifo1_sram' of instances=460 and nets=1657 using extraction engine 'preRoute' .
[04/07 20:51:04    235s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:51:04    235s] RC Extraction called in multi-corner(2) mode.
[04/07 20:51:04    235s] RCMode: PreRoute
[04/07 20:51:04    235s]       RC Corner Indexes            0       1   
[04/07 20:51:04    235s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:51:04    235s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:04    235s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:04    235s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:04    235s] Shrink Factor                : 1.00000
[04/07 20:51:04    235s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:51:04    235s] Using capacitance table file ...
[04/07 20:51:04    235s] LayerId::1 widthSet size::4
[04/07 20:51:04    235s] LayerId::2 widthSet size::4
[04/07 20:51:04    235s] LayerId::3 widthSet size::5
[04/07 20:51:04    235s] LayerId::4 widthSet size::5
[04/07 20:51:04    235s] LayerId::5 widthSet size::5
[04/07 20:51:04    235s] LayerId::6 widthSet size::5
[04/07 20:51:04    235s] LayerId::7 widthSet size::5
[04/07 20:51:04    235s] LayerId::8 widthSet size::5
[04/07 20:51:04    235s] LayerId::9 widthSet size::4
[04/07 20:51:04    235s] LayerId::10 widthSet size::2
[04/07 20:51:04    235s] Updating RC grid for preRoute extraction ...
[04/07 20:51:04    235s] Initializing multi-corner capacitance tables ... 
[04/07 20:51:04    236s] Initializing multi-corner resistance tables ...
[04/07 20:51:04    236s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.315978 ; uaWl: 1.000000 ; uaWlH: 0.681717 ; aWlH: 0.000000 ; Pmax: 0.936600 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:51:04    236s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 1876.184M)
[04/07 20:51:04    236s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/07 20:51:04    236s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:04    236s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:51:04    236s] End AAE Lib Interpolated Model. (MEM=1876.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:04    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:05    236s]   Clock DAG stats after routing clock trees:
[04/07 20:51:05    236s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:05    236s]     cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:05    236s]     cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:05    236s]     sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:05    236s]     wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
[04/07 20:51:05    236s]     wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:05    236s]     hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:05    236s]   Clock DAG net violations after routing clock trees:
[04/07 20:51:05    236s]     Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:05    236s]     Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:51:05    236s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/07 20:51:05    236s]     Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]     Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/07 20:51:05    236s]      Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:05    236s]    Logics: I1025_NS: 3 
[04/07 20:51:05    236s]   Primary reporting skew groups after routing clock trees:
[04/07 20:51:05    236s]     skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]         min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:05    236s]         max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:05    236s]   Skew group summary after routing clock trees:
[04/07 20:51:05    236s]     skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]     skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]     skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]     skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]   CCOpt::Phase::Routing done. (took cpu=0:00:13.1 real=0:00:13.0)
[04/07 20:51:05    236s]   CCOpt::Phase::PostConditioning...
[04/07 20:51:05    236s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[04/07 20:51:05    236s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.9M
[04/07 20:51:05    236s] z: 2, totalTracks: 1
[04/07 20:51:05    236s] z: 4, totalTracks: 1
[04/07 20:51:05    236s] z: 6, totalTracks: 1
[04/07 20:51:05    236s] z: 8, totalTracks: 1
[04/07 20:51:05    236s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:05    236s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1923.9M
[04/07 20:51:05    236s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1923.9M
[04/07 20:51:05    236s] Core basic site is unit
[04/07 20:51:05    236s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:51:05    236s] SiteArray: use 5,865,472 bytes
[04/07 20:51:05    236s] SiteArray: current memory after site array memory allocation 1929.5M
[04/07 20:51:05    236s] SiteArray: FP blocked sites are writable
[04/07 20:51:05    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:51:05    236s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1929.5M
[04/07 20:51:05    236s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:51:05    236s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.100, REAL:0.097, MEM:1929.5M
[04/07 20:51:05    236s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.340, REAL:0.339, MEM:1929.5M
[04/07 20:51:05    236s] OPERPROF:     Starting CMU at level 3, MEM:1929.5M
[04/07 20:51:05    236s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1929.5M
[04/07 20:51:05    236s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.360, REAL:0.356, MEM:1929.5M
[04/07 20:51:05    236s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1929.5MB).
[04/07 20:51:05    236s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.393, MEM:1929.5M
[04/07 20:51:05    236s]   Removing CTS place status from clock tree and sinks.
[04/07 20:51:05    236s]   Removed CTS place status from 3 clock cells (out of 10 ) and 0 clock sinks (out of 0 ).
[04/07 20:51:05    236s]   Switching to inst based legalization.
[04/07 20:51:05    236s]   PostConditioning...
[04/07 20:51:05    236s]     PostConditioning active optimizations:
[04/07 20:51:05    236s]      - DRV fixing with cell sizing and buffering
[04/07 20:51:05    236s]      - Skew fixing with cell sizing
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk2x' is not routed.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'wclk' is not routed.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'rclk' is not routed.
[04/07 20:51:05    236s]     Currently running CTS, using active skew data
[04/07 20:51:05    236s]     Reset bufferability constraints...
[04/07 20:51:05    236s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/07 20:51:05    236s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:05    236s]     Upsizing to fix DRVs...
[04/07 20:51:05    236s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/07 20:51:05    236s]     CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 5, attempted: 1, unsuccessful: 0, sized: 0
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     PRO Statistics: Fix DRVs (initial upsizing):
[04/07 20:51:05    236s]     ============================================
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Cell changes by Net Type:
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     top                0                    0           0            0                    0                  0
[04/07 20:51:05    236s]     trunk              0                    0           0            0                    0                  0
[04/07 20:51:05    236s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[04/07 20:51:05    236s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[04/07 20:51:05    236s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:05    236s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:05    236s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:05    236s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:05    236s]       wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
[04/07 20:51:05    236s]       wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:05    236s]       hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:05    236s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[04/07 20:51:05    236s]       Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:05    236s]       Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:51:05    236s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[04/07 20:51:05    236s]       Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]       Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[04/07 20:51:05    236s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:05    236s]      Logics: I1025_NS: 3 
[04/07 20:51:05    236s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[04/07 20:51:05    236s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]           min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:05    236s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:05    236s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[04/07 20:51:05    236s]       skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]       skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:05    236s]     Recomputing CTS skew targets...
[04/07 20:51:05    236s]     Resolving skew group constraints...
[04/07 20:51:05    236s]       Solving LP: 6 skew groups; 6 fragments, 6 fraglets and 7 vertices; 94 variables and 234 constraints; tolerance 1
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group rclk/func_max_sdc from 0.153ns to 0.611ns.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk/func_max_sdc from 0.153ns to 0.629ns.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group wclk2x/func_max_sdc from 0.153ns to 0.539ns.
[04/07 20:51:05    236s]       
[04/07 20:51:05    236s]       Slackened skew group targets:
[04/07 20:51:05    236s]       
[04/07 20:51:05    236s]       -------------------------------------------------------------------
[04/07 20:51:05    236s]       Skew group             Desired    Slackened    Desired    Slackened
[04/07 20:51:05    236s]                              Target     Target       Target     Target
[04/07 20:51:05    236s]                              Max ID     Max ID       Skew       Skew
[04/07 20:51:05    236s]       -------------------------------------------------------------------
[04/07 20:51:05    236s]       rclk/func_max_sdc       0.153       0.611         -           -
[04/07 20:51:05    236s]       wclk/func_max_sdc       0.153       0.629         -           -
[04/07 20:51:05    236s]       wclk2x/func_max_sdc     0.153       0.539         -           -
[04/07 20:51:05    236s]       -------------------------------------------------------------------
[04/07 20:51:05    236s]       
[04/07 20:51:05    236s]       
[04/07 20:51:05    236s]     Resolving skew group constraints done.
[04/07 20:51:05    236s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:05    236s]     Fixing DRVs...
[04/07 20:51:05    236s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] ..100% 
[04/07 20:51:05    236s]     CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 5, attempted: 1, unsuccessful: 0, sized: 0
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     PRO Statistics: Fix DRVs (cell sizing):
[04/07 20:51:05    236s]     =======================================
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Cell changes by Net Type:
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     top                0                    0           0            0                    0                  0
[04/07 20:51:05    236s]     trunk              0                    0           0            0                    0                  0
[04/07 20:51:05    236s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[04/07 20:51:05    236s]     -------------------------------------------------------------------------------------------------------------------
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[04/07 20:51:05    236s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/07 20:51:05    236s]     
[04/07 20:51:05    236s]     Clock DAG stats PostConditioning after DRV fixing:
[04/07 20:51:05    236s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:05    236s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:05    236s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:05    236s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:05    236s]       wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
[04/07 20:51:05    236s]       wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:05    236s]       hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:05    236s]     Clock DAG net violations PostConditioning after DRV fixing:
[04/07 20:51:05    236s]       Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:05    236s]       Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:51:05    236s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[04/07 20:51:05    236s]       Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]       Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:05    236s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[04/07 20:51:05    236s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:05    236s]      Logics: I1025_NS: 3 
[04/07 20:51:05    236s]     Primary reporting skew groups PostConditioning after DRV fixing:
[04/07 20:51:05    236s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]           min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:05    236s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:05    236s]     Skew group summary PostConditioning after DRV fixing:
[04/07 20:51:05    236s]       skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]       skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:05    236s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:05    236s]     Buffering to fix DRVs...
[04/07 20:51:05    236s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/07 20:51:05    236s]     Rebuffering to fix clock tree DRVs: ..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk2x'.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk2x'.
[04/07 20:51:05    236s] .20% **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'wclk'.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'wclk'.
[04/07 20:51:05    236s] ..**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'rclk'.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'rclk'.
[04/07 20:51:05    236s] .40% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] 60% .**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/07 20:51:05    236s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/07 20:51:05    236s] 80% ...100% 
[04/07 20:51:05    237s]     Inserted 0 buffers and inverters.
[04/07 20:51:05    237s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/07 20:51:05    237s]     CCOpt-PostConditioning: nets considered: 9, nets tested: 9, nets violation detected: 6, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 6, nets unsuccessful: 6, buffered: 0
[04/07 20:51:06    237s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/07 20:51:06    237s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:06    237s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:06    237s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:06    237s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:06    237s]       wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
[04/07 20:51:06    237s]       wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:06    237s]       hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:06    237s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/07 20:51:06    237s]       Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:06    237s]       Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:51:06    237s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/07 20:51:06    237s]       Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]       Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/07 20:51:06    237s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:06    237s]      Logics: I1025_NS: 3 
[04/07 20:51:06    237s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/07 20:51:06    237s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]           min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:06    237s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:06    237s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/07 20:51:06    237s]       skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]       skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Slew Diagnostics: After DRV fixing
[04/07 20:51:06    237s]     ==================================
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Global Causes:
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     -----
[04/07 20:51:06    237s]     Cause
[04/07 20:51:06    237s]     -----
[04/07 20:51:06    237s]       (empty table)
[04/07 20:51:06    237s]     -----
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Top 5 overslews:
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     -----------------------------------------------------------------------------------
[04/07 20:51:06    237s]     Overslew    Causes                                            Driving Pin
[04/07 20:51:06    237s]     -----------------------------------------------------------------------------------
[04/07 20:51:06    237s]     0.024ns     1. Inst already optimally sized (NBUFFX32_LVT)    CTS_ccl_a_buf_00006/Y
[04/07 20:51:06    237s]        -        2. Skew would be damaged                                    -
[04/07 20:51:06    237s]     0.000ns     1. Clock inst is FIXED                            io_b_rclk/DOUT
[04/07 20:51:06    237s]        -        2. Skew would be damaged                                    -
[04/07 20:51:06    237s]     0.000ns     1. Clock inst is FIXED                            io_b_wclk/DOUT
[04/07 20:51:06    237s]        -        2. Skew would be damaged                                    -
[04/07 20:51:06    237s]     -----------------------------------------------------------------------------------
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Slew diagnostics counts from the 3 nodes with slew violations (the 3 nodes with only other violation types are excluded):
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     ------------------------------------------
[04/07 20:51:06    237s]     Cause                           Occurences
[04/07 20:51:06    237s]     ------------------------------------------
[04/07 20:51:06    237s]     Skew would be damaged               3
[04/07 20:51:06    237s]     Clock inst is FIXED                 2
[04/07 20:51:06    237s]     Inst already optimally sized        1
[04/07 20:51:06    237s]     ------------------------------------------
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Violation diagnostics counts from the 6 nodes that have violations:
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     -------------------------------------------------------
[04/07 20:51:06    237s]     Cause                                        Occurences
[04/07 20:51:06    237s]     -------------------------------------------------------
[04/07 20:51:06    237s]     Sizing not permitted                             3
[04/07 20:51:06    237s]     Failed to initialize route and RC mapping        3
[04/07 20:51:06    237s]     Skew would be damaged                            3
[04/07 20:51:06    237s]     Clock inst is FIXED                              2
[04/07 20:51:06    237s]     Inst already optimally sized                     1
[04/07 20:51:06    237s]     -------------------------------------------------------
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Fixing Skew by cell sizing...
[04/07 20:51:06    237s]     Path optimization required 0 stage delay updates 
[04/07 20:51:06    237s]     Resized 0 clock insts to decrease delay.
[04/07 20:51:06    237s]     Fixing short paths with downsize only
[04/07 20:51:06    237s]     Path optimization required 0 stage delay updates 
[04/07 20:51:06    237s]     Resized 0 clock insts to increase delay.
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     PRO Statistics: Fix Skew (cell sizing):
[04/07 20:51:06    237s]     =======================================
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Cell changes by Net Type:
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     -------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/07 20:51:06    237s]     -------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]     top                0            0           0            0                    0                0
[04/07 20:51:06    237s]     trunk              0            0           0            0                    0                0
[04/07 20:51:06    237s]     leaf               0            0           0            0                    0                0
[04/07 20:51:06    237s]     -------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]     Total              0            0           0            0                    0                0
[04/07 20:51:06    237s]     -------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/07 20:51:06    237s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/07 20:51:06    237s]     
[04/07 20:51:06    237s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[04/07 20:51:06    237s]       cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:06    237s]       cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:06    237s]       cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:06    237s]       sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:06    237s]       wire capacitance : top=0.000fF, trunk=81.034fF, leaf=181.147fF, total=262.182fF
[04/07 20:51:06    237s]       wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:06    237s]       hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:06    237s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[04/07 20:51:06    237s]       Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:06    237s]       Capacitance          : {count=3, worst=[2582.883fF, 2582.883fF, 2582.883fF]} avg=2582.883fF sd=0.000fF sum=7748.649fF
[04/07 20:51:06    237s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[04/07 20:51:06    237s]       Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]       Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[04/07 20:51:06    237s]        Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:06    237s]      Logics: I1025_NS: 3 
[04/07 20:51:06    237s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[04/07 20:51:06    237s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]           min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:06    237s]           max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:06    237s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[04/07 20:51:06    237s]       skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]       skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]       skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s]     Reconnecting optimized routes...
[04/07 20:51:06    237s]     Reset timing graph...
[04/07 20:51:06    237s] Ignoring AAE DB Resetting ...
[04/07 20:51:06    237s]     Reset timing graph done.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1304):	Net wclk2x unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1304):	Net wclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1304):	Net rclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/07 20:51:06    237s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.035, MEM:1923.0M
[04/07 20:51:06    237s]     Leaving CCOpt scope - ClockRefiner...
[04/07 20:51:06    237s]     Assigned high priority to 0 cells.
[04/07 20:51:06    237s]     Performing Single Pass Refine Place.
[04/07 20:51:06    237s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[04/07 20:51:06    237s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1923.0M
[04/07 20:51:06    237s] z: 2, totalTracks: 1
[04/07 20:51:06    237s] z: 4, totalTracks: 1
[04/07 20:51:06    237s] z: 6, totalTracks: 1
[04/07 20:51:06    237s] z: 8, totalTracks: 1
[04/07 20:51:06    237s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:06    237s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1923.0M
[04/07 20:51:06    237s] Info: 3 insts are soft-fixed.
[04/07 20:51:06    237s] OPERPROF:       Starting CMU at level 4, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.209, MEM:1923.0M
[04/07 20:51:06    237s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1923.0MB).
[04/07 20:51:06    237s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.226, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.227, MEM:1923.0M
[04/07 20:51:06    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.11
[04/07 20:51:06    237s] OPERPROF: Starting RefinePlace at level 1, MEM:1923.0M
[04/07 20:51:06    237s] *** Starting refinePlace (0:03:58 mem=1923.0M) ***
[04/07 20:51:06    237s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:51:06    237s] Info: 3 insts are soft-fixed.
[04/07 20:51:06    237s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:06    237s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:06    237s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.020, REAL:0.003, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1923.0M
[04/07 20:51:06    237s] Starting refinePlace ...
[04/07 20:51:06    237s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:51:06    237s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1923.0MB) @(0:03:58 - 0:03:58).
[04/07 20:51:06    237s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:06    237s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:51:06    237s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:06    237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1923.0MB) @(0:03:58 - 0:03:58).
[04/07 20:51:06    237s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:06    237s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1923.0MB
[04/07 20:51:06    237s] Statistics of distance of Instance movement in refine placement:
[04/07 20:51:06    237s]   maximum (X+Y) =         0.00 um
[04/07 20:51:06    237s]   mean    (X+Y) =         0.00 um
[04/07 20:51:06    237s] Summary Report:
[04/07 20:51:06    237s] Instances move: 0 (out of 427 movable)
[04/07 20:51:06    237s] Instances flipped: 0
[04/07 20:51:06    237s] Mean displacement: 0.00 um
[04/07 20:51:06    237s] Max displacement: 0.00 um 
[04/07 20:51:06    237s] Total instances moved : 0
[04/07 20:51:06    237s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.062, MEM:1923.0M
[04/07 20:51:06    237s] Total net bbox length = 3.809e+04 (1.516e+04 2.293e+04) (ext = 7.320e+03)
[04/07 20:51:06    237s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1923.0MB
[04/07 20:51:06    237s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1923.0MB) @(0:03:58 - 0:03:58).
[04/07 20:51:06    237s] *** Finished refinePlace (0:03:58 mem=1923.0M) ***
[04/07 20:51:06    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.11
[04/07 20:51:06    237s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.113, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1923.0M
[04/07 20:51:06    237s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:1923.0M
[04/07 20:51:06    237s]     Moved 0, flipped 0 and cell swapped 0 of 118 clock instance(s) during refinement.
[04/07 20:51:06    237s]     The largest move was 0 microns for .
[04/07 20:51:06    237s]     Moved 0 and flipped 0 of 6 clock instances (excluding sinks) during refinement
[04/07 20:51:06    237s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/07 20:51:06    237s]     Moved 0 and flipped 0 of 112 clock sinks during refinement.
[04/07 20:51:06    237s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/07 20:51:06    237s]     Revert refine place priority changes on 0 cells.
[04/07 20:51:06    237s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/07 20:51:06    237s]     Set dirty flag on 3 insts, 4 nets
[04/07 20:51:06    237s]   PostConditioning done.
[04/07 20:51:06    237s] Net route status summary:
[04/07 20:51:06    237s]   Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:51:06    237s]   Non-clock:  1648 (unrouted=1203, trialRouted=445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:51:06    237s]   Update timing and DAG stats after post-conditioning...
[04/07 20:51:06    237s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s]   Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:51:06    237s] End AAE Lib Interpolated Model. (MEM=1922.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:06    237s]   Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s]   Clock DAG stats after post-conditioning:
[04/07 20:51:06    237s]     cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:06    237s]     cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:06    237s]     cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:06    237s]     sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:06    237s]     wire capacitance : top=0.000fF, trunk=54.644fF, leaf=181.147fF, total=235.792fF
[04/07 20:51:06    237s]     wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:06    237s]     hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:06    237s]   Clock DAG net violations after post-conditioning:
[04/07 20:51:06    237s]     Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:06    237s]     Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/07 20:51:06    237s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/07 20:51:06    237s]     Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]     Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/07 20:51:06    237s]      Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:06    237s]    Logics: I1025_NS: 3 
[04/07 20:51:06    237s]   Primary reporting skew groups after post-conditioning:
[04/07 20:51:06    237s]     skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]         min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:06    237s]         max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:06    237s]   Skew group summary after post-conditioning:
[04/07 20:51:06    237s]     skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]     skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]     skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]     skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]     skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]     skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.5)
[04/07 20:51:06    237s]   Setting CTS place status to fixed for clock tree and sinks.
[04/07 20:51:06    237s]   numClockCells = 10, numClockCellsFixed = 10, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/07 20:51:06    237s]   Post-balance tidy up or trial balance steps...
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG stats at end of CTS:
[04/07 20:51:06    237s]   ==============================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ---------------------------------------------------------------
[04/07 20:51:06    237s]   Cell type                     Count    Area         Capacitance
[04/07 20:51:06    237s]   ---------------------------------------------------------------
[04/07 20:51:06    237s]   Buffers                         3         32.022       10.112
[04/07 20:51:06    237s]   Inverters                       0          0.000        0.000
[04/07 20:51:06    237s]   Integrated Clock Gates          0          0.000        0.000
[04/07 20:51:06    237s]   Non-Integrated Clock Gates      0          0.000        0.000
[04/07 20:51:06    237s]   Clock Logic                     3      36000.000     7722.259
[04/07 20:51:06    237s]   All                             6      36032.022     7732.371
[04/07 20:51:06    237s]   ---------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG wire lengths at end of CTS:
[04/07 20:51:06    237s]   =====================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   --------------------
[04/07 20:51:06    237s]   Type     Wire Length
[04/07 20:51:06    237s]   --------------------
[04/07 20:51:06    237s]   Top          0.000
[04/07 20:51:06    237s]   Trunk      559.424
[04/07 20:51:06    237s]   Leaf      2051.835
[04/07 20:51:06    237s]   Total     2611.259
[04/07 20:51:06    237s]   --------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG hp wire lengths at end of CTS:
[04/07 20:51:06    237s]   ========================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   -----------------------
[04/07 20:51:06    237s]   Type     hp Wire Length
[04/07 20:51:06    237s]   -----------------------
[04/07 20:51:06    237s]   Top            0.000
[04/07 20:51:06    237s]   Trunk       1471.043
[04/07 20:51:06    237s]   Leaf        1360.820
[04/07 20:51:06    237s]   Total       2831.863
[04/07 20:51:06    237s]   -----------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG capacitances at end of CTS:
[04/07 20:51:06    237s]   =====================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ----------------------------------------
[04/07 20:51:06    237s]   Type     Gate        Wire       Total
[04/07 20:51:06    237s]   ----------------------------------------
[04/07 20:51:06    237s]   Top         0.000      0.000       0.000
[04/07 20:51:06    237s]   Trunk    7732.371     54.644    7787.015
[04/07 20:51:06    237s]   Leaf       67.459    181.147     248.606
[04/07 20:51:06    237s]   Total    7799.830    235.792    8035.622
[04/07 20:51:06    237s]   ----------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG sink capacitances at end of CTS:
[04/07 20:51:06    237s]   ==========================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ---------------------------------------------------------
[04/07 20:51:06    237s]   Count    Total     Average    Std. Dev.    Min      Max
[04/07 20:51:06    237s]   ---------------------------------------------------------
[04/07 20:51:06    237s]    112     67.459     0.602       0.238      0.021    0.704
[04/07 20:51:06    237s]   ---------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG net violations at end of CTS:
[04/07 20:51:06    237s]   =======================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   -------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Type                    Units    Count    Average     Std. Dev.    Sum         Top 10 violations
[04/07 20:51:06    237s]   -------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Remaining Transition    ns         3         0.008      0.014         0.025    [0.024, 0.000, 0.000]
[04/07 20:51:06    237s]   Capacitance             fF         3      2574.086      0.000      7722.259    [2574.086, 2574.086, 2574.086]
[04/07 20:51:06    237s]   -------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/07 20:51:06    237s]   ====================================================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Trunk       0.200       6       0.097       0.107      0.000    0.200    {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}    {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]   Leaf        0.200       3       0.151       0.080      0.065    0.224    {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Clock DAG library cell distribution at end of CTS:
[04/07 20:51:06    237s]   ==================================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ---------------------------------------------
[04/07 20:51:06    237s]   Name            Type      Inst     Inst Area 
[04/07 20:51:06    237s]                             Count    (um^2)
[04/07 20:51:06    237s]   ---------------------------------------------
[04/07 20:51:06    237s]   NBUFFX32_LVT    buffer      3         32.022
[04/07 20:51:06    237s]   I1025_NS        logic       3      36000.000
[04/07 20:51:06    237s]   ---------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Primary reporting skew groups summary at end of CTS:
[04/07 20:51:06    237s]   ====================================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Half-corner              Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   max_corner:setup.late    wclk/func_max_sdc    0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
[04/07 20:51:06    237s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Skew group summary at end of CTS:
[04/07 20:51:06    237s]   =================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Half-corner              Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/07 20:51:06    237s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   max_corner:setup.late    rclk/func_max_sdc      0.585     0.611     0.027       0.105         0.027           0.027           0.589        0.007     100% {0.585, 0.611}
[04/07 20:51:06    237s]   max_corner:setup.late    rclk/func_min_sdc      0.585     0.611     0.027       0.105         0.027           0.027           0.589        0.007     100% {0.585, 0.611}
[04/07 20:51:06    237s]   max_corner:setup.late    wclk/func_max_sdc      0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
[04/07 20:51:06    237s]   max_corner:setup.late    wclk/func_min_sdc      0.596     0.629     0.033       0.105         0.033           0.033           0.604        0.007     100% {0.596, 0.629}
[04/07 20:51:06    237s]   max_corner:setup.late    wclk2x/func_max_sdc    0.530     0.539     0.009       0.105         0.009           0.009           0.537        0.003     100% {0.530, 0.539}
[04/07 20:51:06    237s]   max_corner:setup.late    wclk2x/func_min_sdc    0.530     0.539     0.009       0.105         0.009           0.009           0.537        0.003     100% {0.530, 0.539}
[04/07 20:51:06    237s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Found a total of 10 clock tree pins with a slew violation.
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Slew violation summary across all clock trees - Top 10 violating pins:
[04/07 20:51:06    237s]   ======================================================================
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Target and measured clock slews (in ns):
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   ----------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   Half corner            Violation  Slew    Slew      Dont   Ideal  Target          Pin
[04/07 20:51:06    237s]                          amount     target  achieved  touch  net?   source          
[04/07 20:51:06    237s]                                                       net?                          
[04/07 20:51:06    237s]   ----------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_1__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_3__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.011    0.200    0.211    N      N      auto extracted  fifomem/genblk1_0__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.010    0.200    0.210    N      N      auto extracted  fifomem/genblk1_5__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.001    0.200    0.201    N      N      auto extracted  fifomem/genblk1_4__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  fifomem/genblk1_7__U/CE1
[04/07 20:51:06    237s]   max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00012/A
[04/07 20:51:06    237s]   max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00006/A
[04/07 20:51:06    237s]   max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_wclk/DOUT
[04/07 20:51:06    237s]   max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_rclk/DOUT
[04/07 20:51:06    237s]   ----------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Target sources:
[04/07 20:51:06    237s]   auto extracted - target was extracted from SDC.
[04/07 20:51:06    237s]   auto computed - target was computed when balancing trees.
[04/07 20:51:06    237s]   explicit - target is explicitly set via target_max_trans property.
[04/07 20:51:06    237s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[04/07 20:51:06    237s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Found 0 pins on nets marked dont_touch that have slew violations.
[04/07 20:51:06    237s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[04/07 20:51:06    237s]   Found 0 pins on nets marked ideal_network that have slew violations.
[04/07 20:51:06    237s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   
[04/07 20:51:06    237s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s] Synthesizing clock trees done.
[04/07 20:51:06    237s] Tidy Up And Update Timing...
[04/07 20:51:06    237s] External - Set all clocks to propagated mode...
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/07 20:51:06    237s]  * CCOpt property update_io_latency is false
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] Setting all clocks to propagated mode.
[04/07 20:51:06    237s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:51:06    237s] Clock DAG stats after update timingGraph:
[04/07 20:51:06    237s]   cell counts      : b=3, i=0, icg=0, nicg=0, l=3, total=6
[04/07 20:51:06    237s]   cell areas       : b=32.022um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=36000.000um^2, total=36032.022um^2
[04/07 20:51:06    237s]   cell capacitance : b=10.112fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=7722.259fF, total=7732.371fF
[04/07 20:51:06    237s]   sink capacitance : count=112, total=67.459fF, avg=0.602fF, sd=0.238fF, min=0.021fF, max=0.704fF
[04/07 20:51:06    237s]   wire capacitance : top=0.000fF, trunk=54.644fF, leaf=181.147fF, total=235.792fF
[04/07 20:51:06    237s]   wire lengths     : top=0.000um, trunk=559.424um, leaf=2051.835um, total=2611.259um
[04/07 20:51:06    237s]   hp wire lengths  : top=0.000um, trunk=1471.043um, leaf=1360.820um, total=2831.863um
[04/07 20:51:06    237s] Clock DAG net violations after update timingGraph:
[04/07 20:51:06    237s]   Remaining Transition : {count=3, worst=[0.024ns, 0.000ns, 0.000ns]} avg=0.008ns sd=0.014ns sum=0.025ns
[04/07 20:51:06    237s]   Capacitance          : {count=3, worst=[2574.086fF, 2574.086fF, 2574.086fF]} avg=2574.086fF sd=0.000fF sum=7722.259fF
[04/07 20:51:06    237s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/07 20:51:06    237s]   Trunk : target=0.200ns count=6 avg=0.097ns sd=0.107ns min=0.000ns max=0.200ns {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s]   Leaf  : target=0.200ns count=3 avg=0.151ns sd=0.080ns min=0.065ns max=0.224ns {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[04/07 20:51:06    237s] Clock DAG library cell distribution after update timingGraph {count}:
[04/07 20:51:06    237s]    Bufs: NBUFFX32_LVT: 3 
[04/07 20:51:06    237s]  Logics: I1025_NS: 3 
[04/07 20:51:06    237s] Primary reporting skew groups after update timingGraph:
[04/07 20:51:06    237s]   skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]       min path sink: fifomem/genblk1_1__U/CE1
[04/07 20:51:06    237s]       max path sink: fifomem/genblk1_2__U/CE1
[04/07 20:51:06    237s] Skew group summary after update timingGraph:
[04/07 20:51:06    237s]   skew_group rclk/func_max_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]   skew_group rclk/func_min_sdc: insertion delay [min=0.585, max=0.611, avg=0.589, sd=0.007], skew [0.027 vs 0.105], 100% {0.585, 0.611} (wid=0.041 ws=0.027) (gid=0.570 gs=0.000)
[04/07 20:51:06    237s]   skew_group wclk/func_max_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]   skew_group wclk/func_min_sdc: insertion delay [min=0.596, max=0.629, avg=0.604, sd=0.007], skew [0.033 vs 0.105], 100% {0.596, 0.629} (wid=0.060 ws=0.033) (gid=0.569 gs=0.000)
[04/07 20:51:06    237s]   skew_group wclk2x/func_max_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s]   skew_group wclk2x/func_min_sdc: insertion delay [min=0.530, max=0.539, avg=0.537, sd=0.003], skew [0.009 vs 0.105], 100% {0.530, 0.539} (wid=0.009 ws=0.009) (gid=0.530 gs=0.000)
[04/07 20:51:06    237s] Logging CTS constraint violations...
[04/07 20:51:06    237s]   Clock tree rclk has 1 max_capacitance violation.
[04/07 20:51:06    237s]   Clock tree wclk has 1 max_capacitance violation and 1 slew violation.
[04/07 20:51:06    237s]   Clock tree wclk2x has 1 max_capacitance violation.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk2x at (693.397,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1033' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree wclk at (600.048,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1033' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000fF below the root driver for clock_tree rclk at (320.000,36.000), in power domain auto-default. Achieved capacitance of 2574.086fF.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1033' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 6 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell NBUFFX32_LVT) at (521.008,488.936), in power domain auto-default with half corner max_corner:setup.late. The worst violation was at the pin fifomem/genblk1_1__U/CE1 with a slew time target of 0.200ns. Achieved a slew time of 0.224ns.
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1007' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group wclk/func_max_sdc. Achieved longest insertion delay of 0.629ns.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1026' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group rclk/func_max_sdc. Achieved longest insertion delay of 0.611ns.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1026' for more detail.
[04/07 20:51:06    237s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.053ns) for skew group wclk2x/func_max_sdc. Achieved longest insertion delay of 0.539ns.
[04/07 20:51:06    237s] Type 'man IMPCCOPT-1026' for more detail.
[04/07 20:51:06    237s] Logging CTS constraint violations done.
[04/07 20:51:06    237s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/07 20:51:06    237s] Runtime done. (took cpu=0:00:38.6 real=0:00:38.5)
[04/07 20:51:06    237s] Runtime Report Coverage % = 99.1
[04/07 20:51:06    237s] Runtime Summary
[04/07 20:51:06    237s] ===============
[04/07 20:51:06    237s] Clock Runtime:  (37%) Core CTS          14.20 (Init 9.29, Construction 2.16, Implementation 1.07, eGRPC 0.46, PostConditioning 1.09, Other 0.13)
[04/07 20:51:06    237s] Clock Runtime:  (51%) CTS services      19.54 (RefinePlace 1.74, EarlyGlobalClock 7.16, NanoRoute 8.05, ExtractRC 2.58, TimingAnalysis 0.00)
[04/07 20:51:06    237s] Clock Runtime:  (11%) Other CTS          4.44 (Init 1.17, CongRepair/EGR-DP 3.22, TimingUpdate 0.04, Other 0.00)
[04/07 20:51:06    237s] Clock Runtime: (100%) Total             38.18
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] Runtime Summary:
[04/07 20:51:06    237s] ================
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] ---------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s] wall   % time  children  called  name
[04/07 20:51:06    237s] ---------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s] 38.51  100.00   38.51      0       
[04/07 20:51:06    237s] 38.51  100.00   38.18      1     Runtime
[04/07 20:51:06    237s]  4.21   10.92    4.20      1     CCOpt::Phase::Initialization
[04/07 20:51:06    237s]  4.20   10.92    4.20      1       Check Prerequisites
[04/07 20:51:06    237s]  0.09    0.23    0.00      1         Leaving CCOpt scope - CheckPlace
[04/07 20:51:06    237s]  4.11   10.68    0.04      1         Validating CTS configuration
[04/07 20:51:06    237s]  0.00    0.00    0.00      1           Checking module port directions
[04/07 20:51:06    237s]  0.04    0.10    0.00      1           Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[04/07 20:51:06    237s]  5.96   15.48    5.87      1     CCOpt::Phase::PreparingToBalance
[04/07 20:51:06    237s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/07 20:51:06    237s]  1.08    2.81    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/07 20:51:06    237s]  0.33    0.85    0.00      1       Legalization setup
[04/07 20:51:06    237s]  4.46   11.59    0.01      1       Validating CTS configuration
[04/07 20:51:06    237s]  0.00    0.00    0.00      1         Checking module port directions
[04/07 20:51:06    237s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.30    0.77    0.00      1     Preparing To Balance
[04/07 20:51:06    237s]  7.83   20.32    7.82      1     CCOpt::Phase::Construction
[04/07 20:51:06    237s]  6.36   16.51    6.36      1       Stage::Clustering
[04/07 20:51:06    237s]  1.32    3.44    1.30      1         Clustering
[04/07 20:51:06    237s]  0.00    0.00    0.00      1           Initialize for clustering
[04/07 20:51:06    237s]  0.28    0.72    0.00      1           Bottom-up phase
[04/07 20:51:06    237s]  1.02    2.66    0.70      1           Legalizing clock trees
[04/07 20:51:06    237s]  0.68    1.77    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/07 20:51:06    237s]  0.02    0.06    0.00      1             Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  5.03   13.07    5.01      1         CongRepair After Initial Clustering
[04/07 20:51:06    237s]  4.12   10.71    3.66      1           Leaving CCOpt scope - Early Global Route
[04/07 20:51:06    237s]  2.26    5.86    0.00      1             Early Global Route - eGR->NR step
[04/07 20:51:06    237s]  1.40    3.64    0.00      1             Congestion Repair
[04/07 20:51:06    237s]  0.86    2.24    0.00      1           Leaving CCOpt scope - extractRC
[04/07 20:51:06    237s]  0.02    0.06    0.00      1           Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.53    1.39    0.53      1       Stage::DRV Fixing
[04/07 20:51:06    237s]  0.33    0.86    0.00      1         Fixing clock tree slew time and max cap violations
[04/07 20:51:06    237s]  0.20    0.53    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/07 20:51:06    237s]  0.93    2.42    0.93      1       Stage::Insertion Delay Reduction
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[04/07 20:51:06    237s]  0.05    0.13    0.00      1         Reducing insertion delay 1
[04/07 20:51:06    237s]  0.15    0.40    0.00      1         Removing longest path buffering
[04/07 20:51:06    237s]  0.70    1.83    0.00      1         Reducing insertion delay 2
[04/07 20:51:06    237s]  1.39    3.61    1.39      1     CCOpt::Phase::Implementation
[04/07 20:51:06    237s]  0.02    0.06    0.02      1       Stage::Reducing Power
[04/07 20:51:06    237s]  0.00    0.01    0.00      1         Improving clock tree routing
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Reducing clock tree power 1
[04/07 20:51:06    237s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/07 20:51:06    237s]  0.01    0.01    0.00      1         Reducing clock tree power 2
[04/07 20:51:06    237s]  0.17    0.45    0.16      1       Stage::Balancing
[04/07 20:51:06    237s]  0.09    0.23    0.08      1         Approximately balancing fragments step
[04/07 20:51:06    237s]  0.04    0.10    0.00      1           Resolve constraints - Approximately balancing fragments
[04/07 20:51:06    237s]  0.01    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/07 20:51:06    237s]  0.01    0.02    0.00      1           Moving gates to improve sub-tree skew
[04/07 20:51:06    237s]  0.02    0.04    0.00      1           Approximately balancing fragments bottom up
[04/07 20:51:06    237s]  0.01    0.02    0.00      1           Approximately balancing fragments, wire and cell delays
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Improving fragments clock skew
[04/07 20:51:06    237s]  0.04    0.11    0.04      1         Approximately balancing step
[04/07 20:51:06    237s]  0.03    0.07    0.00      1           Resolve constraints - Approximately balancing
[04/07 20:51:06    237s]  0.01    0.02    0.00      1           Approximately balancing, wire and cell delays
[04/07 20:51:06    237s]  0.01    0.02    0.00      1         Fixing clock tree overload
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Approximately balancing paths
[04/07 20:51:06    237s]  0.81    2.10    0.81      1       Stage::Polishing
[04/07 20:51:06    237s]  0.02    0.06    0.01      1         Merging balancing drivers for power
[04/07 20:51:06    237s]  0.01    0.04    0.00      1           Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.01    0.03    0.00      1         Improving clock skew
[04/07 20:51:06    237s]  0.03    0.08    0.00      1         Reducing clock tree power 3
[04/07 20:51:06    237s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/07 20:51:06    237s]  0.60    1.56    0.00      1         Improving insertion delay
[04/07 20:51:06    237s]  0.14    0.36    0.11      1         Wire Opt OverFix
[04/07 20:51:06    237s]  0.10    0.27    0.09      1           Wire Reduction extra effort
[04/07 20:51:06    237s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[04/07 20:51:06    237s]  0.00    0.00    0.00      1             Global shorten wires A0
[04/07 20:51:06    237s]  0.03    0.08    0.00      2             Move For Wirelength - core
[04/07 20:51:06    237s]  0.00    0.00    0.00      1             Global shorten wires A1
[04/07 20:51:06    237s]  0.05    0.13    0.00      1             Global shorten wires B
[04/07 20:51:06    237s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[04/07 20:51:06    237s]  0.01    0.02    0.01      1           Optimizing orientation
[04/07 20:51:06    237s]  0.01    0.02    0.00      1             FlipOpt
[04/07 20:51:06    237s]  0.38    1.00    0.32      1       Stage::Updating netlist
[04/07 20:51:06    237s]  0.32    0.83    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/07 20:51:06    237s]  3.91   10.16    3.56      1     CCOpt::Phase::eGRPC
[04/07 20:51:06    237s]  2.24    5.82    2.24      1       Leaving CCOpt scope - Routing Tools
[04/07 20:51:06    237s]  2.24    5.81    0.00      1         Early Global Route - eGR->NR step
[04/07 20:51:06    237s]  0.85    2.21    0.00      1       Leaving CCOpt scope - extractRC
[04/07 20:51:06    237s]  0.02    0.04    0.02      1       Reset bufferability constraints
[04/07 20:51:06    237s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.01    0.03    0.00      1       Moving buffers
[04/07 20:51:06    237s]  0.00    0.01    0.00      1         Violation analysis
[04/07 20:51:06    237s]  0.04    0.09    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[04/07 20:51:06    237s]  0.00    0.01    0.00      1         Artificially removing long paths
[04/07 20:51:06    237s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[04/07 20:51:06    237s]  0.03    0.08    0.00      1       Fixing DRVs
[04/07 20:51:06    237s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/07 20:51:06    237s]  0.01    0.02    0.00      1       Violation analysis
[04/07 20:51:06    237s]  0.36    0.95    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/07 20:51:06    237s] 13.03   33.83   13.01      1     CCOpt::Phase::Routing
[04/07 20:51:06    237s] 12.12   31.47   12.08      1       Leaving CCOpt scope - Routing Tools
[04/07 20:51:06    237s]  2.21    5.73    0.00      1         Early Global Route - eGR->NR step
[04/07 20:51:06    237s]  8.05   20.91    0.00      1         NanoRoute
[04/07 20:51:06    237s]  1.82    4.73    0.00      1         Route Remaining Unrouted Nets
[04/07 20:51:06    237s]  0.87    2.25    0.00      1       Leaving CCOpt scope - extractRC
[04/07 20:51:06    237s]  0.02    0.05    0.00      1       Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  1.47    3.81    0.99      1     CCOpt::Phase::PostConditioning
[04/07 20:51:06    237s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/07 20:51:06    237s]  0.02    0.06    0.00      1       Upsizing to fix DRVs
[04/07 20:51:06    237s]  0.03    0.08    0.00      1       Recomputing CTS skew targets
[04/07 20:51:06    237s]  0.04    0.09    0.00      1       Fixing DRVs
[04/07 20:51:06    237s]  0.49    1.28    0.00      1       Buffering to fix DRVs
[04/07 20:51:06    237s]  0.01    0.03    0.00      1       Fixing Skew by cell sizing
[04/07 20:51:06    237s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[04/07 20:51:06    237s]  0.37    0.97    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/07 20:51:06    237s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/07 20:51:06    237s]  0.02    0.05    0.00      1       Clock tree timing engine global stage delay update for max_corner:setup.late
[04/07 20:51:06    237s]  0.02    0.04    0.00      1     Post-balance tidy up or trial balance steps
[04/07 20:51:06    237s]  0.08    0.20    0.04      1     Tidy Up And Update Timing
[04/07 20:51:06    237s]  0.04    0.11    0.00      1       External - Set all clocks to propagated mode
[04/07 20:51:06    237s] ---------------------------------------------------------------------------------------------------------------------
[04/07 20:51:06    237s] 
[04/07 20:51:06    237s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/07 20:51:06    237s] Synthesizing clock trees with CCOpt done.
[04/07 20:51:06    237s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/07 20:51:06    237s] Type 'man IMPSP-9025' for more detail.
[04/07 20:51:06    237s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1521.5M, totSessionCpu=0:03:58 **
[04/07 20:51:06    237s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/07 20:51:06    237s] Need call spDPlaceInit before registerPrioInstLoc.
[04/07 20:51:06    237s] GigaOpt running with 1 threads.
[04/07 20:51:06    237s] Info: 1 threads available for lower-level modules during optimization.
[04/07 20:51:06    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:1844.8M
[04/07 20:51:06    237s] z: 2, totalTracks: 1
[04/07 20:51:06    237s] z: 4, totalTracks: 1
[04/07 20:51:06    237s] z: 6, totalTracks: 1
[04/07 20:51:06    237s] z: 8, totalTracks: 1
[04/07 20:51:06    237s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:06    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1844.8M
[04/07 20:51:06    238s] OPERPROF:     Starting CMU at level 3, MEM:1844.8M
[04/07 20:51:06    238s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1844.8M
[04/07 20:51:06    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.246, MEM:1844.8M
[04/07 20:51:06    238s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1844.8MB).
[04/07 20:51:06    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.266, MEM:1844.8M
[04/07 20:51:06    238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1844.8M
[04/07 20:51:06    238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.031, MEM:1844.8M
[04/07 20:51:06    238s] 
[04/07 20:51:06    238s] Creating Lib Analyzer ...
[04/07 20:51:07    238s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:51:07    238s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:51:07    238s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:51:07    238s] 
[04/07 20:51:08    239s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:59 mem=1866.9M
[04/07 20:51:08    239s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:59 mem=1866.9M
[04/07 20:51:08    239s] Creating Lib Analyzer, finished. 
[04/07 20:51:08    239s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1526.4M, totSessionCpu=0:03:59 **
[04/07 20:51:08    239s] *** optDesign -postCTS ***
[04/07 20:51:08    239s] DRC Margin: user margin 0.0; extra margin 0.2
[04/07 20:51:08    239s] Hold Target Slack: user slack 0
[04/07 20:51:08    239s] Setup Target Slack: user slack 0; extra slack 0.0
[04/07 20:51:08    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.9M
[04/07 20:51:08    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.199, MEM:1866.9M
[04/07 20:51:08    239s] Deleting Cell Server ...
[04/07 20:51:08    239s] Deleting Lib Analyzer.
[04/07 20:51:08    239s] Multi-VT timing optimization disabled based on library information.
[04/07 20:51:08    239s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:51:08    239s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:51:08    239s] Summary for sequential cells identification: 
[04/07 20:51:08    239s]   Identified SBFF number: 138
[04/07 20:51:08    239s]   Identified MBFF number: 0
[04/07 20:51:08    239s]   Identified SB Latch number: 0
[04/07 20:51:08    239s]   Identified MB Latch number: 0
[04/07 20:51:08    239s]   Not identified SBFF number: 180
[04/07 20:51:08    239s]   Not identified MBFF number: 0
[04/07 20:51:08    239s]   Not identified SB Latch number: 0
[04/07 20:51:08    239s]   Not identified MB Latch number: 0
[04/07 20:51:08    239s]   Number of sequential cells which are not FFs: 78
[04/07 20:51:08    239s]  Visiting view : func_max_scenario
[04/07 20:51:08    239s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:51:08    239s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:51:08    239s]  Visiting view : func_min_scenario
[04/07 20:51:08    239s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:51:08    239s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:51:08    239s]  Setting StdDelay to 16.10
[04/07 20:51:08    239s] Creating Cell Server, finished. 
[04/07 20:51:08    239s] 
[04/07 20:51:08    239s] Deleting Cell Server ...
[04/07 20:51:08    240s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1866.9M
[04/07 20:51:08    240s] All LLGs are deleted
[04/07 20:51:08    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1866.9M
[04/07 20:51:08    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1861.3M
[04/07 20:51:08    240s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1861.3M
[04/07 20:51:08    240s] Start to check current routing status for nets...
[04/07 20:51:08    240s] All nets are already routed correctly.
[04/07 20:51:08    240s] End to check current routing status for nets (mem=1861.3M)
[04/07 20:51:08    240s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1861.3M
[04/07 20:51:08    240s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1861.3M
[04/07 20:51:08    240s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1866.9M
[04/07 20:51:09    240s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.101, MEM:1866.9M
[04/07 20:51:09    240s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.300, REAL:0.306, MEM:1866.9M
[04/07 20:51:09    240s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.319, MEM:1866.9M
[04/07 20:51:09    240s] Starting delay calculation for Setup views
[04/07 20:51:09    240s] #################################################################################
[04/07 20:51:09    240s] # Design Stage: PreRoute
[04/07 20:51:09    240s] # Design Name: fifo1_sram
[04/07 20:51:09    240s] # Design Mode: 28nm
[04/07 20:51:09    240s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:51:09    240s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:51:09    240s] # Signoff Settings: SI Off 
[04/07 20:51:09    240s] #################################################################################
[04/07 20:51:09    240s] Calculate delays in BcWc mode...
[04/07 20:51:09    240s] Topological Sorting (REAL = 0:00:00.0, MEM = 1864.9M, InitMEM = 1864.9M)
[04/07 20:51:09    240s] Start delay calculation (fullDC) (1 T). (MEM=1864.85)
[04/07 20:51:09    240s] End AAE Lib Interpolated Model. (MEM=1876.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:09    240s] Total number of fetched objects 647
[04/07 20:51:09    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:09    240s] End delay calculation. (MEM=1924.05 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:51:09    240s] End delay calculation (fullDC). (MEM=1924.05 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:51:09    240s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1924.1M) ***
[04/07 20:51:09    240s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:01 mem=1924.1M)
[04/07 20:51:09    240s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.294  |
|           TNS (ns):| -11.437 |
|    Violating Paths:|   11    |
|          All Paths:|   376   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.574%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1535.8M, totSessionCpu=0:04:01 **
[04/07 20:51:09    240s] ** INFO : this run is activating low effort ccoptDesign flow
[04/07 20:51:09    240s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:09    240s] ### Creating PhyDesignMc. totSessionCpu=0:04:01 mem=1871.1M
[04/07 20:51:09    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:1871.1M
[04/07 20:51:09    240s] z: 2, totalTracks: 1
[04/07 20:51:09    240s] z: 4, totalTracks: 1
[04/07 20:51:09    240s] z: 6, totalTracks: 1
[04/07 20:51:09    240s] z: 8, totalTracks: 1
[04/07 20:51:09    240s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:09    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1871.1M
[04/07 20:51:09    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.218, MEM:1871.1M
[04/07 20:51:09    241s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1871.1MB).
[04/07 20:51:09    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:1871.1M
[04/07 20:51:09    241s] TotalInstCnt at PhyDesignMc Initialization: 427
[04/07 20:51:09    241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:01 mem=1871.1M
[04/07 20:51:09    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1871.1M
[04/07 20:51:09    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1871.1M
[04/07 20:51:09    241s] TotalInstCnt at PhyDesignMc Destruction: 427
[04/07 20:51:09    241s] #optDebug: fT-E <X 2 0 0 1>
[04/07 20:51:09    241s] *** Starting optimizing excluded clock nets MEM= 1871.1M) ***
[04/07 20:51:09    241s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1871.1M) ***
[04/07 20:51:09    241s] *** Starting optimizing excluded clock nets MEM= 1871.1M) ***
[04/07 20:51:09    241s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1871.1M) ***
[04/07 20:51:09    241s] Info: Done creating the CCOpt slew target map.
[04/07 20:51:09    241s] Begin: GigaOpt high fanout net optimization
[04/07 20:51:09    241s] GigaOpt HFN: use maxLocalDensity 1.2
[04/07 20:51:09    241s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/07 20:51:09    241s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:09    241s] Info: 25 io nets excluded
[04/07 20:51:09    241s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:09    241s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:09    241s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:01.2/0:04:40.8 (0.9), mem = 1871.1M
[04/07 20:51:09    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.13
[04/07 20:51:09    241s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:09    241s] ### Creating PhyDesignMc. totSessionCpu=0:04:01 mem=1879.1M
[04/07 20:51:09    241s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.1M
[04/07 20:51:09    241s] z: 2, totalTracks: 1
[04/07 20:51:09    241s] z: 4, totalTracks: 1
[04/07 20:51:09    241s] z: 6, totalTracks: 1
[04/07 20:51:09    241s] z: 8, totalTracks: 1
[04/07 20:51:09    241s] #spOpts: N=28 autoPA mergeVia=F 
[04/07 20:51:09    241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.1M
[04/07 20:51:10    241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.197, MEM:1879.1M
[04/07 20:51:10    241s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1879.1MB).
[04/07 20:51:10    241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.217, MEM:1879.1M
[04/07 20:51:10    241s] TotalInstCnt at PhyDesignMc Initialization: 427
[04/07 20:51:10    241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:02 mem=1879.1M
[04/07 20:51:10    241s] ### Creating RouteCongInterface, started
[04/07 20:51:10    241s] ### Creating LA Mngr. totSessionCpu=0:04:02 mem=2035.3M
[04/07 20:51:11    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:03 mem=2035.3M
[04/07 20:51:11    243s] 
[04/07 20:51:11    243s] Creating Lib Analyzer ...
[04/07 20:51:11    243s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:51:11    243s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:51:11    243s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:51:11    243s] 
[04/07 20:51:12    244s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:04 mem=2035.3M
[04/07 20:51:12    244s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:04 mem=2035.3M
[04/07 20:51:12    244s] Creating Lib Analyzer, finished. 
[04/07 20:51:12    244s] 
[04/07 20:51:12    244s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:51:12    244s] 
[04/07 20:51:12    244s] #optDebug: {0, 1.200}
[04/07 20:51:12    244s] ### Creating RouteCongInterface, finished
[04/07 20:51:12    244s] ### Creating LA Mngr. totSessionCpu=0:04:04 mem=2035.3M
[04/07 20:51:12    244s] ### Creating LA Mngr, finished. totSessionCpu=0:04:04 mem=2035.3M
[04/07 20:51:14    246s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:51:14    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2035.3M
[04/07 20:51:14    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2035.3M
[04/07 20:51:14    246s] TotalInstCnt at PhyDesignMc Destruction: 427
[04/07 20:51:14    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.13
[04/07 20:51:14    246s] *** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:04:06.1/0:04:45.7 (0.9), mem = 2035.3M
[04/07 20:51:14    246s] 
[04/07 20:51:14    246s] =============================================================================================
[04/07 20:51:14    246s]  Step TAT Report for DrvOpt #6
[04/07 20:51:14    246s] =============================================================================================
[04/07 20:51:14    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:14    246s] ---------------------------------------------------------------------------------------------
[04/07 20:51:14    246s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:51:14    246s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  43.6 % )     0:00:02.1 /  0:00:02.1    1.0
[04/07 20:51:14    246s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.8
[04/07 20:51:14    246s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:14    246s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.6 % )     0:00:02.4 /  0:00:02.4    1.0
[04/07 20:51:14    246s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:14    246s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:14    246s] [ MISC                   ]          0:00:01.9  (  39.6 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:51:14    246s] ---------------------------------------------------------------------------------------------
[04/07 20:51:14    246s]  DrvOpt #6 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[04/07 20:51:14    246s] ---------------------------------------------------------------------------------------------
[04/07 20:51:14    246s] 
[04/07 20:51:14    246s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/07 20:51:14    246s] End: GigaOpt high fanout net optimization
[04/07 20:51:15    246s] *** Timing NOT met, worst failing slack is -1.294
[04/07 20:51:15    246s] *** Check timing (0:00:00.0)
[04/07 20:51:15    246s] Deleting Lib Analyzer.
[04/07 20:51:15    246s] Begin: GigaOpt Optimization in TNS mode
[04/07 20:51:15    246s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/07 20:51:15    246s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:15    246s] Info: 25 io nets excluded
[04/07 20:51:15    246s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:15    246s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:15    246s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.4/0:04:46.0 (0.9), mem = 2035.3M
[04/07 20:51:15    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.14
[04/07 20:51:15    246s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:15    246s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=2035.3M
[04/07 20:51:15    246s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:51:15    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:2035.3M
[04/07 20:51:15    246s] z: 2, totalTracks: 1
[04/07 20:51:15    246s] z: 4, totalTracks: 1
[04/07 20:51:15    246s] z: 6, totalTracks: 1
[04/07 20:51:15    246s] z: 8, totalTracks: 1
[04/07 20:51:15    246s] #spOpts: N=28 autoPA mergeVia=F 
[04/07 20:51:15    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2035.3M
[04/07 20:51:15    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.183, MEM:2035.3M
[04/07 20:51:15    246s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2035.3MB).
[04/07 20:51:15    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.203, MEM:2035.3M
[04/07 20:51:15    246s] TotalInstCnt at PhyDesignMc Initialization: 427
[04/07 20:51:15    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=2035.3M
[04/07 20:51:15    246s] ### Creating RouteCongInterface, started
[04/07 20:51:15    246s] 
[04/07 20:51:15    246s] Creating Lib Analyzer ...
[04/07 20:51:15    247s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:51:15    247s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:51:15    247s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:51:15    247s] 
[04/07 20:51:16    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=2035.3M
[04/07 20:51:16    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=2035.3M
[04/07 20:51:16    247s] Creating Lib Analyzer, finished. 
[04/07 20:51:16    247s] 
[04/07 20:51:16    247s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:51:16    247s] 
[04/07 20:51:16    247s] #optDebug: {0, 1.200}
[04/07 20:51:16    247s] ### Creating RouteCongInterface, finished
[04/07 20:51:16    247s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2035.3M
[04/07 20:51:16    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2035.3M
[04/07 20:51:21    252s] *info: 25 io nets excluded
[04/07 20:51:21    252s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:21    252s] *info: 9 clock nets excluded
[04/07 20:51:21    252s] *info: 2 special nets excluded.
[04/07 20:51:21    252s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:51:21    252s] *info: 8 multi-driver nets excluded.
[04/07 20:51:21    252s] *info: 10 no-driver nets excluded.
[04/07 20:51:21    252s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:22    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.5
[04/07 20:51:22    254s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:51:22    254s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:51:22    254s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:51:22    254s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:51:22    254s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:51:22    254s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:51:22    254s] ** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.437 Density 0.57
[04/07 20:51:22    254s] Optimizer TNS Opt
[04/07 20:51:22    254s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

[04/07 20:51:22    254s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:00:54.0
[04/07 20:51:22    254s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2054.4M
[04/07 20:51:22    254s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2054.4M
[04/07 20:51:23    254s] 
[04/07 20:51:23    254s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2070.4M) ***
[04/07 20:51:23    254s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

[04/07 20:51:23    254s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:00:55.0
[04/07 20:51:23    254s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

[04/07 20:51:23    254s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:23    254s] Layer 3 has 3 constrained nets 
[04/07 20:51:23    254s] Layer 5 has 6 constrained nets 
[04/07 20:51:23    254s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:23    254s] 
[04/07 20:51:23    254s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2070.4M) ***
[04/07 20:51:23    254s] 
[04/07 20:51:23    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.5
[04/07 20:51:23    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2035.3M
[04/07 20:51:23    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.023, MEM:2035.3M
[04/07 20:51:23    254s] TotalInstCnt at PhyDesignMc Destruction: 427
[04/07 20:51:23    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.14
[04/07 20:51:23    254s] *** SetupOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:04:14.4/0:04:54.0 (0.9), mem = 2035.3M
[04/07 20:51:23    254s] 
[04/07 20:51:23    254s] =============================================================================================
[04/07 20:51:23    254s]  Step TAT Report for TnsOpt #4
[04/07 20:51:23    254s] =============================================================================================
[04/07 20:51:23    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:23    254s] ---------------------------------------------------------------------------------------------
[04/07 20:51:23    254s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:51:23    254s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  13.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:51:23    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:23    254s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:23    254s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:01.3 /  0:00:01.3    1.0
[04/07 20:51:23    254s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:23    254s] [ TransformInit          ]      1   0:00:06.1  (  76.0 % )     0:00:06.1 /  0:00:06.1    1.0
[04/07 20:51:23    254s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:23    254s] [ MISC                   ]          0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:23    254s] ---------------------------------------------------------------------------------------------
[04/07 20:51:23    254s]  TnsOpt #4 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[04/07 20:51:23    254s] ---------------------------------------------------------------------------------------------
[04/07 20:51:23    254s] 
[04/07 20:51:23    254s] End: GigaOpt Optimization in TNS mode
[04/07 20:51:23    254s] Deleting Lib Analyzer.
[04/07 20:51:23    254s] Begin: GigaOpt Optimization in WNS mode
[04/07 20:51:23    254s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[04/07 20:51:23    254s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:23    254s] Info: 25 io nets excluded
[04/07 20:51:23    254s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:23    254s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:23    254s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:14.5/0:04:54.1 (0.9), mem = 1952.3M
[04/07 20:51:23    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.15
[04/07 20:51:23    254s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:23    254s] ### Creating PhyDesignMc. totSessionCpu=0:04:15 mem=1952.3M
[04/07 20:51:23    254s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:51:23    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:1952.3M
[04/07 20:51:23    254s] z: 2, totalTracks: 1
[04/07 20:51:23    254s] z: 4, totalTracks: 1
[04/07 20:51:23    254s] z: 6, totalTracks: 1
[04/07 20:51:23    254s] z: 8, totalTracks: 1
[04/07 20:51:23    254s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:23    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1952.3M
[04/07 20:51:23    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.202, MEM:1952.3M
[04/07 20:51:23    254s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1952.3MB).
[04/07 20:51:23    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.222, MEM:1952.3M
[04/07 20:51:23    254s] TotalInstCnt at PhyDesignMc Initialization: 427
[04/07 20:51:23    254s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:15 mem=1952.3M
[04/07 20:51:23    254s] ### Creating RouteCongInterface, started
[04/07 20:51:23    255s] 
[04/07 20:51:23    255s] Creating Lib Analyzer ...
[04/07 20:51:23    255s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:51:23    255s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:51:23    255s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:51:23    255s] 
[04/07 20:51:24    255s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:16 mem=1954.3M
[04/07 20:51:24    255s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:16 mem=1954.3M
[04/07 20:51:24    255s] Creating Lib Analyzer, finished. 
[04/07 20:51:24    255s] 
[04/07 20:51:24    255s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:51:24    255s] 
[04/07 20:51:24    255s] #optDebug: {0, 1.200}
[04/07 20:51:24    255s] ### Creating RouteCongInterface, finished
[04/07 20:51:24    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=1954.3M
[04/07 20:51:24    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=1954.3M
[04/07 20:51:29    260s] *info: 25 io nets excluded
[04/07 20:51:29    260s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:29    260s] *info: 9 clock nets excluded
[04/07 20:51:29    260s] *info: 2 special nets excluded.
[04/07 20:51:29    260s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:51:29    260s] *info: 8 multi-driver nets excluded.
[04/07 20:51:29    260s] *info: 10 no-driver nets excluded.
[04/07 20:51:29    260s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:30    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.6
[04/07 20:51:30    261s] PathGroup :  INPUTS  TargetSlack : 0.0161 
[04/07 20:51:30    261s] PathGroup :  OUTPUTS  TargetSlack : 0.0161 
[04/07 20:51:30    261s] PathGroup :  in2out  TargetSlack : 0.0161 
[04/07 20:51:30    261s] PathGroup :  in2reg  TargetSlack : 0.0161 
[04/07 20:51:30    261s] PathGroup :  reg2out  TargetSlack : 0.0161 
[04/07 20:51:30    261s] PathGroup :  reg2reg  TargetSlack : 0.0161 
[04/07 20:51:30    261s] ** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.437 Density 0.57
[04/07 20:51:30    261s] Optimizer WNS Pass 0
[04/07 20:51:30    261s] OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.437|
|reg2reg                         | 0.007|  0.000|
|HEPG                            | 0.007|  0.000|
|All Paths                       |-1.294|-11.437|
+--------------------------------+------+-------+

[04/07 20:51:30    261s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.007ns TNS 0.000ns; HEPG WNS 0.007ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.437ns; Real time 0:01:02
[04/07 20:51:30    261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1973.4M
[04/07 20:51:30    261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1973.4M
[04/07 20:51:30    262s] Active Path Group: reg2reg  
[04/07 20:51:30    262s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:30    262s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:51:30    262s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:30    262s] |   0.007|   -1.294|   0.000|  -11.437|     0.57%|   0:00:00.0| 1989.4M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:51:31    262s] |   0.010|   -1.294|   0.000|  -11.437|     0.58%|   0:00:01.0| 2038.6M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:51:31    263s] |   0.018|   -1.294|   0.000|  -11.527|     0.58%|   0:00:00.0| 2038.6M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:51:31    263s] |   0.018|   -1.294|   0.000|  -11.527|     0.58%|   0:00:00.0| 2038.6M|func_max_scenario|  reg2reg| wptr_full/wfull_reg/D          |
[04/07 20:51:31    263s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:31    263s] 
[04/07 20:51:31    263s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2038.6M) ***
[04/07 20:51:31    263s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:51:31    263s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:31    263s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:51:31    263s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:31    263s] |  -1.294|   -1.294| -11.527|  -11.527|     0.58%|   0:00:00.0| 2038.6M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:32    263s] |  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:01.0| 2038.6M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:32    263s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:32    263s] 
[04/07 20:51:32    263s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2038.6M) ***
[04/07 20:51:32    263s] 
[04/07 20:51:32    263s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=2038.6M) ***
[04/07 20:51:32    263s] OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:32    263s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:01:04
[04/07 20:51:32    263s] ** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
[04/07 20:51:32    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28368.4
[04/07 20:51:32    263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.250, REAL:0.247, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.270, REAL:0.266, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.270, REAL:0.266, MEM:2038.6M
[04/07 20:51:32    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.12
[04/07 20:51:32    263s] OPERPROF: Starting RefinePlace at level 1, MEM:2038.6M
[04/07 20:51:32    263s] *** Starting refinePlace (0:04:24 mem=2038.6M) ***
[04/07 20:51:32    263s] Total net bbox length = 3.812e+04 (1.518e+04 2.294e+04) (ext = 7.321e+03)
[04/07 20:51:32    263s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:32    263s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:2038.6M
[04/07 20:51:32    263s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:51:32    263s] Type 'man IMPSP-5140' for more detail.
[04/07 20:51:32    263s] **WARN: (IMPSP-315):	Found 175 instances insts with no PG Term connections.
[04/07 20:51:32    263s] Type 'man IMPSP-315' for more detail.
[04/07 20:51:32    263s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:2038.6M
[04/07 20:51:32    263s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1296 )
[04/07 20:51:32    263s] Density distribution unevenness ratio = 95.201%
[04/07 20:51:32    263s] RPlace IncrNP Skipped
[04/07 20:51:32    263s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2038.6MB) @(0:04:24 - 0:04:24).
[04/07 20:51:32    263s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.014, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2038.6M
[04/07 20:51:32    263s] Starting refinePlace ...
[04/07 20:51:32    263s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:51:32    263s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2038.6MB) @(0:04:24 - 0:04:24).
[04/07 20:51:32    263s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:32    263s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:32    263s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2038.6MB
[04/07 20:51:32    263s] Statistics of distance of Instance movement in refine placement:
[04/07 20:51:32    263s]   maximum (X+Y) =         0.00 um
[04/07 20:51:32    263s]   mean    (X+Y) =         0.00 um
[04/07 20:51:32    263s] Summary Report:
[04/07 20:51:32    263s] Instances move: 0 (out of 428 movable)
[04/07 20:51:32    263s] Instances flipped: 0
[04/07 20:51:32    263s] Mean displacement: 0.00 um
[04/07 20:51:32    263s] Max displacement: 0.00 um 
[04/07 20:51:32    263s] Total instances moved : 0
[04/07 20:51:32    263s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:2038.6M
[04/07 20:51:32    263s] Total net bbox length = 3.812e+04 (1.518e+04 2.294e+04) (ext = 7.321e+03)
[04/07 20:51:32    263s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2038.6MB
[04/07 20:51:32    263s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2038.6MB) @(0:04:24 - 0:04:24).
[04/07 20:51:32    263s] *** Finished refinePlace (0:04:24 mem=2038.6M) ***
[04/07 20:51:32    263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.12
[04/07 20:51:32    263s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.066, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2038.6M
[04/07 20:51:32    263s] *** maximum move = 0.00 um ***
[04/07 20:51:32    263s] *** Finished re-routing un-routed nets (2038.6M) ***
[04/07 20:51:32    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:2038.6M
[04/07 20:51:32    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2038.6M
[04/07 20:51:32    264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.210, MEM:2038.6M
[04/07 20:51:32    264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.238, MEM:2038.6M
[04/07 20:51:32    264s] 
[04/07 20:51:32    264s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2038.6M) ***
[04/07 20:51:32    264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28368.4
[04/07 20:51:32    264s] ** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
[04/07 20:51:32    264s] Optimizer WNS Pass 1
[04/07 20:51:32    264s] OptDebug: Start of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:32    264s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:01:04
[04/07 20:51:32    264s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2038.6M
[04/07 20:51:32    264s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2038.6M
[04/07 20:51:33    264s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:51:33    264s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:33    264s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:51:33    264s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:33    264s] |  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:00.0| 2038.6M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:33    264s] |  -1.294|   -1.294| -11.524|  -11.524|     0.58%|   0:00:00.0| 2038.6M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:33    264s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2038.6M) ***
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2038.6M) ***
[04/07 20:51:33    264s] OptDebug: End of Optimizer WNS Pass 1:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:33    264s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:01:05
[04/07 20:51:33    264s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:33    264s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:33    264s] Layer 3 has 3 constrained nets 
[04/07 20:51:33    264s] Layer 5 has 6 constrained nets 
[04/07 20:51:33    264s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2038.6M) ***
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.6
[04/07 20:51:33    264s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2003.5M
[04/07 20:51:33    264s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:2003.5M
[04/07 20:51:33    264s] TotalInstCnt at PhyDesignMc Destruction: 431
[04/07 20:51:33    264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.15
[04/07 20:51:33    264s] *** SetupOpt [finish] : cpu/real = 0:00:10.2/0:00:10.1 (1.0), totSession cpu/real = 0:04:24.7/0:05:04.2 (0.9), mem = 2003.5M
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] =============================================================================================
[04/07 20:51:33    264s]  Step TAT Report for WnsOpt #2
[04/07 20:51:33    264s] =============================================================================================
[04/07 20:51:33    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:33    264s] ---------------------------------------------------------------------------------------------
[04/07 20:51:33    264s] [ RefinePlace            ]      1   0:00:00.7  (   7.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:51:33    264s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/07 20:51:33    264s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   8.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:51:33    264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:33    264s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:33    264s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:51:33    264s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:33    264s] [ TransformInit          ]      1   0:00:05.9  (  58.4 % )     0:00:05.9 /  0:00:06.0    1.0
[04/07 20:51:33    264s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/07 20:51:33    264s] [ OptGetWeight           ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:51:33    264s] [ OptEval                ]      9   0:00:01.4  (  14.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/07 20:51:33    264s] [ OptCommit              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:33    264s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:51:33    264s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:51:33    264s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/07 20:51:33    264s] [ SetupOptGetWorkingSet  ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:33    264s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:33    264s] [ SetupOptSlackGraph     ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:51:33    264s] [ MISC                   ]          0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/07 20:51:33    264s] ---------------------------------------------------------------------------------------------
[04/07 20:51:33    264s]  WnsOpt #2 TOTAL                    0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.2    1.0
[04/07 20:51:33    264s] ---------------------------------------------------------------------------------------------
[04/07 20:51:33    264s] 
[04/07 20:51:33    264s] End: GigaOpt Optimization in WNS mode
[04/07 20:51:33    264s] Deleting Lib Analyzer.
[04/07 20:51:33    264s] Begin: GigaOpt Optimization in TNS mode
[04/07 20:51:33    264s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/07 20:51:33    264s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:33    264s] Info: 25 io nets excluded
[04/07 20:51:33    264s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:33    264s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:33    264s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:24.8/0:05:04.3 (0.9), mem = 1960.5M
[04/07 20:51:33    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.16
[04/07 20:51:33    264s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:33    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1960.5M
[04/07 20:51:33    264s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:51:33    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:1960.5M
[04/07 20:51:33    264s] z: 2, totalTracks: 1
[04/07 20:51:33    264s] z: 4, totalTracks: 1
[04/07 20:51:33    264s] z: 6, totalTracks: 1
[04/07 20:51:33    264s] z: 8, totalTracks: 1
[04/07 20:51:33    264s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:33    264s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1960.5M
[04/07 20:51:33    265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.212, MEM:1960.5M
[04/07 20:51:33    265s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1960.5MB).
[04/07 20:51:33    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.232, MEM:1960.5M
[04/07 20:51:33    265s] TotalInstCnt at PhyDesignMc Initialization: 431
[04/07 20:51:33    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1960.5M
[04/07 20:51:33    265s] ### Creating RouteCongInterface, started
[04/07 20:51:33    265s] 
[04/07 20:51:33    265s] Creating Lib Analyzer ...
[04/07 20:51:34    265s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:51:34    265s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:51:34    265s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:51:34    265s] 
[04/07 20:51:34    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=1962.5M
[04/07 20:51:34    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=1962.5M
[04/07 20:51:34    266s] Creating Lib Analyzer, finished. 
[04/07 20:51:34    266s] 
[04/07 20:51:34    266s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:51:34    266s] 
[04/07 20:51:34    266s] #optDebug: {0, 1.200}
[04/07 20:51:34    266s] ### Creating RouteCongInterface, finished
[04/07 20:51:34    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1962.5M
[04/07 20:51:34    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1962.5M
[04/07 20:51:39    270s] *info: 25 io nets excluded
[04/07 20:51:39    270s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:39    270s] *info: 9 clock nets excluded
[04/07 20:51:39    270s] *info: 2 special nets excluded.
[04/07 20:51:39    270s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:51:39    270s] *info: 8 multi-driver nets excluded.
[04/07 20:51:39    270s] *info: 10 no-driver nets excluded.
[04/07 20:51:39    270s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:40    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.7
[04/07 20:51:40    272s] PathGroup :  INPUTS  TargetSlack : 0.0161 
[04/07 20:51:40    272s] PathGroup :  OUTPUTS  TargetSlack : 0.0161 
[04/07 20:51:40    272s] PathGroup :  in2out  TargetSlack : 0.0161 
[04/07 20:51:40    272s] PathGroup :  in2reg  TargetSlack : 0.0161 
[04/07 20:51:40    272s] PathGroup :  reg2out  TargetSlack : 0.0161 
[04/07 20:51:40    272s] PathGroup :  reg2reg  TargetSlack : 0.0161 
[04/07 20:51:40    272s] ** GigaOpt Optimizer WNS Slack -1.294 TNS Slack -11.524 Density 0.58
[04/07 20:51:40    272s] Optimizer TNS Opt
[04/07 20:51:40    272s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:40    272s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:01:12
[04/07 20:51:40    272s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1981.6M
[04/07 20:51:40    272s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1981.6M
[04/07 20:51:41    272s] 
[04/07 20:51:41    272s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1997.6M) ***
[04/07 20:51:41    272s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:41    272s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.018ns TNS 0.000ns; HEPG WNS 0.018ns TNS 0.000ns; all paths WNS -1.294ns TNS -11.523ns; Real time 0:01:13
[04/07 20:51:41    272s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.294|-11.524|
|reg2reg                         | 0.018|  0.000|
|HEPG                            | 0.018|  0.000|
|All Paths                       |-1.294|-11.524|
+--------------------------------+------+-------+

[04/07 20:51:41    272s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:41    272s] Layer 3 has 3 constrained nets 
[04/07 20:51:41    272s] Layer 5 has 6 constrained nets 
[04/07 20:51:41    272s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:41    272s] 
[04/07 20:51:41    272s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1997.6M) ***
[04/07 20:51:41    272s] 
[04/07 20:51:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.7
[04/07 20:51:41    272s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1962.5M
[04/07 20:51:41    272s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1962.5M
[04/07 20:51:41    272s] TotalInstCnt at PhyDesignMc Destruction: 431
[04/07 20:51:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.16
[04/07 20:51:41    272s] *** SetupOpt [finish] : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:04:32.5/0:05:12.0 (0.9), mem = 1962.5M
[04/07 20:51:41    272s] 
[04/07 20:51:41    272s] =============================================================================================
[04/07 20:51:41    272s]  Step TAT Report for TnsOpt #5
[04/07 20:51:41    272s] =============================================================================================
[04/07 20:51:41    272s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:41    272s] ---------------------------------------------------------------------------------------------
[04/07 20:51:41    272s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:41    272s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  11.4 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:51:41    272s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:41    272s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:41    272s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:51:41    272s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:41    272s] [ TransformInit          ]      1   0:00:06.1  (  78.4 % )     0:00:06.1 /  0:00:06.1    1.0
[04/07 20:51:41    272s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:41    272s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.3    1.1
[04/07 20:51:41    272s] ---------------------------------------------------------------------------------------------
[04/07 20:51:41    272s]  TnsOpt #5 TOTAL                    0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[04/07 20:51:41    272s] ---------------------------------------------------------------------------------------------
[04/07 20:51:41    272s] 
[04/07 20:51:41    272s] End: GigaOpt Optimization in TNS mode
[04/07 20:51:41    272s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/07 20:51:41    272s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:41    272s] Info: 25 io nets excluded
[04/07 20:51:41    272s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:41    272s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:41    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1960.5M
[04/07 20:51:41    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1960.5M
[04/07 20:51:41    272s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:41    272s] ### Creating PhyDesignMc. totSessionCpu=0:04:33 mem=1979.6M
[04/07 20:51:41    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:1979.6M
[04/07 20:51:41    272s] z: 2, totalTracks: 1
[04/07 20:51:41    272s] z: 4, totalTracks: 1
[04/07 20:51:41    272s] z: 6, totalTracks: 1
[04/07 20:51:41    272s] z: 8, totalTracks: 1
[04/07 20:51:41    272s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:41    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1979.6M
[04/07 20:51:41    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.238, MEM:1979.6M
[04/07 20:51:41    272s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1979.6MB).
[04/07 20:51:41    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.256, MEM:1979.6M
[04/07 20:51:41    272s] TotalInstCnt at PhyDesignMc Initialization: 431
[04/07 20:51:41    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:33 mem=1979.6M
[04/07 20:51:41    272s] Begin: Area Reclaim Optimization
[04/07 20:51:41    272s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:32.9/0:05:12.4 (0.9), mem = 1979.6M
[04/07 20:51:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.17
[04/07 20:51:41    272s] ### Creating RouteCongInterface, started
[04/07 20:51:41    273s] 
[04/07 20:51:41    273s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/07 20:51:41    273s] 
[04/07 20:51:41    273s] #optDebug: {0, 1.200}
[04/07 20:51:41    273s] ### Creating RouteCongInterface, finished
[04/07 20:51:41    273s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1979.6M
[04/07 20:51:41    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1979.6M
[04/07 20:51:41    273s] Usable buffer cells for single buffer setup transform:
[04/07 20:51:41    273s] NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT 
[04/07 20:51:41    273s] Number of usable buffer cells above: 8
[04/07 20:51:42    273s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1979.6M
[04/07 20:51:42    273s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1979.6M
[04/07 20:51:42    273s] Reclaim Optimization WNS Slack -1.294  TNS Slack -11.524 Density 0.58
[04/07 20:51:42    273s] +----------+---------+--------+--------+------------+--------+
[04/07 20:51:42    273s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/07 20:51:42    273s] +----------+---------+--------+--------+------------+--------+
[04/07 20:51:42    273s] |     0.58%|        -|  -1.294| -11.524|   0:00:00.0| 1979.6M|
[04/07 20:51:42    273s] |     0.58%|        0|  -1.294| -11.524|   0:00:00.0| 1998.7M|
[04/07 20:51:42    273s] #optDebug: <stH: 1.6720 MiSeL: 32.0160>
[04/07 20:51:42    273s] |     0.58%|        0|  -1.294| -11.524|   0:00:00.0| 1998.7M|
[04/07 20:51:42    274s] |     0.57%|        8|  -1.294| -11.436|   0:00:00.0| 2017.8M|
[04/07 20:51:42    274s] |     0.57%|       15|  -1.294| -11.491|   0:00:00.0| 2017.8M|
[04/07 20:51:42    274s] |     0.57%|        0|  -1.294| -11.491|   0:00:00.0| 2017.8M|
[04/07 20:51:42    274s] #optDebug: <stH: 1.6720 MiSeL: 32.0160>
[04/07 20:51:42    274s] |     0.57%|        0|  -1.294| -11.491|   0:00:00.0| 2017.8M|
[04/07 20:51:42    274s] +----------+---------+--------+--------+------------+--------+
[04/07 20:51:42    274s] Reclaim Optimization End WNS Slack -1.294  TNS Slack -11.491 Density 0.57
[04/07 20:51:42    274s] 
[04/07 20:51:42    274s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 3 Resize = 15 **
[04/07 20:51:42    274s] --------------------------------------------------------------
[04/07 20:51:42    274s] |                                   | Total     | Sequential |
[04/07 20:51:42    274s] --------------------------------------------------------------
[04/07 20:51:42    274s] | Num insts resized                 |      15  |       0    |
[04/07 20:51:42    274s] | Num insts undone                  |       0  |       0    |
[04/07 20:51:42    274s] | Num insts Downsized               |      15  |       0    |
[04/07 20:51:42    274s] | Num insts Samesized               |       0  |       0    |
[04/07 20:51:42    274s] | Num insts Upsized                 |       0  |       0    |
[04/07 20:51:42    274s] | Num multiple commits+uncommits    |       0  |       -    |
[04/07 20:51:42    274s] --------------------------------------------------------------
[04/07 20:51:42    274s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:42    274s] Layer 3 has 3 constrained nets 
[04/07 20:51:42    274s] Layer 5 has 6 constrained nets 
[04/07 20:51:42    274s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:42    274s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
[04/07 20:51:43    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.190, REAL:0.198, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.216, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.216, MEM:2033.8M
[04/07 20:51:43    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.13
[04/07 20:51:43    274s] OPERPROF: Starting RefinePlace at level 1, MEM:2033.8M
[04/07 20:51:43    274s] *** Starting refinePlace (0:04:35 mem=2033.8M) ***
[04/07 20:51:43    274s] Total net bbox length = 3.803e+04 (1.505e+04 2.298e+04) (ext = 7.321e+03)
[04/07 20:51:43    274s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:43    274s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:2033.8M
[04/07 20:51:43    274s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:51:43    274s] Type 'man IMPSP-5140' for more detail.
[04/07 20:51:43    274s] **WARN: (IMPSP-315):	Found 167 instances insts with no PG Term connections.
[04/07 20:51:43    274s] Type 'man IMPSP-315' for more detail.
[04/07 20:51:43    274s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.003, MEM:2033.8M
[04/07 20:51:43    274s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2033.8M
[04/07 20:51:43    274s] Starting refinePlace ...
[04/07 20:51:43    274s] 
[04/07 20:51:43    274s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:51:43    274s] Move report: legalization moves 5 insts, mean move: 1.58 um, max move: 3.34 um
[04/07 20:51:43    274s] 	Max move on inst (wptr_full/FE_OCPC199_n_33): (439.23, 567.52) --> (439.23, 570.86)
[04/07 20:51:43    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2036.8MB) @(0:04:35 - 0:04:35).
[04/07 20:51:43    274s] Move report: Detail placement moves 5 insts, mean move: 1.58 um, max move: 3.34 um
[04/07 20:51:43    274s] 	Max move on inst (wptr_full/FE_OCPC199_n_33): (439.23, 567.52) --> (439.23, 570.86)
[04/07 20:51:43    274s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2036.8MB
[04/07 20:51:43    274s] Statistics of distance of Instance movement in refine placement:
[04/07 20:51:43    274s]   maximum (X+Y) =         3.34 um
[04/07 20:51:43    274s]   inst (wptr_full/FE_OCPC199_n_33) with max move: (439.232, 567.52) -> (439.232, 570.864)
[04/07 20:51:43    274s]   mean    (X+Y) =         1.58 um
[04/07 20:51:43    274s] Summary Report:
[04/07 20:51:43    274s] Instances move: 5 (out of 420 movable)
[04/07 20:51:43    274s] Instances flipped: 0
[04/07 20:51:43    274s] Mean displacement: 1.58 um
[04/07 20:51:43    274s] Max displacement: 3.34 um (Instance: wptr_full/FE_OCPC199_n_33) (439.232, 567.52) -> (439.232, 570.864)
[04/07 20:51:43    274s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[04/07 20:51:43    274s] Total instances moved : 5
[04/07 20:51:43    274s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.050, MEM:2036.8M
[04/07 20:51:43    274s] Total net bbox length = 3.802e+04 (1.505e+04 2.298e+04) (ext = 7.321e+03)
[04/07 20:51:43    274s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2036.8MB
[04/07 20:51:43    274s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2036.8MB) @(0:04:35 - 0:04:35).
[04/07 20:51:43    274s] *** Finished refinePlace (0:04:35 mem=2036.8M) ***
[04/07 20:51:43    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.13
[04/07 20:51:43    274s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.075, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:2036.8M
[04/07 20:51:43    274s] *** maximum move = 3.34 um ***
[04/07 20:51:43    274s] *** Finished re-routing un-routed nets (2036.8M) ***
[04/07 20:51:43    274s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.190, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2036.8M
[04/07 20:51:43    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.208, MEM:2036.8M
[04/07 20:51:43    274s] 
[04/07 20:51:43    274s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2036.8M) ***
[04/07 20:51:43    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.17
[04/07 20:51:43    274s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:04:35.0/0:05:14.5 (0.9), mem = 2036.8M
[04/07 20:51:43    274s] 
[04/07 20:51:43    274s] =============================================================================================
[04/07 20:51:43    274s]  Step TAT Report for AreaOpt #2
[04/07 20:51:43    274s] =============================================================================================
[04/07 20:51:43    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:43    274s] ---------------------------------------------------------------------------------------------
[04/07 20:51:43    274s] [ RefinePlace            ]      1   0:00:00.7  (  31.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:51:43    274s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:43    274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    3.6
[04/07 20:51:43    274s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:51:43    274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:43    274s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/07 20:51:43    274s] [ OptGetWeight           ]     58   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    4.3
[04/07 20:51:43    274s] [ OptEval                ]     58   0:00:00.3  (  15.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:43    274s] [ OptCommit              ]     58   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[04/07 20:51:43    274s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:51:43    274s] [ PostCommitDelayUpdate  ]     59   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:51:43    274s] [ IncrDelayCalc          ]     37   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:51:43    274s] [ MISC                   ]          0:00:00.7  (  34.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:51:43    274s] ---------------------------------------------------------------------------------------------
[04/07 20:51:43    274s]  AreaOpt #2 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.2    1.0
[04/07 20:51:43    274s] ---------------------------------------------------------------------------------------------
[04/07 20:51:43    274s] 
[04/07 20:51:43    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.7M
[04/07 20:51:43    275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2001.7M
[04/07 20:51:43    275s] TotalInstCnt at PhyDesignMc Destruction: 423
[04/07 20:51:43    275s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1960.74M, totSessionCpu=0:04:35).
[04/07 20:51:43    275s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1960.7M
[04/07 20:51:43    275s] All LLGs are deleted
[04/07 20:51:43    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1960.7M
[04/07 20:51:43    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1955.1M
[04/07 20:51:43    275s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1955.1M
[04/07 20:51:43    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1955.1M
[04/07 20:51:43    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1955.1M
[04/07 20:51:43    275s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1955.15 MB )
[04/07 20:51:43    275s] (I)       Started Loading and Dumping File ( Curr Mem: 1955.15 MB )
[04/07 20:51:43    275s] (I)       Reading DB...
[04/07 20:51:43    275s] (I)       Read data from FE... (mem=1955.1M)
[04/07 20:51:43    275s] (I)       Read nodes and places... (mem=1955.1M)
[04/07 20:51:43    275s] (I)       Done Read nodes and places (cpu=0.000s, mem=1955.1M)
[04/07 20:51:43    275s] (I)       Read nets... (mem=1955.1M)
[04/07 20:51:43    275s] (I)       Done Read nets (cpu=0.000s, mem=1955.1M)
[04/07 20:51:43    275s] (I)       Done Read data from FE (cpu=0.000s, mem=1955.1M)
[04/07 20:51:43    275s] (I)       before initializing RouteDB syMemory usage = 1955.1 MB
[04/07 20:51:43    275s] (I)       Honor MSV route constraint: false
[04/07 20:51:43    275s] (I)       Maximum routing layer  : 127
[04/07 20:51:43    275s] (I)       Minimum routing layer  : 2
[04/07 20:51:43    275s] (I)       Supply scale factor H  : 1.00
[04/07 20:51:43    275s] (I)       Supply scale factor V  : 1.00
[04/07 20:51:43    275s] (I)       Tracks used by clock wire: 0
[04/07 20:51:43    275s] (I)       Reverse direction      : 
[04/07 20:51:43    275s] (I)       Honor partition pin guides: true
[04/07 20:51:43    275s] (I)       Route selected nets only: false
[04/07 20:51:43    275s] (I)       Route secondary PG pins: false
[04/07 20:51:43    275s] (I)       Second PG max fanout   : 2147483647
[04/07 20:51:43    275s] (I)       Apply function for special wires: true
[04/07 20:51:43    275s] (I)       Layer by layer blockage reading: true
[04/07 20:51:43    275s] (I)       Offset calculation fix : true
[04/07 20:51:43    275s] (I)       Route stripe layer range: 
[04/07 20:51:43    275s] (I)       Honor partition fences : 
[04/07 20:51:43    275s] (I)       Honor partition pin    : 
[04/07 20:51:43    275s] (I)       Honor partition fences with feedthrough: 
[04/07 20:51:43    275s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:51:43    275s] (I)       Use row-based GCell size
[04/07 20:51:43    275s] (I)       Use row-based GCell align
[04/07 20:51:43    275s] (I)       GCell unit size   : 1672
[04/07 20:51:43    275s] (I)       GCell multiplier  : 1
[04/07 20:51:43    275s] (I)       GCell row height  : 1672
[04/07 20:51:43    275s] (I)       Actual row height : 1672
[04/07 20:51:43    275s] (I)       GCell align ref   : 310032 310032
[04/07 20:51:43    275s] [NR-eGR] Track table information for default rule: 
[04/07 20:51:43    275s] [NR-eGR] M1 has no routable track
[04/07 20:51:43    275s] [NR-eGR] M2 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M3 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M4 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M5 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M6 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M7 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M8 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] M9 has single uniform track structure
[04/07 20:51:43    275s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:51:43    275s] (I)       ===========================================================================
[04/07 20:51:43    275s] (I)       == Report All Rule Vias ==
[04/07 20:51:43    275s] (I)       ===========================================================================
[04/07 20:51:43    275s] (I)        Via Rule : (Default)
[04/07 20:51:43    275s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:51:43    275s] (I)       ---------------------------------------------------------------------------
[04/07 20:51:43    275s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:51:43    275s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:51:43    275s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:51:43    275s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:51:43    275s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:51:43    275s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:51:43    275s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:51:43    275s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:51:43    275s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:51:43    275s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:51:43    275s] (I)       ===========================================================================
[04/07 20:51:43    275s] (I)        Via Rule : CTS_RULE
[04/07 20:51:43    275s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:51:43    275s] (I)       ---------------------------------------------------------------------------
[04/07 20:51:43    275s] (I)        1    1 : VIA12SQ_C                 253 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[04/07 20:51:43    275s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:51:43    275s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     270 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[04/07 20:51:43    275s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     275 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[04/07 20:51:43    275s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     284 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[04/07 20:51:43    275s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     289 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[04/07 20:51:43    275s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     298 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[04/07 20:51:43    275s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:51:43    275s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:51:43    275s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:51:43    275s] (I)       ===========================================================================
[04/07 20:51:43    275s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1955.15 MB )
[04/07 20:51:43    275s] [NR-eGR] Read 78474 PG shapes
[04/07 20:51:43    275s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:43    275s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:51:43    275s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:51:43    275s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:51:43    275s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:51:43    275s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:51:43    275s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:51:43    275s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[04/07 20:51:43    275s] (I)       readDataFromPlaceDB
[04/07 20:51:43    275s] (I)       Read net information..
[04/07 20:51:43    275s] [NR-eGR] Read numTotalNets=472  numIgnoredNets=6
[04/07 20:51:43    275s] (I)       Read testcase time = 0.000 seconds
[04/07 20:51:43    275s] 
[04/07 20:51:43    275s] (I)       early_global_route_priority property id does not exist.
[04/07 20:51:43    275s] (I)       Start initializing grid graph
[04/07 20:51:44    275s] (I)       End initializing grid graph
[04/07 20:51:44    275s] (I)       Model blockages into capacity
[04/07 20:51:44    275s] (I)       Read Num Blocks=87365  Num Prerouted Wires=481  Num CS=0
[04/07 20:51:44    275s] (I)       Started Modeling ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 1 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 2 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 151
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 2 ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 3 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 169
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 4 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 70
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 4 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 5 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 51
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 6 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 33
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 7 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 7
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 8 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 9 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Started Modeling Layer 10 ( Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:51:44    275s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       Finished Modeling ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 1955.15 MB )
[04/07 20:51:44    275s] (I)       -- layer congestion ratio --
[04/07 20:51:44    275s] (I)       Layer 1 : 0.100000
[04/07 20:51:44    275s] (I)       Layer 2 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 3 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 4 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 5 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 6 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 7 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 8 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 9 : 0.700000
[04/07 20:51:44    275s] (I)       Layer 10 : 0.700000
[04/07 20:51:44    275s] (I)       ----------------------------
[04/07 20:51:44    275s] (I)       Number of ignored nets = 6
[04/07 20:51:44    275s] (I)       Number of fixed nets = 6.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:51:44    275s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:51:44    275s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:51:44    275s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1955.1 MB
[04/07 20:51:44    275s] (I)       Ndr track 0 does not exist
[04/07 20:51:44    275s] (I)       Ndr track 0 does not exist
[04/07 20:51:44    275s] (I)       Ndr track 0 does not exist
[04/07 20:51:44    275s] (I)       Layer1  viaCost=200.00
[04/07 20:51:44    275s] (I)       Layer2  viaCost=200.00
[04/07 20:51:44    275s] (I)       Layer3  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer4  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer5  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer6  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer7  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer8  viaCost=100.00
[04/07 20:51:44    275s] (I)       Layer9  viaCost=300.00
[04/07 20:51:44    275s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:51:44    275s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:51:44    275s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:51:44    275s] (I)       Site width          :   152  (dbu)
[04/07 20:51:44    275s] (I)       Row height          :  1672  (dbu)
[04/07 20:51:44    275s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:51:44    275s] (I)       GCell width         :  1672  (dbu)
[04/07 20:51:44    275s] (I)       GCell height        :  1672  (dbu)
[04/07 20:51:44    275s] (I)       Grid                :   718   718    10
[04/07 20:51:44    275s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:51:44    275s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:51:44    275s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:51:44    275s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:51:44    275s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:51:44    275s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:51:44    275s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:51:44    275s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:51:44    275s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:51:44    275s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:51:44    275s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:51:44    275s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:51:44    275s] (I)       --------------------------------------------------------
[04/07 20:51:44    275s] 
[04/07 20:51:44    275s] [NR-eGR] ============ Routing rule table ============
[04/07 20:51:44    275s] [NR-eGR] Rule id: 0  Nets: 441 
[04/07 20:51:44    275s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:51:44    275s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:51:44    275s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:44    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:44    275s] [NR-eGR] Rule id: 1  Nets: 0 
[04/07 20:51:44    275s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:51:44    275s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:51:44    275s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:51:44    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:44    275s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[04/07 20:51:44    275s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:51:44    275s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:51:44    275s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:44    275s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:51:44    275s] [NR-eGR] ========================================
[04/07 20:51:44    275s] [NR-eGR] 
[04/07 20:51:44    275s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:51:44    275s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:51:44    275s] (I)       After initializing earlyGlobalRoute syMemory usage = 1987.6 MB
[04/07 20:51:44    275s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.46 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Started Global Routing ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       ============= Initialization =============
[04/07 20:51:44    275s] (I)       totalPins=1488  totalGlobalPin=1473 (98.99%)
[04/07 20:51:44    275s] (I)       Started Build MST ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Generate topology with single threads
[04/07 20:51:44    275s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:51:44    275s] [NR-eGR] Layer group 1: route 441 net(s) in layer range [2, 10]
[04/07 20:51:44    275s] (I)       ============  Phase 1a Route ============
[04/07 20:51:44    275s] (I)       Started Phase 1a ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:51:44    275s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Usage: 23299 = (9946 H, 13353 V) = (0.22% H, 0.15% V) = (1.663e+04um H, 2.233e+04um V)
[04/07 20:51:44    275s] (I)       
[04/07 20:51:44    275s] (I)       ============  Phase 1b Route ============
[04/07 20:51:44    275s] (I)       Started Phase 1b ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Usage: 23386 = (9965 H, 13421 V) = (0.22% H, 0.15% V) = (1.666e+04um H, 2.244e+04um V)
[04/07 20:51:44    275s] (I)       
[04/07 20:51:44    275s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.04% V. EstWL: 3.910139e+04um
[04/07 20:51:44    275s] (I)       Congestion metric : 0.06%H 0.04%V, 0.11%HV
[04/07 20:51:44    275s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:51:44    275s] (I)       ============  Phase 1c Route ============
[04/07 20:51:44    275s] (I)       Started Phase 1c ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Level2 Grid: 144 x 144
[04/07 20:51:44    275s] (I)       Started Two Level Routing ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Usage: 23480 = (10028 H, 13452 V) = (0.23% H, 0.15% V) = (1.677e+04um H, 2.249e+04um V)
[04/07 20:51:44    275s] (I)       
[04/07 20:51:44    275s] (I)       ============  Phase 1d Route ============
[04/07 20:51:44    275s] (I)       Started Phase 1d ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Usage: 23480 = (10028 H, 13452 V) = (0.23% H, 0.15% V) = (1.677e+04um H, 2.249e+04um V)
[04/07 20:51:44    275s] (I)       
[04/07 20:51:44    275s] (I)       ============  Phase 1e Route ============
[04/07 20:51:44    275s] (I)       Started Phase 1e ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Usage: 23480 = (10028 H, 13452 V) = (0.23% H, 0.15% V) = (1.677e+04um H, 2.249e+04um V)
[04/07 20:51:44    275s] (I)       
[04/07 20:51:44    275s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.925856e+04um
[04/07 20:51:44    275s] [NR-eGR] 
[04/07 20:51:44    275s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       Running layer assignment with 1 threads
[04/07 20:51:44    275s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    275s] (I)       ============  Phase 1l Route ============
[04/07 20:51:44    276s] (I)       
[04/07 20:51:44    276s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:51:44    276s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:51:44    276s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:51:44    276s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/07 20:51:44    276s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:51:44    276s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]      M3  (3)        31( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:51:44    276s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]      M5  (5)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]      M6  (6)        93( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/07 20:51:44    276s] [NR-eGR]      M7  (7)        72( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:51:44    276s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:51:44    276s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:51:44    276s] [NR-eGR] Total              237( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:51:44    276s] [NR-eGR] 
[04/07 20:51:44    276s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    276s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:51:44    276s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:51:44    276s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:51:44    276s] (I)       ============= track Assignment ============
[04/07 20:51:44    276s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    276s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    276s] (I)       Started Greedy Track Assignment ( Curr Mem: 1987.62 MB )
[04/07 20:51:44    276s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[04/07 20:51:44    276s] (I)       Running track assignment with 1 threads
[04/07 20:51:44    276s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:44    276s] (I)       Run Multi-thread track assignment
[04/07 20:51:45    276s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1987.62 MB )
[04/07 20:51:45    276s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:45    276s] [NR-eGR]     M1  (1F) length: 2.300000e-01um, number of vias: 1568
[04/07 20:51:45    276s] [NR-eGR]     M2  (2V) length: 5.687038e+03um, number of vias: 2165
[04/07 20:51:45    276s] [NR-eGR]     M3  (3H) length: 7.405186e+03um, number of vias: 949
[04/07 20:51:45    276s] [NR-eGR]     M4  (4V) length: 6.010469e+03um, number of vias: 373
[04/07 20:51:45    276s] [NR-eGR]     M5  (5H) length: 4.341196e+03um, number of vias: 350
[04/07 20:51:45    276s] [NR-eGR]     M6  (6V) length: 1.102324e+04um, number of vias: 302
[04/07 20:51:45    276s] [NR-eGR]     M7  (7H) length: 5.283057e+03um, number of vias: 70
[04/07 20:51:45    276s] [NR-eGR]     M8  (8V) length: 1.489378e+03um, number of vias: 39
[04/07 20:51:45    276s] [NR-eGR]     M9  (9H) length: 7.485950e+02um, number of vias: 4
[04/07 20:51:45    276s] [NR-eGR]   MRDL (10V) length: 3.745580e+02um, number of vias: 0
[04/07 20:51:45    276s] [NR-eGR] Total length: 4.236295e+04um, number of vias: 5820
[04/07 20:51:45    276s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:45    276s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/07 20:51:45    276s] [NR-eGR] --------------------------------------------------------------------------
[04/07 20:51:45    276s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.18 sec, Real: 1.18 sec, Curr Mem: 1935.10 MB )
[04/07 20:51:45    276s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:51:45    276s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:51:45    276s] Extraction called for design 'fifo1_sram' of instances=456 and nets=653 using extraction engine 'preRoute' .
[04/07 20:51:45    276s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:51:45    276s] RC Extraction called in multi-corner(2) mode.
[04/07 20:51:45    276s] RCMode: PreRoute
[04/07 20:51:45    276s]       RC Corner Indexes            0       1   
[04/07 20:51:45    276s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:51:45    276s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:45    276s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:45    276s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:51:45    276s] Shrink Factor                : 1.00000
[04/07 20:51:45    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:51:45    276s] Using capacitance table file ...
[04/07 20:51:45    276s] LayerId::1 widthSet size::4
[04/07 20:51:45    276s] LayerId::2 widthSet size::4
[04/07 20:51:45    276s] LayerId::3 widthSet size::5
[04/07 20:51:45    276s] LayerId::4 widthSet size::5
[04/07 20:51:45    276s] LayerId::5 widthSet size::5
[04/07 20:51:45    276s] LayerId::6 widthSet size::5
[04/07 20:51:45    276s] LayerId::7 widthSet size::5
[04/07 20:51:45    276s] LayerId::8 widthSet size::5
[04/07 20:51:45    276s] LayerId::9 widthSet size::4
[04/07 20:51:45    276s] LayerId::10 widthSet size::2
[04/07 20:51:45    276s] Updating RC grid for preRoute extraction ...
[04/07 20:51:45    276s] Initializing multi-corner capacitance tables ... 
[04/07 20:51:45    277s] Initializing multi-corner resistance tables ...
[04/07 20:51:45    277s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320526 ; uaWl: 1.000000 ; uaWlH: 0.678579 ; aWlH: 0.000000 ; Pmax: 0.936300 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:51:45    277s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1935.102M)
[04/07 20:51:45    277s] Compute RC Scale Done ...
[04/07 20:51:45    277s] OPERPROF: Starting HotSpotCal at level 1, MEM:1935.1M
[04/07 20:51:45    277s] [hotspot] +------------+---------------+---------------+
[04/07 20:51:45    277s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:51:45    277s] [hotspot] +------------+---------------+---------------+
[04/07 20:51:45    277s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:51:45    277s] [hotspot] +------------+---------------+---------------+
[04/07 20:51:45    277s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:51:45    277s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:51:45    277s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.036, MEM:1935.1M
[04/07 20:51:46    277s] #################################################################################
[04/07 20:51:46    277s] # Design Stage: PreRoute
[04/07 20:51:46    277s] # Design Name: fifo1_sram
[04/07 20:51:46    277s] # Design Mode: 28nm
[04/07 20:51:46    277s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:51:46    277s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:51:46    277s] # Signoff Settings: SI Off 
[04/07 20:51:46    277s] #################################################################################
[04/07 20:51:46    277s] Calculate delays in BcWc mode...
[04/07 20:51:46    277s] Topological Sorting (REAL = 0:00:00.0, MEM = 1933.1M, InitMEM = 1933.1M)
[04/07 20:51:46    277s] Start delay calculation (fullDC) (1 T). (MEM=1933.13)
[04/07 20:51:46    277s] End AAE Lib Interpolated Model. (MEM=1944.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:46    278s] Total number of fetched objects 643
[04/07 20:51:46    278s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:51:46    278s] End delay calculation. (MEM=1992.34 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:51:46    278s] End delay calculation (fullDC). (MEM=1992.34 CPU=0:00:00.7 REAL=0:00:00.0)
[04/07 20:51:46    278s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1992.3M) ***
[04/07 20:51:46    278s] Begin: GigaOpt postEco DRV Optimization
[04/07 20:51:46    278s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[04/07 20:51:46    278s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:46    278s] Info: 25 io nets excluded
[04/07 20:51:46    278s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:46    278s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:46    278s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:38.2/0:05:17.7 (0.9), mem = 1992.3M
[04/07 20:51:46    278s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.18
[04/07 20:51:46    278s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:46    278s] ### Creating PhyDesignMc. totSessionCpu=0:04:38 mem=1992.3M
[04/07 20:51:46    278s] OPERPROF: Starting DPlace-Init at level 1, MEM:1992.3M
[04/07 20:51:46    278s] z: 2, totalTracks: 1
[04/07 20:51:46    278s] z: 4, totalTracks: 1
[04/07 20:51:46    278s] z: 6, totalTracks: 1
[04/07 20:51:46    278s] z: 8, totalTracks: 1
[04/07 20:51:46    278s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:46    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1992.3M
[04/07 20:51:46    278s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1992.3M
[04/07 20:51:46    278s] Core basic site is unit
[04/07 20:51:47    278s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:51:47    278s] SiteArray: use 5,865,472 bytes
[04/07 20:51:47    278s] SiteArray: current memory after site array memory allocation 1997.9M
[04/07 20:51:47    278s] SiteArray: FP blocked sites are writable
[04/07 20:51:47    278s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:51:47    278s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1997.9M
[04/07 20:51:47    278s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:51:47    278s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.122, MEM:1997.9M
[04/07 20:51:47    278s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.340, REAL:0.348, MEM:1997.9M
[04/07 20:51:47    278s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.361, MEM:1997.9M
[04/07 20:51:47    278s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1997.9MB).
[04/07 20:51:47    278s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.390, REAL:0.399, MEM:1997.9M
[04/07 20:51:47    278s] TotalInstCnt at PhyDesignMc Initialization: 423
[04/07 20:51:47    278s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:39 mem=1997.9M
[04/07 20:51:47    278s] ### Creating RouteCongInterface, started
[04/07 20:51:47    278s] 
[04/07 20:51:47    278s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/07 20:51:47    278s] 
[04/07 20:51:47    278s] #optDebug: {0, 1.200}
[04/07 20:51:47    278s] ### Creating RouteCongInterface, finished
[04/07 20:51:47    278s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=1997.9M
[04/07 20:51:47    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=1997.9M
[04/07 20:51:49    280s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2017.0M
[04/07 20:51:49    280s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2017.0M
[04/07 20:51:49    280s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:51:49    280s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/07 20:51:49    280s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:51:49    280s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/07 20:51:49    280s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:51:49    280s] Info: violation cost 143.856964 (cap = 143.856964, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:51:49    280s] |     0|     0|     0.00|    10|    66|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       0|       0|       0|   0.57|          |         |
[04/07 20:51:49    280s] Info: violation cost 143.838226 (cap = 143.838226, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:51:49    280s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       2|       0|       1|   0.57| 0:00:00.0|  2017.0M|
[04/07 20:51:49    280s] Info: violation cost 143.838226 (cap = 143.838226, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:51:49    280s] |     0|     0|     0.00|     8|    64|    -0.05|     0|     0|     0|     0|    -1.30|   -11.50|       0|       0|       0|   0.57| 0:00:00.0|  2017.0M|
[04/07 20:51:49    280s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] ###############################################################################
[04/07 20:51:49    280s] #
[04/07 20:51:49    280s] #  Large fanout net report:  
[04/07 20:51:49    280s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/07 20:51:49    280s] #     - current density: 0.57
[04/07 20:51:49    280s] #
[04/07 20:51:49    280s] #  List of high fanout nets:
[04/07 20:51:49    280s] #
[04/07 20:51:49    280s] ###############################################################################
[04/07 20:51:49    280s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:49    280s] Layer 3 has 3 constrained nets 
[04/07 20:51:49    280s] Layer 5 has 6 constrained nets 
[04/07 20:51:49    280s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] =======================================================================
[04/07 20:51:49    280s]                 Reasons for remaining drv violations
[04/07 20:51:49    280s] =======================================================================
[04/07 20:51:49    280s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] MultiBuffering failure reasons
[04/07 20:51:49    280s] ------------------------------------------------
[04/07 20:51:49    280s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2017.0M) ***
[04/07 20:51:49    280s] 
[04/07 20:51:49    280s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.0M
[04/07 20:51:49    280s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2033.0M
[04/07 20:51:49    280s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2033.0M
[04/07 20:51:49    280s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2033.0M
[04/07 20:51:49    280s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.240, REAL:0.238, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.256, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.256, MEM:2033.0M
[04/07 20:51:49    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.14
[04/07 20:51:49    281s] OPERPROF: Starting RefinePlace at level 1, MEM:2033.0M
[04/07 20:51:49    281s] *** Starting refinePlace (0:04:41 mem=2033.0M) ***
[04/07 20:51:49    281s] Total net bbox length = 3.813e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
[04/07 20:51:49    281s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:51:49    281s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2033.0M
[04/07 20:51:49    281s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:51:49    281s] Type 'man IMPSP-5140' for more detail.
[04/07 20:51:49    281s] **WARN: (IMPSP-315):	Found 169 instances insts with no PG Term connections.
[04/07 20:51:49    281s] Type 'man IMPSP-315' for more detail.
[04/07 20:51:49    281s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2033.0M
[04/07 20:51:49    281s] Starting refinePlace ...
[04/07 20:51:49    281s] 
[04/07 20:51:49    281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:51:49    281s] Move report: legalization moves 1 insts, mean move: 1.52 um, max move: 1.52 um
[04/07 20:51:49    281s] 	Max move on inst (fifomem/FE_OFC48_wdata_2): (521.77, 475.56) --> (523.29, 475.56)
[04/07 20:51:49    281s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2033.0MB) @(0:04:41 - 0:04:41).
[04/07 20:51:49    281s] Move report: Detail placement moves 1 insts, mean move: 1.52 um, max move: 1.52 um
[04/07 20:51:49    281s] 	Max move on inst (fifomem/FE_OFC48_wdata_2): (521.77, 475.56) --> (523.29, 475.56)
[04/07 20:51:49    281s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2033.0MB
[04/07 20:51:49    281s] Statistics of distance of Instance movement in refine placement:
[04/07 20:51:49    281s]   maximum (X+Y) =         1.52 um
[04/07 20:51:49    281s]   inst (fifomem/FE_OFC48_wdata_2) with max move: (521.768, 475.56) -> (523.288, 475.56)
[04/07 20:51:49    281s]   mean    (X+Y) =         1.52 um
[04/07 20:51:49    281s] Summary Report:
[04/07 20:51:49    281s] Instances move: 1 (out of 422 movable)
[04/07 20:51:49    281s] Instances flipped: 0
[04/07 20:51:49    281s] Mean displacement: 1.52 um
[04/07 20:51:49    281s] Max displacement: 1.52 um (Instance: fifomem/FE_OFC48_wdata_2) (521.768, 475.56) -> (523.288, 475.56)
[04/07 20:51:49    281s] 	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
[04/07 20:51:49    281s] Total instances moved : 1
[04/07 20:51:49    281s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.040, MEM:2033.0M
[04/07 20:51:49    281s] Total net bbox length = 3.813e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
[04/07 20:51:49    281s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2033.0MB
[04/07 20:51:49    281s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2033.0MB) @(0:04:41 - 0:04:41).
[04/07 20:51:49    281s] *** Finished refinePlace (0:04:41 mem=2033.0M) ***
[04/07 20:51:49    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.14
[04/07 20:51:49    281s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.056, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2033.0M
[04/07 20:51:49    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2033.0M
[04/07 20:51:49    281s] *** maximum move = 1.52 um ***
[04/07 20:51:49    281s] *** Finished re-routing un-routed nets (2033.0M) ***
[04/07 20:51:49    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:2033.0M
[04/07 20:51:50    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2033.0M
[04/07 20:51:50    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.240, MEM:2033.0M
[04/07 20:51:50    281s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2033.0M
[04/07 20:51:50    281s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2033.0M
[04/07 20:51:50    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.258, MEM:2033.0M
[04/07 20:51:50    281s] 
[04/07 20:51:50    281s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2033.0M) ***
[04/07 20:51:50    281s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1997.9M
[04/07 20:51:50    281s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:1997.9M
[04/07 20:51:50    281s] TotalInstCnt at PhyDesignMc Destruction: 425
[04/07 20:51:50    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.18
[04/07 20:51:50    281s] *** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:04:41.6/0:05:21.2 (0.9), mem = 1997.9M
[04/07 20:51:50    281s] 
[04/07 20:51:50    281s] =============================================================================================
[04/07 20:51:50    281s]  Step TAT Report for DrvOpt #7
[04/07 20:51:50    281s] =============================================================================================
[04/07 20:51:50    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:50    281s] ---------------------------------------------------------------------------------------------
[04/07 20:51:50    281s] [ RefinePlace            ]      1   0:00:00.8  (  21.9 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:51:50    281s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:51:50    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[04/07 20:51:50    281s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  12.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:51:50    281s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:51:50    281s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:50    281s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:51:50    281s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:50    281s] [ OptEval                ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:51:50    281s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:50    281s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[04/07 20:51:50    281s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:51:50    281s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:50    281s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:51:50    281s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.8
[04/07 20:51:50    281s] [ MISC                   ]          0:00:01.9  (  56.6 % )     0:00:01.9 /  0:00:01.9    1.0
[04/07 20:51:50    281s] ---------------------------------------------------------------------------------------------
[04/07 20:51:50    281s]  DrvOpt #7 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/07 20:51:50    281s] ---------------------------------------------------------------------------------------------
[04/07 20:51:50    281s] 
[04/07 20:51:50    281s] End: GigaOpt postEco DRV Optimization
[04/07 20:51:50    281s] GigaOpt: WNS changes after routing: -0.129 -> -0.130 (bump = 0.001)
[04/07 20:51:50    281s] GigaOpt: WNS bump threshold: -16.1
[04/07 20:51:50    281s] Begin: GigaOpt postEco optimization
[04/07 20:51:50    281s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/07 20:51:50    281s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:50    281s] Info: 25 io nets excluded
[04/07 20:51:50    281s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:50    281s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:50    281s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:41.7/0:05:21.2 (0.9), mem = 1997.9M
[04/07 20:51:50    281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.19
[04/07 20:51:50    281s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:50    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:42 mem=1997.9M
[04/07 20:51:50    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.9M
[04/07 20:51:50    281s] z: 2, totalTracks: 1
[04/07 20:51:50    281s] z: 4, totalTracks: 1
[04/07 20:51:50    281s] z: 6, totalTracks: 1
[04/07 20:51:50    281s] z: 8, totalTracks: 1
[04/07 20:51:50    281s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:50    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.9M
[04/07 20:51:50    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.241, MEM:1997.9M
[04/07 20:51:50    281s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1997.9MB).
[04/07 20:51:50    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.260, MEM:1997.9M
[04/07 20:51:50    281s] TotalInstCnt at PhyDesignMc Initialization: 425
[04/07 20:51:50    281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=1997.9M
[04/07 20:51:50    281s] ### Creating RouteCongInterface, started
[04/07 20:51:50    282s] 
[04/07 20:51:50    282s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:51:50    282s] 
[04/07 20:51:50    282s] #optDebug: {0, 1.200}
[04/07 20:51:50    282s] ### Creating RouteCongInterface, finished
[04/07 20:51:50    282s] ### Creating LA Mngr. totSessionCpu=0:04:42 mem=1997.9M
[04/07 20:51:50    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:42 mem=1997.9M
[04/07 20:51:55    286s] *info: 25 io nets excluded
[04/07 20:51:55    286s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:55    286s] *info: 9 clock nets excluded
[04/07 20:51:55    286s] *info: 2 special nets excluded.
[04/07 20:51:55    286s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:51:55    286s] *info: 8 multi-driver nets excluded.
[04/07 20:51:55    286s] *info: 10 no-driver nets excluded.
[04/07 20:51:55    286s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:57    288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.8
[04/07 20:51:57    288s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:51:57    288s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:51:57    288s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:51:57    288s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:51:57    288s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:51:57    288s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:51:57    288s] ** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.500 Density 0.57
[04/07 20:51:57    288s] Optimizer WNS Pass 0
[04/07 20:51:57    288s] OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

[04/07 20:51:57    288s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:01:29
[04/07 20:51:57    288s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2017.0M
[04/07 20:51:57    288s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2017.0M
[04/07 20:51:57    288s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:51:57    288s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:57    288s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:51:57    288s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:57    288s] |  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2033.0M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:57    288s] |  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2033.0M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:51:57    288s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2033.0M) ***
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2033.0M) ***
[04/07 20:51:57    288s] OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

[04/07 20:51:57    288s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:01:29
[04/07 20:51:57    288s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

[04/07 20:51:57    288s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:51:57    288s] Layer 3 has 3 constrained nets 
[04/07 20:51:57    288s] Layer 5 has 6 constrained nets 
[04/07 20:51:57    288s] **** End NDR-Layer Usage Statistics ****
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2033.0M) ***
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.8
[04/07 20:51:57    288s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1997.9M
[04/07 20:51:57    288s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:1997.9M
[04/07 20:51:57    288s] TotalInstCnt at PhyDesignMc Destruction: 425
[04/07 20:51:57    288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.19
[04/07 20:51:57    288s] *** SetupOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:04:48.6/0:05:28.1 (0.9), mem = 1997.9M
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] =============================================================================================
[04/07 20:51:57    288s]  Step TAT Report for WnsOpt #3
[04/07 20:51:57    288s] =============================================================================================
[04/07 20:51:57    288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:51:57    288s] ---------------------------------------------------------------------------------------------
[04/07 20:51:57    288s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:51:57    288s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:57    288s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:51:57    288s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ TransformInit          ]      1   0:00:06.1  (  88.2 % )     0:00:06.1 /  0:00:06.1    1.0
[04/07 20:51:57    288s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:51:57    288s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:51:57    288s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:51:57    288s] [ MISC                   ]          0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:51:57    288s] ---------------------------------------------------------------------------------------------
[04/07 20:51:57    288s]  WnsOpt #3 TOTAL                    0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:06.9    1.0
[04/07 20:51:57    288s] ---------------------------------------------------------------------------------------------
[04/07 20:51:57    288s] 
[04/07 20:51:57    288s] End: GigaOpt postEco optimization
[04/07 20:51:57    288s] GigaOpt: WNS changes after postEco optimization: -0.129 -> -0.130 (bump = 0.001)
[04/07 20:51:57    288s] GigaOpt: Skipping nonLegal postEco optimization
[04/07 20:51:57    288s] Design TNS changes after trial route: -11.488 -> -11.500
[04/07 20:51:57    288s] Begin: GigaOpt TNS recovery
[04/07 20:51:57    288s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[04/07 20:51:57    288s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:51:57    288s] Info: 25 io nets excluded
[04/07 20:51:57    288s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:51:57    288s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:51:57    288s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:48.6/0:05:28.2 (0.9), mem = 1997.9M
[04/07 20:51:57    288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.20
[04/07 20:51:57    288s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:51:57    288s] ### Creating PhyDesignMc. totSessionCpu=0:04:49 mem=1997.9M
[04/07 20:51:57    288s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.9M
[04/07 20:51:57    288s] z: 2, totalTracks: 1
[04/07 20:51:57    288s] z: 4, totalTracks: 1
[04/07 20:51:57    288s] z: 6, totalTracks: 1
[04/07 20:51:57    288s] z: 8, totalTracks: 1
[04/07 20:51:57    288s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:51:57    288s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.9M
[04/07 20:51:57    288s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.220, MEM:1997.9M
[04/07 20:51:57    288s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1997.9MB).
[04/07 20:51:57    288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.244, MEM:1997.9M
[04/07 20:51:57    288s] TotalInstCnt at PhyDesignMc Initialization: 425
[04/07 20:51:57    288s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:49 mem=1997.9M
[04/07 20:51:57    288s] ### Creating RouteCongInterface, started
[04/07 20:51:57    289s] 
[04/07 20:51:57    289s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:51:57    289s] 
[04/07 20:51:57    289s] #optDebug: {0, 1.200}
[04/07 20:51:57    289s] ### Creating RouteCongInterface, finished
[04/07 20:51:57    289s] ### Creating LA Mngr. totSessionCpu=0:04:49 mem=1997.9M
[04/07 20:51:57    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:49 mem=1997.9M
[04/07 20:52:02    293s] *info: 25 io nets excluded
[04/07 20:52:02    293s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:52:02    293s] *info: 9 clock nets excluded
[04/07 20:52:02    293s] *info: 2 special nets excluded.
[04/07 20:52:02    293s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:52:02    293s] *info: 8 multi-driver nets excluded.
[04/07 20:52:02    293s] *info: 10 no-driver nets excluded.
[04/07 20:52:02    293s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:52:03    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.9
[04/07 20:52:03    294s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:52:03    294s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:52:03    294s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:52:03    294s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:52:03    294s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:52:03    294s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:52:03    294s] ** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.500 Density 0.57
[04/07 20:52:03    294s] Optimizer TNS Opt
[04/07 20:52:03    294s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.500|
|reg2reg                         | 0.012|  0.000|
|HEPG                            | 0.012|  0.000|
|All Paths                       |-1.298|-11.500|
+--------------------------------+------+-------+

[04/07 20:52:03    294s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.500ns; Real time 0:01:35
[04/07 20:52:03    294s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2017.0M
[04/07 20:52:03    294s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2017.0M
[04/07 20:52:03    294s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:52:03    294s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:03    294s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:52:03    294s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:03    294s] |  -1.298|   -1.298| -11.500|  -11.500|     0.57%|   0:00:00.0| 2033.0M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:52:04    295s] |  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:01.0| 2071.2M|               NA|       NA| NA                             |
[04/07 20:52:04    295s] |  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2071.2M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:52:04    295s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:04    295s] 
[04/07 20:52:04    295s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2071.2M) ***
[04/07 20:52:04    295s] 
[04/07 20:52:04    295s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2071.2M) ***
[04/07 20:52:04    295s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

[04/07 20:52:04    295s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:01:36
[04/07 20:52:04    295s] ** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
[04/07 20:52:04    295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28368.5
[04/07 20:52:04    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.038, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.220, REAL:0.215, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.235, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.230, REAL:0.235, MEM:2071.2M
[04/07 20:52:04    295s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.15
[04/07 20:52:04    295s] OPERPROF: Starting RefinePlace at level 1, MEM:2071.2M
[04/07 20:52:04    295s] *** Starting refinePlace (0:04:56 mem=2071.2M) ***
[04/07 20:52:04    295s] Total net bbox length = 3.814e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
[04/07 20:52:04    295s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:04    295s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.011, MEM:2071.2M
[04/07 20:52:04    295s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:52:04    295s] Type 'man IMPSP-5140' for more detail.
[04/07 20:52:04    295s] **WARN: (IMPSP-315):	Found 170 instances insts with no PG Term connections.
[04/07 20:52:04    295s] Type 'man IMPSP-315' for more detail.
[04/07 20:52:04    295s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2071.2M
[04/07 20:52:04    295s] Starting refinePlace ...
[04/07 20:52:04    295s] 
[04/07 20:52:04    295s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:52:04    295s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:04    295s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2071.2MB) @(0:04:56 - 0:04:56).
[04/07 20:52:04    295s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:04    295s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2071.2MB
[04/07 20:52:04    295s] Statistics of distance of Instance movement in refine placement:
[04/07 20:52:04    295s]   maximum (X+Y) =         0.00 um
[04/07 20:52:04    295s]   mean    (X+Y) =         0.00 um
[04/07 20:52:04    295s] Summary Report:
[04/07 20:52:04    295s] Instances move: 0 (out of 423 movable)
[04/07 20:52:04    295s] Instances flipped: 0
[04/07 20:52:04    295s] Mean displacement: 0.00 um
[04/07 20:52:04    295s] Max displacement: 0.00 um 
[04/07 20:52:04    295s] Total instances moved : 0
[04/07 20:52:04    295s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.041, MEM:2071.2M
[04/07 20:52:04    295s] Total net bbox length = 3.814e+04 (1.513e+04 2.301e+04) (ext = 7.321e+03)
[04/07 20:52:04    295s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2071.2MB
[04/07 20:52:04    295s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2071.2MB) @(0:04:56 - 0:04:56).
[04/07 20:52:04    295s] *** Finished refinePlace (0:04:56 mem=2071.2M) ***
[04/07 20:52:04    295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.15
[04/07 20:52:04    295s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.088, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2071.2M
[04/07 20:52:04    295s] *** maximum move = 0.00 um ***
[04/07 20:52:04    295s] *** Finished re-routing un-routed nets (2071.2M) ***
[04/07 20:52:04    295s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.2M
[04/07 20:52:04    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.2M
[04/07 20:52:04    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.234, MEM:2071.2M
[04/07 20:52:04    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.252, MEM:2071.2M
[04/07 20:52:04    296s] 
[04/07 20:52:04    296s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2071.2M) ***
[04/07 20:52:04    296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28368.5
[04/07 20:52:04    296s] ** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
[04/07 20:52:04    296s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

[04/07 20:52:04    296s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:52:04    296s] Layer 3 has 3 constrained nets 
[04/07 20:52:04    296s] Layer 5 has 6 constrained nets 
[04/07 20:52:04    296s] **** End NDR-Layer Usage Statistics ****
[04/07 20:52:04    296s] 
[04/07 20:52:04    296s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2071.2M) ***
[04/07 20:52:04    296s] 
[04/07 20:52:04    296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.9
[04/07 20:52:04    296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.1M
[04/07 20:52:04    296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2036.1M
[04/07 20:52:04    296s] TotalInstCnt at PhyDesignMc Destruction: 426
[04/07 20:52:04    296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.20
[04/07 20:52:04    296s] *** SetupOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:04:56.2/0:05:35.7 (0.9), mem = 2036.1M
[04/07 20:52:04    296s] 
[04/07 20:52:04    296s] =============================================================================================
[04/07 20:52:04    296s]  Step TAT Report for TnsOpt #6
[04/07 20:52:04    296s] =============================================================================================
[04/07 20:52:04    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:04    296s] ---------------------------------------------------------------------------------------------
[04/07 20:52:04    296s] [ RefinePlace            ]      1   0:00:00.8  (  10.2 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:52:04    296s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:04    296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[04/07 20:52:04    296s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.4    1.2
[04/07 20:52:04    296s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:04    296s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:04    296s] [ TransformInit          ]      1   0:00:05.4  (  72.0 % )     0:00:05.4 /  0:00:05.4    1.0
[04/07 20:52:04    296s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:52:04    296s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.3
[04/07 20:52:04    296s] [ OptEval                ]     11   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:52:04    296s] [ OptCommit              ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[04/07 20:52:04    296s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:04    296s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:52:04    296s] [ IncrDelayCalc          ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:04    296s] [ SetupOptGetWorkingSet  ]     22   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:04    296s] [ SetupOptGetActiveNode  ]     22   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:04    296s] [ SetupOptSlackGraph     ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:04    296s] [ MISC                   ]          0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    0.9
[04/07 20:52:04    296s] ---------------------------------------------------------------------------------------------
[04/07 20:52:04    296s]  TnsOpt #6 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[04/07 20:52:04    296s] ---------------------------------------------------------------------------------------------
[04/07 20:52:04    296s] 
[04/07 20:52:04    296s] End: GigaOpt TNS recovery
[04/07 20:52:04    296s] *** Steiner Routed Nets: 6.737%; Threshold: 100; Threshold for Hold: 100
[04/07 20:52:04    296s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=2036.1M
[04/07 20:52:04    296s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=2036.1M
[04/07 20:52:04    296s] Re-routed 0 nets
[04/07 20:52:04    296s] Begin: GigaOpt Optimization in post-eco TNS mode
[04/07 20:52:04    296s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[04/07 20:52:04    296s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:52:04    296s] Info: 25 io nets excluded
[04/07 20:52:04    296s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:52:04    296s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:52:04    296s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:56.2/0:05:35.7 (0.9), mem = 2036.1M
[04/07 20:52:04    296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.21
[04/07 20:52:04    296s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:52:04    296s] ### Creating PhyDesignMc. totSessionCpu=0:04:56 mem=2036.1M
[04/07 20:52:04    296s] OPERPROF: Starting DPlace-Init at level 1, MEM:2036.1M
[04/07 20:52:04    296s] z: 2, totalTracks: 1
[04/07 20:52:04    296s] z: 4, totalTracks: 1
[04/07 20:52:04    296s] z: 6, totalTracks: 1
[04/07 20:52:04    296s] z: 8, totalTracks: 1
[04/07 20:52:04    296s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:52:04    296s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2036.1M
[04/07 20:52:05    296s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.236, MEM:2036.1M
[04/07 20:52:05    296s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2036.1MB).
[04/07 20:52:05    296s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.255, MEM:2036.1M
[04/07 20:52:05    296s] TotalInstCnt at PhyDesignMc Initialization: 426
[04/07 20:52:05    296s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:57 mem=2036.1M
[04/07 20:52:05    296s] ### Creating RouteCongInterface, started
[04/07 20:52:05    296s] 
[04/07 20:52:05    296s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[04/07 20:52:05    296s] 
[04/07 20:52:05    296s] #optDebug: {0, 1.200}
[04/07 20:52:05    296s] ### Creating RouteCongInterface, finished
[04/07 20:52:05    296s] ### Creating LA Mngr. totSessionCpu=0:04:57 mem=2036.1M
[04/07 20:52:05    296s] ### Creating LA Mngr, finished. totSessionCpu=0:04:57 mem=2036.1M
[04/07 20:52:09    301s] *info: 25 io nets excluded
[04/07 20:52:09    301s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:52:09    301s] *info: 9 clock nets excluded
[04/07 20:52:09    301s] *info: 2 special nets excluded.
[04/07 20:52:09    301s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:52:09    301s] *info: 8 multi-driver nets excluded.
[04/07 20:52:09    301s] *info: 10 no-driver nets excluded.
[04/07 20:52:09    301s] *info: 6 nets with fixed/cover wires excluded.
[04/07 20:52:11    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.10
[04/07 20:52:11    302s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:52:11    302s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:52:11    302s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:52:11    302s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:52:11    302s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:52:11    302s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:52:11    302s] ** GigaOpt Optimizer WNS Slack -1.298 TNS Slack -11.395 Density 0.57
[04/07 20:52:11    302s] Optimizer TNS Opt
[04/07 20:52:11    302s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

[04/07 20:52:11    302s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:01:43
[04/07 20:52:11    302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2055.2M
[04/07 20:52:11    302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2055.2M
[04/07 20:52:11    302s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:52:11    302s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:11    302s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:52:11    302s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:11    302s] |  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2071.2M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:52:11    302s] |  -1.298|   -1.298| -11.395|  -11.395|     0.57%|   0:00:00.0| 2071.2M|func_max_scenario|  reg2out| rdata[3]                       |
[04/07 20:52:11    302s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:52:11    302s] 
[04/07 20:52:11    302s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2071.2M) ***
[04/07 20:52:11    302s] 
[04/07 20:52:11    302s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2071.2M) ***
[04/07 20:52:11    302s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

[04/07 20:52:11    302s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS -1.298ns TNS -11.395ns; Real time 0:01:43
[04/07 20:52:11    302s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.298|-11.395|
|reg2reg                         | 0.013|  0.000|
|HEPG                            | 0.013|  0.000|
|All Paths                       |-1.298|-11.395|
+--------------------------------+------+-------+

[04/07 20:52:11    302s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:52:11    302s] Layer 3 has 3 constrained nets 
[04/07 20:52:11    302s] Layer 5 has 6 constrained nets 
[04/07 20:52:11    302s] **** End NDR-Layer Usage Statistics ****
[04/07 20:52:11    302s] 
[04/07 20:52:11    302s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2071.2M) ***
[04/07 20:52:11    302s] 
[04/07 20:52:11    302s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.10
[04/07 20:52:11    302s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.1M
[04/07 20:52:11    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2036.1M
[04/07 20:52:11    303s] TotalInstCnt at PhyDesignMc Destruction: 426
[04/07 20:52:11    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.21
[04/07 20:52:11    303s] *** SetupOpt [finish] : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:05:03.0/0:05:42.5 (0.9), mem = 2036.1M
[04/07 20:52:11    303s] 
[04/07 20:52:11    303s] =============================================================================================
[04/07 20:52:11    303s]  Step TAT Report for TnsOpt #7
[04/07 20:52:11    303s] =============================================================================================
[04/07 20:52:11    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:11    303s] ---------------------------------------------------------------------------------------------
[04/07 20:52:11    303s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/07 20:52:11    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:52:11    303s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:11    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ TransformInit          ]      1   0:00:06.0  (  88.2 % )     0:00:06.0 /  0:00:06.0    1.0
[04/07 20:52:11    303s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:11    303s] [ OptGetWeight           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[04/07 20:52:11    303s] [ OptEval                ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ SetupOptGetWorkingSet  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.9
[04/07 20:52:11    303s] [ SetupOptGetActiveNode  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:11    303s] [ MISC                   ]          0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:52:11    303s] ---------------------------------------------------------------------------------------------
[04/07 20:52:11    303s]  TnsOpt #7 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.8    1.0
[04/07 20:52:11    303s] ---------------------------------------------------------------------------------------------
[04/07 20:52:11    303s] 
[04/07 20:52:11    303s] End: GigaOpt Optimization in post-eco TNS mode
[04/07 20:52:11    303s] #optDebug: fT-D <X 1 0 0 0>
[04/07 20:52:11    303s] 
[04/07 20:52:11    303s] Active setup views:
[04/07 20:52:11    303s]  func_max_scenario
[04/07 20:52:11    303s]   Dominating endpoints: 0
[04/07 20:52:11    303s]   Dominating TNS: -0.000
[04/07 20:52:11    303s] 
[04/07 20:52:11    303s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:52:11    303s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:52:11    303s] Extraction called for design 'fifo1_sram' of instances=459 and nets=656 using extraction engine 'preRoute' .
[04/07 20:52:11    303s] PreRoute RC Extraction called for design fifo1_sram.
[04/07 20:52:11    303s] RC Extraction called in multi-corner(2) mode.
[04/07 20:52:11    303s] RCMode: PreRoute
[04/07 20:52:11    303s]       RC Corner Indexes            0       1   
[04/07 20:52:11    303s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:52:11    303s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:52:11    303s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:52:11    303s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:52:11    303s] Shrink Factor                : 1.00000
[04/07 20:52:11    303s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/07 20:52:11    303s] Using capacitance table file ...
[04/07 20:52:11    303s] RC Grid backup saved.
[04/07 20:52:11    303s] LayerId::1 widthSet size::4
[04/07 20:52:11    303s] LayerId::2 widthSet size::4
[04/07 20:52:11    303s] LayerId::3 widthSet size::5
[04/07 20:52:11    303s] LayerId::4 widthSet size::5
[04/07 20:52:11    303s] LayerId::5 widthSet size::5
[04/07 20:52:11    303s] LayerId::6 widthSet size::5
[04/07 20:52:11    303s] LayerId::7 widthSet size::5
[04/07 20:52:11    303s] LayerId::8 widthSet size::5
[04/07 20:52:11    303s] LayerId::9 widthSet size::4
[04/07 20:52:11    303s] LayerId::10 widthSet size::2
[04/07 20:52:11    303s] Skipped RC grid update for preRoute extraction.
[04/07 20:52:11    303s] Initializing multi-corner capacitance tables ... 
[04/07 20:52:12    303s] Initializing multi-corner resistance tables ...
[04/07 20:52:12    303s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320526 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.936300 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:52:12    303s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1933.578M)
[04/07 20:52:12    303s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    303s] (I)       Started Loading and Dumping File ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    303s] (I)       Reading DB...
[04/07 20:52:12    303s] (I)       Read data from FE... (mem=1933.6M)
[04/07 20:52:12    303s] (I)       Read nodes and places... (mem=1933.6M)
[04/07 20:52:12    303s] (I)       Done Read nodes and places (cpu=0.000s, mem=1933.6M)
[04/07 20:52:12    303s] (I)       Read nets... (mem=1933.6M)
[04/07 20:52:12    303s] (I)       Done Read nets (cpu=0.000s, mem=1933.6M)
[04/07 20:52:12    303s] (I)       Done Read data from FE (cpu=0.010s, mem=1933.6M)
[04/07 20:52:12    303s] (I)       before initializing RouteDB syMemory usage = 1933.6 MB
[04/07 20:52:12    303s] (I)       Build term to term wires: false
[04/07 20:52:12    303s] (I)       Honor MSV route constraint: false
[04/07 20:52:12    303s] (I)       Maximum routing layer  : 127
[04/07 20:52:12    303s] (I)       Minimum routing layer  : 2
[04/07 20:52:12    303s] (I)       Supply scale factor H  : 1.00
[04/07 20:52:12    303s] (I)       Supply scale factor V  : 1.00
[04/07 20:52:12    303s] (I)       Tracks used by clock wire: 0
[04/07 20:52:12    303s] (I)       Reverse direction      : 
[04/07 20:52:12    303s] (I)       Honor partition pin guides: true
[04/07 20:52:12    303s] (I)       Route selected nets only: false
[04/07 20:52:12    303s] (I)       Route secondary PG pins: false
[04/07 20:52:12    303s] (I)       Second PG max fanout   : 2147483647
[04/07 20:52:12    303s] (I)       Apply function for special wires: true
[04/07 20:52:12    303s] (I)       Layer by layer blockage reading: true
[04/07 20:52:12    303s] (I)       Offset calculation fix : true
[04/07 20:52:12    303s] (I)       Route stripe layer range: 
[04/07 20:52:12    303s] (I)       Honor partition fences : 
[04/07 20:52:12    303s] (I)       Honor partition pin    : 
[04/07 20:52:12    303s] (I)       Honor partition fences with feedthrough: 
[04/07 20:52:12    303s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:52:12    303s] (I)       Use row-based GCell size
[04/07 20:52:12    303s] (I)       Use row-based GCell align
[04/07 20:52:12    303s] (I)       GCell unit size   : 1672
[04/07 20:52:12    303s] (I)       GCell multiplier  : 1
[04/07 20:52:12    303s] (I)       GCell row height  : 1672
[04/07 20:52:12    303s] (I)       Actual row height : 1672
[04/07 20:52:12    303s] (I)       GCell align ref   : 310032 310032
[04/07 20:52:12    303s] [NR-eGR] Track table information for default rule: 
[04/07 20:52:12    303s] [NR-eGR] M1 has no routable track
[04/07 20:52:12    303s] [NR-eGR] M2 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M3 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M4 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M5 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M6 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M7 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M8 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] M9 has single uniform track structure
[04/07 20:52:12    303s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:52:12    303s] (I)       ===========================================================================
[04/07 20:52:12    303s] (I)       == Report All Rule Vias ==
[04/07 20:52:12    303s] (I)       ===========================================================================
[04/07 20:52:12    303s] (I)        Via Rule : (Default)
[04/07 20:52:12    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:52:12    303s] (I)       ---------------------------------------------------------------------------
[04/07 20:52:12    303s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:52:12    303s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:52:12    303s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:52:12    303s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:52:12    303s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:52:12    303s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:52:12    303s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:52:12    303s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:52:12    303s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:52:12    303s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:52:12    303s] (I)       ===========================================================================
[04/07 20:52:12    303s] (I)        Via Rule : CTS_RULE
[04/07 20:52:12    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:52:12    303s] (I)       ---------------------------------------------------------------------------
[04/07 20:52:12    303s] (I)        1    1 : VIA12SQ_C                 253 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[04/07 20:52:12    303s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:52:12    303s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     270 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[04/07 20:52:12    303s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     275 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[04/07 20:52:12    303s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     284 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[04/07 20:52:12    303s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     289 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[04/07 20:52:12    303s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     298 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[04/07 20:52:12    303s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:52:12    303s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:52:12    303s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:52:12    303s] (I)       ===========================================================================
[04/07 20:52:12    303s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] [NR-eGR] Read 78474 PG shapes
[04/07 20:52:12    304s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:52:12    304s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:52:12    304s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:52:12    304s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:52:12    304s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:52:12    304s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:52:12    304s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[04/07 20:52:12    304s] (I)       readDataFromPlaceDB
[04/07 20:52:12    304s] (I)       Read net information..
[04/07 20:52:12    304s] [NR-eGR] Read numTotalNets=475  numIgnoredNets=6
[04/07 20:52:12    304s] (I)       Read testcase time = 0.000 seconds
[04/07 20:52:12    304s] 
[04/07 20:52:12    304s] (I)       early_global_route_priority property id does not exist.
[04/07 20:52:12    304s] (I)       Start initializing grid graph
[04/07 20:52:12    304s] (I)       End initializing grid graph
[04/07 20:52:12    304s] (I)       Model blockages into capacity
[04/07 20:52:12    304s] (I)       Read Num Blocks=87365  Num Prerouted Wires=481  Num CS=0
[04/07 20:52:12    304s] (I)       Started Modeling ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Started Modeling Layer 1 ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Started Modeling Layer 2 ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 151
[04/07 20:52:12    304s] (I)       Finished Modeling Layer 2 ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Started Modeling Layer 3 ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 169
[04/07 20:52:12    304s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Started Modeling Layer 4 ( Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 70
[04/07 20:52:12    304s] (I)       Finished Modeling Layer 4 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:12    304s] (I)       Started Modeling Layer 5 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 51
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Started Modeling Layer 6 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 33
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 6 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Started Modeling Layer 7 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 7
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Started Modeling Layer 8 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 8 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Started Modeling Layer 9 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Started Modeling Layer 10 ( Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:52:13    304s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       Finished Modeling ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1933.58 MB )
[04/07 20:52:13    304s] (I)       -- layer congestion ratio --
[04/07 20:52:13    304s] (I)       Layer 1 : 0.100000
[04/07 20:52:13    304s] (I)       Layer 2 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 3 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 4 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 5 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 6 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 7 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 8 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 9 : 0.700000
[04/07 20:52:13    304s] (I)       Layer 10 : 0.700000
[04/07 20:52:13    304s] (I)       ----------------------------
[04/07 20:52:13    304s] (I)       Number of ignored nets = 6
[04/07 20:52:13    304s] (I)       Number of fixed nets = 6.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:52:13    304s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:52:13    304s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:52:13    304s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1933.6 MB
[04/07 20:52:13    304s] (I)       Ndr track 0 does not exist
[04/07 20:52:13    304s] (I)       Ndr track 0 does not exist
[04/07 20:52:13    304s] (I)       Ndr track 0 does not exist
[04/07 20:52:13    304s] (I)       Layer1  viaCost=200.00
[04/07 20:52:13    304s] (I)       Layer2  viaCost=200.00
[04/07 20:52:13    304s] (I)       Layer3  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer4  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer5  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer6  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer7  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer8  viaCost=100.00
[04/07 20:52:13    304s] (I)       Layer9  viaCost=300.00
[04/07 20:52:13    304s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:52:13    304s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:52:13    304s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:52:13    304s] (I)       Site width          :   152  (dbu)
[04/07 20:52:13    304s] (I)       Row height          :  1672  (dbu)
[04/07 20:52:13    304s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:52:13    304s] (I)       GCell width         :  1672  (dbu)
[04/07 20:52:13    304s] (I)       GCell height        :  1672  (dbu)
[04/07 20:52:13    304s] (I)       Grid                :   718   718    10
[04/07 20:52:13    304s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:52:13    304s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:52:13    304s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:52:13    304s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:52:13    304s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:52:13    304s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:52:13    304s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:52:13    304s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:52:13    304s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:52:13    304s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:52:13    304s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:52:13    304s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:52:13    304s] (I)       --------------------------------------------------------
[04/07 20:52:13    304s] 
[04/07 20:52:13    304s] [NR-eGR] ============ Routing rule table ============
[04/07 20:52:13    304s] [NR-eGR] Rule id: 0  Nets: 444 
[04/07 20:52:13    304s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:52:13    304s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:52:13    304s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:13    304s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:13    304s] [NR-eGR] Rule id: 1  Nets: 0 
[04/07 20:52:13    304s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:52:13    304s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:52:13    304s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:52:13    304s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:13    304s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[04/07 20:52:13    304s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:52:13    304s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:52:13    304s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:13    304s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:13    304s] [NR-eGR] ========================================
[04/07 20:52:13    304s] [NR-eGR] 
[04/07 20:52:13    304s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:52:13    304s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:52:13    304s] (I)       After initializing earlyGlobalRoute syMemory usage = 1966.0 MB
[04/07 20:52:13    304s] (I)       Finished Loading and Dumping File ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Started Global Routing ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       ============= Initialization =============
[04/07 20:52:13    304s] (I)       totalPins=1494  totalGlobalPin=1479 (99.00%)
[04/07 20:52:13    304s] (I)       Started Build MST ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Generate topology with single threads
[04/07 20:52:13    304s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:52:13    304s] [NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 10]
[04/07 20:52:13    304s] (I)       ============  Phase 1a Route ============
[04/07 20:52:13    304s] (I)       Started Phase 1a ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:52:13    304s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Usage: 23319 = (9965 H, 13354 V) = (0.22% H, 0.15% V) = (1.666e+04um H, 2.233e+04um V)
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] (I)       ============  Phase 1b Route ============
[04/07 20:52:13    304s] (I)       Started Phase 1b ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Usage: 23406 = (9984 H, 13422 V) = (0.22% H, 0.15% V) = (1.669e+04um H, 2.244e+04um V)
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.04% V. EstWL: 3.913483e+04um
[04/07 20:52:13    304s] (I)       Congestion metric : 0.06%H 0.04%V, 0.10%HV
[04/07 20:52:13    304s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:52:13    304s] (I)       ============  Phase 1c Route ============
[04/07 20:52:13    304s] (I)       Started Phase 1c ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Level2 Grid: 144 x 144
[04/07 20:52:13    304s] (I)       Started Two Level Routing ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Usage: 23489 = (10039 H, 13450 V) = (0.23% H, 0.15% V) = (1.679e+04um H, 2.249e+04um V)
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] (I)       ============  Phase 1d Route ============
[04/07 20:52:13    304s] (I)       Started Phase 1d ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Usage: 23489 = (10039 H, 13450 V) = (0.23% H, 0.15% V) = (1.679e+04um H, 2.249e+04um V)
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] (I)       ============  Phase 1e Route ============
[04/07 20:52:13    304s] (I)       Started Phase 1e ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Usage: 23489 = (10039 H, 13450 V) = (0.23% H, 0.15% V) = (1.679e+04um H, 2.249e+04um V)
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.927361e+04um
[04/07 20:52:13    304s] [NR-eGR] 
[04/07 20:52:13    304s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       Running layer assignment with 1 threads
[04/07 20:52:13    304s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       ============  Phase 1l Route ============
[04/07 20:52:13    304s] (I)       
[04/07 20:52:13    304s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:52:13    304s] [NR-eGR]                        OverCon           OverCon            
[04/07 20:52:13    304s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/07 20:52:13    304s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/07 20:52:13    304s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:52:13    304s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]      M3  (3)        23( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:52:13    304s] [NR-eGR]      M4  (4)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]      M5  (5)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]      M6  (6)        97( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/07 20:52:13    304s] [NR-eGR]      M7  (7)        75( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/07 20:52:13    304s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:13    304s] [NR-eGR] ---------------------------------------------------------------
[04/07 20:52:13    304s] [NR-eGR] Total              242( 0.01%)         3( 0.00%)   ( 0.01%) 
[04/07 20:52:13    304s] [NR-eGR] 
[04/07 20:52:13    304s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    304s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:52:13    305s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:52:13    305s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:52:13    305s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 1966.05 MB )
[04/07 20:52:13    305s] OPERPROF: Starting HotSpotCal at level 1, MEM:1966.0M
[04/07 20:52:13    305s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:13    305s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:52:13    305s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:13    305s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:52:13    305s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:13    305s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:52:13    305s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:52:13    305s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.033, MEM:1966.0M
[04/07 20:52:13    305s] Starting delay calculation for Setup views
[04/07 20:52:13    305s] #################################################################################
[04/07 20:52:13    305s] # Design Stage: PreRoute
[04/07 20:52:13    305s] # Design Name: fifo1_sram
[04/07 20:52:13    305s] # Design Mode: 28nm
[04/07 20:52:13    305s] # Analysis Mode: MMMC Non-OCV 
[04/07 20:52:13    305s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:13    305s] # Signoff Settings: SI Off 
[04/07 20:52:13    305s] #################################################################################
[04/07 20:52:13    305s] Calculate delays in BcWc mode...
[04/07 20:52:13    305s] Topological Sorting (REAL = 0:00:00.0, MEM = 1964.0M, InitMEM = 1964.0M)
[04/07 20:52:13    305s] Start delay calculation (fullDC) (1 T). (MEM=1964.05)
[04/07 20:52:14    305s] End AAE Lib Interpolated Model. (MEM=1975.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:14    305s] Total number of fetched objects 646
[04/07 20:52:14    305s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:14    305s] End delay calculation. (MEM=2013.72 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:52:14    305s] End delay calculation (fullDC). (MEM=2013.72 CPU=0:00:00.6 REAL=0:00:01.0)
[04/07 20:52:14    305s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2013.7M) ***
[04/07 20:52:14    305s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:06 mem=2013.7M)
[04/07 20:52:14    305s] Reported timing to dir ./timingReports
[04/07 20:52:14    305s] **optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1639.0M, totSessionCpu=0:05:06 **
[04/07 20:52:14    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.7M
[04/07 20:52:14    306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.212, MEM:1956.7M
[04/07 20:52:16    306s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.298  |  0.013  | -0.045  | -1.298  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.395 |  0.000  | -0.045  | -11.351 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.572%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:01:10, mem = 1639.1M, totSessionCpu=0:05:06 **
[04/07 20:52:16    306s] Deleting Cell Server ...
[04/07 20:52:16    306s] Deleting Lib Analyzer.
[04/07 20:52:16    306s] *** Finished optDesign ***
[04/07 20:52:16    306s] 
[04/07 20:52:16    306s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=  0:01:17)
[04/07 20:52:16    306s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:15.7 real=0:00:15.7)
[04/07 20:52:16    306s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.2 real=0:00:10.1)
[04/07 20:52:16    306s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[04/07 20:52:16    306s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:25.7 real=0:00:25.7)
[04/07 20:52:16    306s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:52:16    306s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:52:17    306s] Info: Destroy the CCOpt slew target map.
[04/07 20:52:17    306s] clean pInstBBox. size 0
[04/07 20:52:17    306s] Set place::cacheFPlanSiteMark to 0
[04/07 20:52:17    306s] All LLGs are deleted
[04/07 20:52:17    306s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.8M
[04/07 20:52:17    306s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1951.2M
[04/07 20:52:17    306s] 
[04/07 20:52:17    306s] *** Summary of all messages that are not suppressed in this session:
[04/07 20:52:17    306s] Severity  ID               Count  Summary                                  
[04/07 20:52:17    306s] WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
[04/07 20:52:17    306s] WARNING   IMPEXT-6140      18965  The RC table is not interpolated for wir...
[04/07 20:52:17    306s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[04/07 20:52:17    306s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[04/07 20:52:17    306s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2171       22  Unable to get/extract RC parasitics for ...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2169       22  Cannot extract parasitics for %s net '%s...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-4313        6  %s cannot determine the drive strength o...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/07 20:52:17    306s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[04/07 20:52:17    306s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/07 20:52:17    306s] *** Message Summary: 19078 warning(s), 0 error(s)
[04/07 20:52:17    306s] 
[04/07 20:52:17    306s] 
[04/07 20:52:17    306s] =============================================================================================
[04/07 20:52:17    306s]  Final TAT Report for ccopt_design
[04/07 20:52:17    306s] =============================================================================================
[04/07 20:52:17    306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:17    306s] ---------------------------------------------------------------------------------------------
[04/07 20:52:17    306s] [ WnsOpt                 ]      2   0:00:16.3  (  15.0 % )     0:00:17.1 /  0:00:17.1    1.0
[04/07 20:52:17    306s] [ TnsOpt                 ]      4   0:00:29.3  (  26.9 % )     0:00:30.1 /  0:00:30.1    1.0
[04/07 20:52:17    306s] [ DrvOpt                 ]      2   0:00:07.6  (   7.0 % )     0:00:08.3 /  0:00:08.3    1.0
[04/07 20:52:17    306s] [ AreaOpt                ]      1   0:00:01.5  (   1.3 % )     0:00:02.1 /  0:00:02.2    1.0
[04/07 20:52:17    306s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:52:17    306s] [ IncrReplace            ]      1   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[04/07 20:52:17    306s] [ RefinePlace            ]      4   0:00:03.0  (   2.7 % )     0:00:03.0 /  0:00:03.0    1.0
[04/07 20:52:17    306s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:52:17    306s] [ FullDelayCalc          ]      2   0:00:01.1  (   1.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:52:17    306s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.6 % )     0:00:03.1 /  0:00:01.4    0.4
[04/07 20:52:17    306s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[04/07 20:52:17    306s] [ DrvReport              ]      2   0:00:01.8  (   1.6 % )     0:00:01.8 /  0:00:00.1    0.1
[04/07 20:52:17    306s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[04/07 20:52:17    306s] [ MISC                   ]          0:00:46.2  (  42.4 % )     0:00:46.2 /  0:00:46.2    1.0
[04/07 20:52:17    306s] ---------------------------------------------------------------------------------------------
[04/07 20:52:17    306s]  ccopt_design TOTAL                 0:01:49.0  ( 100.0 % )     0:01:49.0 /  0:01:47.4    1.0
[04/07 20:52:17    306s] ---------------------------------------------------------------------------------------------
[04/07 20:52:17    306s] 
[04/07 20:52:17    306s] #% End ccopt_design (date=04/07 20:52:17, total cpu=0:01:47, real=0:01:49, peak res=1720.5M, current mem=1536.4M)
[04/07 20:52:17    306s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/07 20:52:17    306s] Deleting AAE DB due to SOCV option changes -------------------------------
[04/07 20:52:17    306s] <CMD> setAnalysisMode -cppr both
[04/07 20:52:17    306s] <CMD> optDesign -postCTS -hold
[04/07 20:52:17    306s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1479.0M, totSessionCpu=0:05:07 **
[04/07 20:52:17    306s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/07 20:52:17    306s] GigaOpt running with 1 threads.
[04/07 20:52:17    306s] Info: 1 threads available for lower-level modules during optimization.
[04/07 20:52:17    306s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:17    306s] Summary for sequential cells identification: 
[04/07 20:52:17    306s]   Identified SBFF number: 138
[04/07 20:52:17    306s]   Identified MBFF number: 0
[04/07 20:52:17    306s]   Identified SB Latch number: 0
[04/07 20:52:17    306s]   Identified MB Latch number: 0
[04/07 20:52:17    306s]   Not identified SBFF number: 180
[04/07 20:52:17    306s]   Not identified MBFF number: 0
[04/07 20:52:17    306s]   Not identified SB Latch number: 0
[04/07 20:52:17    306s]   Not identified MB Latch number: 0
[04/07 20:52:17    306s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:17    306s]  Visiting view : func_max_scenario
[04/07 20:52:17    306s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:17    306s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:17    306s]  Visiting view : func_min_scenario
[04/07 20:52:17    306s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:17    306s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:17    306s]  Setting StdDelay to 16.10
[04/07 20:52:17    306s] Creating Cell Server, finished. 
[04/07 20:52:17    306s] 
[04/07 20:52:17    306s] Need call spDPlaceInit before registerPrioInstLoc.
[04/07 20:52:17    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:1851.2M
[04/07 20:52:17    306s] z: 2, totalTracks: 1
[04/07 20:52:17    306s] z: 4, totalTracks: 1
[04/07 20:52:17    306s] z: 6, totalTracks: 1
[04/07 20:52:17    306s] z: 8, totalTracks: 1
[04/07 20:52:17    306s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:52:17    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1851.2M
[04/07 20:52:17    306s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1851.2M
[04/07 20:52:17    306s] Core basic site is unit
[04/07 20:52:17    307s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:52:17    307s] SiteArray: use 5,865,472 bytes
[04/07 20:52:17    307s] SiteArray: current memory after site array memory allocation 1856.8M
[04/07 20:52:17    307s] SiteArray: FP blocked sites are writable
[04/07 20:52:17    307s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:52:17    307s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1856.8M
[04/07 20:52:17    307s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:52:17    307s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.120, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.360, REAL:0.355, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF:     Starting CMU at level 3, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.370, REAL:0.374, MEM:1856.8M
[04/07 20:52:17    307s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1856.8MB).
[04/07 20:52:17    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.400, REAL:0.410, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1856.8M
[04/07 20:52:17    307s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.025, MEM:1856.8M
[04/07 20:52:17    307s] 
[04/07 20:52:17    307s] Creating Lib Analyzer ...
[04/07 20:52:17    307s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:52:17    307s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:52:17    307s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:52:17    307s] 
[04/07 20:52:19    308s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=1860.8M
[04/07 20:52:19    308s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=1860.8M
[04/07 20:52:19    308s] Creating Lib Analyzer, finished. 
[04/07 20:52:19    308s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1522.0M, totSessionCpu=0:05:09 **
[04/07 20:52:19    308s] *** optDesign -postCTS ***
[04/07 20:52:19    308s] DRC Margin: user margin 0.0
[04/07 20:52:19    308s] Hold Target Slack: user slack 0
[04/07 20:52:19    308s] Setup Target Slack: user slack 0;
[04/07 20:52:19    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1860.8M
[04/07 20:52:19    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.205, MEM:1860.8M
[04/07 20:52:19    309s] Deleting Cell Server ...
[04/07 20:52:19    309s] Deleting Lib Analyzer.
[04/07 20:52:19    309s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:52:19    309s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:19    309s] Summary for sequential cells identification: 
[04/07 20:52:19    309s]   Identified SBFF number: 138
[04/07 20:52:19    309s]   Identified MBFF number: 0
[04/07 20:52:19    309s]   Identified SB Latch number: 0
[04/07 20:52:19    309s]   Identified MB Latch number: 0
[04/07 20:52:19    309s]   Not identified SBFF number: 180
[04/07 20:52:19    309s]   Not identified MBFF number: 0
[04/07 20:52:19    309s]   Not identified SB Latch number: 0
[04/07 20:52:19    309s]   Not identified MB Latch number: 0
[04/07 20:52:19    309s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:19    309s]  Visiting view : func_max_scenario
[04/07 20:52:19    309s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:19    309s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:19    309s]  Visiting view : func_min_scenario
[04/07 20:52:19    309s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:19    309s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:19    309s]  Setting StdDelay to 16.10
[04/07 20:52:19    309s] Creating Cell Server, finished. 
[04/07 20:52:19    309s] 
[04/07 20:52:19    309s] Deleting Cell Server ...
[04/07 20:52:19    309s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1860.8M
[04/07 20:52:19    309s] All LLGs are deleted
[04/07 20:52:19    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1860.8M
[04/07 20:52:19    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1855.2M
[04/07 20:52:19    309s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1855.2M
[04/07 20:52:19    309s] Start to check current routing status for nets...
[04/07 20:52:19    309s] All nets are already routed correctly.
[04/07 20:52:19    309s] End to check current routing status for nets (mem=1855.2M)
[04/07 20:52:19    309s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:52:19    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:09 mem=1855.2M
[04/07 20:52:19    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.2M
[04/07 20:52:19    309s] z: 2, totalTracks: 1
[04/07 20:52:19    309s] z: 4, totalTracks: 1
[04/07 20:52:19    309s] z: 6, totalTracks: 1
[04/07 20:52:19    309s] z: 8, totalTracks: 1
[04/07 20:52:19    309s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:52:19    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.2M
[04/07 20:52:19    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1855.2M
[04/07 20:52:19    309s] Core basic site is unit
[04/07 20:52:19    309s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:52:19    309s] SiteArray: use 5,865,472 bytes
[04/07 20:52:19    309s] SiteArray: current memory after site array memory allocation 1860.8M
[04/07 20:52:19    309s] SiteArray: FP blocked sites are writable
[04/07 20:52:19    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:52:19    309s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1860.8M
[04/07 20:52:19    309s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:52:19    309s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.120, REAL:0.116, MEM:1860.8M
[04/07 20:52:19    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.350, REAL:0.342, MEM:1860.8M
[04/07 20:52:19    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.360, REAL:0.355, MEM:1860.8M
[04/07 20:52:19    309s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1860.8MB).
[04/07 20:52:19    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.380, REAL:0.375, MEM:1860.8M
[04/07 20:52:19    309s] TotalInstCnt at PhyDesignMc Initialization: 426
[04/07 20:52:19    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:09 mem=1860.8M
[04/07 20:52:19    309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1860.8M
[04/07 20:52:19    309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1860.8M
[04/07 20:52:19    309s] TotalInstCnt at PhyDesignMc Destruction: 426
[04/07 20:52:19    309s] GigaOpt Hold Optimizer is used
[04/07 20:52:20    309s] AAE DB initialization (MEM=1879.88 CPU=0:00:00.4 REAL=0:00:01.0) 
[04/07 20:52:20    310s] Start AAE Lib Loading. (MEM=1879.88)
[04/07 20:52:21    310s] End AAE Lib Loading. (MEM=1918.04 CPU=0:00:00.3 Real=0:00:01.0)
[04/07 20:52:21    310s] End AAE Lib Interpolated Model. (MEM=1918.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:21    310s] 
[04/07 20:52:21    310s] Creating Lib Analyzer ...
[04/07 20:52:21    310s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:21    310s] Summary for sequential cells identification: 
[04/07 20:52:21    310s]   Identified SBFF number: 138
[04/07 20:52:21    310s]   Identified MBFF number: 0
[04/07 20:52:21    310s]   Identified SB Latch number: 0
[04/07 20:52:21    310s]   Identified MB Latch number: 0
[04/07 20:52:21    310s]   Not identified SBFF number: 180
[04/07 20:52:21    310s]   Not identified MBFF number: 0
[04/07 20:52:21    310s]   Not identified SB Latch number: 0
[04/07 20:52:21    310s]   Not identified MB Latch number: 0
[04/07 20:52:21    310s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:21    310s]  Visiting view : func_max_scenario
[04/07 20:52:21    310s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:21    310s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:21    310s]  Visiting view : func_min_scenario
[04/07 20:52:21    310s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:21    310s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:21    310s]  Setting StdDelay to 16.10
[04/07 20:52:21    310s] Creating Cell Server, finished. 
[04/07 20:52:21    310s] 
[04/07 20:52:21    310s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:52:21    310s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:52:21    310s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:52:21    310s] 
[04/07 20:52:22    311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:12 mem=1918.0M
[04/07 20:52:22    311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:12 mem=1918.0M
[04/07 20:52:22    311s] Creating Lib Analyzer, finished. 
[04/07 20:52:22    311s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:12 mem=1918.0M ***
[04/07 20:52:22    311s] End AAE Lib Interpolated Model. (MEM=1918.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:22    311s] **INFO: Starting Blocking QThread with 1 CPU
[04/07 20:52:22    311s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/07 20:52:22    311s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[04/07 20:52:22    311s] Starting delay calculation for Hold views
[04/07 20:52:22    311s] #################################################################################
[04/07 20:52:22    311s] # Design Stage: PreRoute
[04/07 20:52:22    311s] # Design Name: fifo1_sram
[04/07 20:52:22    311s] # Design Mode: 28nm
[04/07 20:52:22    311s] # Analysis Mode: MMMC OCV 
[04/07 20:52:22    311s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:22    311s] # Signoff Settings: SI Off 
[04/07 20:52:22    311s] #################################################################################
[04/07 20:52:22    311s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:52:22    311s] Calculate late delays in OCV mode...
[04/07 20:52:22    311s] Calculate early delays in OCV mode...
[04/07 20:52:22    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/07 20:52:22    311s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/07 20:52:22    311s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:52:22    311s] End AAE Lib Interpolated Model. (MEM=17.7656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:22    311s] First Iteration Infinite Tw... 
[04/07 20:52:22    311s] Total number of fetched objects 646
[04/07 20:52:22    311s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:22    311s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
[04/07 20:52:22    311s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[04/07 20:52:22    311s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
[04/07 20:52:22    311s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
[04/07 20:52:22    311s] 
[04/07 20:52:22    311s] Active hold views:
[04/07 20:52:22    311s]  func_min_scenario
[04/07 20:52:22    311s]   Dominating endpoints: 0
[04/07 20:52:22    311s]   Dominating TNS: -0.000
[04/07 20:52:22    311s] 
[04/07 20:52:22    311s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[04/07 20:52:22    311s] Done building hold timer [1291 node(s), 1727 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
[04/07 20:52:22    311s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), mem = 0.0M
[04/07 20:52:22    311s] 
[04/07 20:52:22    311s] =============================================================================================
[04/07 20:52:22    311s]  Step TAT Report for QThreadWorker #1
[04/07 20:52:22    311s] =============================================================================================
[04/07 20:52:22    311s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:22    311s] ---------------------------------------------------------------------------------------------
[04/07 20:52:22    311s] [ ViewPruning            ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[04/07 20:52:22    311s] [ TimingUpdate           ]      2   0:00:00.0  (   3.8 % )     0:00:00.7 /  0:00:00.7    0.9
[04/07 20:52:22    311s] [ FullDelayCalc          ]      1   0:00:00.7  (  66.2 % )     0:00:00.7 /  0:00:00.7    0.9
[04/07 20:52:22    311s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:22    311s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/07 20:52:22    311s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[04/07 20:52:22    311s] [ HoldTimerViewData      ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[04/07 20:52:22    311s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:22    311s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:22    311s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:22    311s] [ MISC                   ]          0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.2    0.9
[04/07 20:52:22    311s] ---------------------------------------------------------------------------------------------
[04/07 20:52:22    311s]  QThreadWorker #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[04/07 20:52:22    311s] ---------------------------------------------------------------------------------------------
[04/07 20:52:22    311s] 
[04/07 20:52:23    311s]  
_______________________________________________________________________
[04/07 20:52:23    311s] Starting delay calculation for Setup views
[04/07 20:52:23    311s] #################################################################################
[04/07 20:52:23    311s] # Design Stage: PreRoute
[04/07 20:52:23    311s] # Design Name: fifo1_sram
[04/07 20:52:23    311s] # Design Mode: 28nm
[04/07 20:52:23    311s] # Analysis Mode: MMMC OCV 
[04/07 20:52:23    311s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:23    311s] # Signoff Settings: SI Off 
[04/07 20:52:23    311s] #################################################################################
[04/07 20:52:23    311s] Calculate early delays in OCV mode...
[04/07 20:52:23    311s] Calculate late delays in OCV mode...
[04/07 20:52:23    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 1916.0M, InitMEM = 1916.0M)
[04/07 20:52:23    311s] Start delay calculation (fullDC) (1 T). (MEM=1916.04)
[04/07 20:52:23    312s] End AAE Lib Interpolated Model. (MEM=1935.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:23    312s] First Iteration Infinite Tw... 
[04/07 20:52:24    312s] Total number of fetched objects 646
[04/07 20:52:24    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:24    312s] End delay calculation. (MEM=1991.46 CPU=0:00:00.3 REAL=0:00:01.0)
[04/07 20:52:24    312s] End delay calculation (fullDC). (MEM=1945.3 CPU=0:00:00.6 REAL=0:00:01.0)
[04/07 20:52:24    312s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1945.3M) ***
[04/07 20:52:24    312s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:13 mem=1945.3M)
[04/07 20:52:24    312s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:05:13 mem=1945.3M ***
[04/07 20:52:24    312s] *info: category slack lower bound [L -1295.5] INPUTS OUTPUTS in2out in2reg reg2out default
[04/07 20:52:24    312s] *info: category slack lower bound [H 0.0] reg2reg 
[04/07 20:52:24    312s] --------------------------------------------------- 
[04/07 20:52:24    312s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/07 20:52:24    312s] --------------------------------------------------- 
[04/07 20:52:24    312s]          WNS    reg2regWNS
[04/07 20:52:24    312s]    -1.296 ns      0.009 ns
[04/07 20:52:24    312s] --------------------------------------------------- 
[04/07 20:52:24    312s] Restoring Auto Hold Views:  func_min_scenario
[04/07 20:52:24    312s] Restoring Active Hold Views:  func_min_scenario 
[04/07 20:52:24    312s] Restoring Hold Target Slack: 0
[04/07 20:52:24    312s] Deleting Cell Server ...
[04/07 20:52:24    312s] Deleting Lib Analyzer.
[04/07 20:52:24    312s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:52:24    312s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:24    312s] Summary for sequential cells identification: 
[04/07 20:52:24    312s]   Identified SBFF number: 138
[04/07 20:52:24    312s]   Identified MBFF number: 0
[04/07 20:52:24    312s]   Identified SB Latch number: 0
[04/07 20:52:24    312s]   Identified MB Latch number: 0
[04/07 20:52:24    312s]   Not identified SBFF number: 180
[04/07 20:52:24    312s]   Not identified MBFF number: 0
[04/07 20:52:24    312s]   Not identified SB Latch number: 0
[04/07 20:52:24    312s]   Not identified MB Latch number: 0
[04/07 20:52:24    312s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:24    312s]  Visiting view : func_max_scenario
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:24    312s]  Visiting view : func_min_scenario
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:24    312s]  Setting StdDelay to 16.10
[04/07 20:52:24    312s] Creating Cell Server, finished. 
[04/07 20:52:24    312s] 
[04/07 20:52:24    312s] Deleting Cell Server ...
[04/07 20:52:24    312s] 
[04/07 20:52:24    312s] Creating Lib Analyzer ...
[04/07 20:52:24    312s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:24    312s] Summary for sequential cells identification: 
[04/07 20:52:24    312s]   Identified SBFF number: 138
[04/07 20:52:24    312s]   Identified MBFF number: 0
[04/07 20:52:24    312s]   Identified SB Latch number: 0
[04/07 20:52:24    312s]   Identified MB Latch number: 0
[04/07 20:52:24    312s]   Not identified SBFF number: 180
[04/07 20:52:24    312s]   Not identified MBFF number: 0
[04/07 20:52:24    312s]   Not identified SB Latch number: 0
[04/07 20:52:24    312s]   Not identified MB Latch number: 0
[04/07 20:52:24    312s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:24    312s]  Visiting view : func_max_scenario
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:24    312s]  Visiting view : func_min_scenario
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:24    312s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:24    312s]  Setting StdDelay to 16.10
[04/07 20:52:24    312s] Creating Cell Server, finished. 
[04/07 20:52:24    312s] 
[04/07 20:52:24    313s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:52:24    313s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:52:24    313s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:52:24    313s] 
[04/07 20:52:25    314s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:14 mem=1945.3M
[04/07 20:52:25    314s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:14 mem=1945.3M
[04/07 20:52:25    314s] Creating Lib Analyzer, finished. 
[04/07 20:52:25    314s] 
[04/07 20:52:25    314s] *Info: minBufDelay = 48.1 ps, libStdDelay = 16.1 ps, minBufSize = 2033152 (8.0)
[04/07 20:52:25    314s] *Info: worst delay setup view: func_max_scenario
[04/07 20:52:25    314s] Footprint list for hold buffering (delay unit: ps)
[04/07 20:52:25    314s] =================================================================
[04/07 20:52:25    314s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/07 20:52:25    314s] ------------------------------------------------------------------
[04/07 20:52:25    314s] *Info:       12.3       3.91    8.0  36.00 NBUFFX2_LVT (A,Y)
[04/07 20:52:25    314s] *Info:       17.2       4.63    8.0  51.59 NBUFFX2_RVT (A,Y)
[04/07 20:52:25    314s] *Info:       23.3      15.51    8.0 193.38 NBUFFX2_HVT (A,Y)
[04/07 20:52:25    314s] *Info:       14.7       4.24   10.0  21.46 NBUFFX4_LVT (A,Y)
[04/07 20:52:25    314s] *Info:       16.7       5.02   10.0  26.46 NBUFFX4_RVT (A,Y)
[04/07 20:52:25    314s] *Info:       20.9       6.78   10.0  38.73 NBUFFX4_HVT (A,Y)
[04/07 20:52:25    314s] *Info:       14.6       4.03   15.0  10.60 NBUFFX8_LVT (A,Y)
[04/07 20:52:25    314s] *Info:       16.7       4.72   15.0  13.04 NBUFFX8_RVT (A,Y)
[04/07 20:52:25    314s] *Info:       20.8       6.15   15.0  19.12 NBUFFX8_HVT (A,Y)
[04/07 20:52:25    314s] *Info:       15.4       4.03   24.0   5.87 NBUFFX16_LVT (A,Y)
[04/07 20:52:25    314s] *Info:       17.4       4.79   24.0   7.27 NBUFFX16_RVT (A,Y)
[04/07 20:52:25    314s] *Info:       21.8       6.38   24.0  10.64 NBUFFX16_HVT (A,Y)
[04/07 20:52:25    314s] *Info:       16.6       3.98   42.0   3.04 NBUFFX32_LVT (A,Y)
[04/07 20:52:25    314s] *Info:       18.8       4.72   42.0   3.77 NBUFFX32_RVT (A,Y)
[04/07 20:52:25    314s] *Info:       23.7       6.28   42.0   5.53 NBUFFX32_HVT (A,Y)
[04/07 20:52:25    314s] =================================================================
[04/07 20:52:25    314s] Hold Timer stdDelay = 16.1ps
[04/07 20:52:25    314s]  Visiting view : func_min_scenario
[04/07 20:52:25    314s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:25    314s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:26    314s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.3M
[04/07 20:52:26    314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.214, MEM:1945.3M
[04/07 20:52:26    314s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.050  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.396 |  0.000  | -0.061  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   15    |    0    |    5    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.080  | -0.011  | -0.080  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -3.227  | -0.038  | -3.189  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   76    |    8    |   68    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.572%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1507.4M, totSessionCpu=0:05:14 **
[04/07 20:52:26    314s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:14.5/0:05:57.2 (0.9), mem = 1900.3M
[04/07 20:52:26    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.22
[04/07 20:52:26    314s] ### Creating LA Mngr. totSessionCpu=0:05:15 mem=2055.0M
[04/07 20:52:26    314s] ### Creating LA Mngr, finished. totSessionCpu=0:05:15 mem=2055.0M
[04/07 20:52:26    314s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[04/07 20:52:26    314s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[04/07 20:52:26    314s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[04/07 20:52:26    314s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[04/07 20:52:26    314s] *info: Run optDesign holdfix with 1 thread.
[04/07 20:52:26    314s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:52:26    314s] Info: 25 io nets excluded
[04/07 20:52:26    314s] Info: 6 nets with fixed/cover wires excluded.
[04/07 20:52:26    314s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:52:26    314s] --------------------------------------------------- 
[04/07 20:52:26    314s]    Hold Timing Summary  - Initial 
[04/07 20:52:26    314s] --------------------------------------------------- 
[04/07 20:52:26    314s]  Target slack:       0.0000 ns
[04/07 20:52:26    314s]  View: func_min_scenario 
[04/07 20:52:26    314s]    WNS:      -0.0802
[04/07 20:52:26    314s]    TNS:      -3.2272
[04/07 20:52:26    314s]    VP :           76
[04/07 20:52:26    314s]    Worst hold path end point: wdata_reg_0_/RSTB 
[04/07 20:52:26    314s] --------------------------------------------------- 
[04/07 20:52:26    314s] Info: Done creating the CCOpt slew target map.
[04/07 20:52:26    314s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:52:26    314s] ### Creating PhyDesignMc. totSessionCpu=0:05:15 mem=2074.1M
[04/07 20:52:26    314s] OPERPROF: Starting DPlace-Init at level 1, MEM:2074.1M
[04/07 20:52:26    314s] z: 2, totalTracks: 1
[04/07 20:52:26    314s] z: 4, totalTracks: 1
[04/07 20:52:26    314s] z: 6, totalTracks: 1
[04/07 20:52:26    314s] z: 8, totalTracks: 1
[04/07 20:52:26    314s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:52:26    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.1M
[04/07 20:52:27    315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.251, MEM:2074.1M
[04/07 20:52:27    315s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2074.1MB).
[04/07 20:52:27    315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.267, MEM:2074.1M
[04/07 20:52:27    315s] TotalInstCnt at PhyDesignMc Initialization: 426
[04/07 20:52:27    315s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:15 mem=2074.1M
[04/07 20:52:27    315s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2074.1M
[04/07 20:52:27    315s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2074.1M
[04/07 20:52:27    315s] 
[04/07 20:52:27    315s] *** Starting Core Fixing (fixHold) cpu=0:00:03.5 real=0:00:05.0 totSessionCpu=0:05:15 mem=2074.1M density=0.572% ***
[04/07 20:52:27    315s] Optimizer Target Slack 0.000 StdDelay is 0.016  
[04/07 20:52:27    315s] ### Creating RouteCongInterface, started
[04/07 20:52:27    315s] 
[04/07 20:52:27    315s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/07 20:52:27    315s] 
[04/07 20:52:27    315s] #optDebug: {0, 1.200}
[04/07 20:52:27    315s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.050  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.396 |  0.000  | -0.061  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   15    |    0    |    5    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.572%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[04/07 20:52:27    315s] *info: Hold Batch Commit is enabled
[04/07 20:52:27    315s] *info: Levelized Batch Commit is enabled
[04/07 20:52:27    315s] 
[04/07 20:52:27    315s] Phase I ......
[04/07 20:52:27    315s] Executing transform: ECO Safe Resize
[04/07 20:52:27    315s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:27    315s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[04/07 20:52:27    315s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:27    315s] Worst hold path end point:
[04/07 20:52:27    315s]   wdata_reg_0_/RSTB
[04/07 20:52:27    315s]     net: io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:27    315s] |   0|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2074.1M|
[04/07 20:52:27    315s] Worst hold path end point:
[04/07 20:52:27    315s]   wdata_reg_0_/RSTB
[04/07 20:52:27    315s]     net: io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:27    315s] |   1|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2074.1M|
[04/07 20:52:27    315s] 
[04/07 20:52:27    315s] Capturing REF for hold ...
[04/07 20:52:27    315s]    Hold Timing Snapshot: (REF)
[04/07 20:52:27    315s]              All PG WNS: -0.080
[04/07 20:52:27    315s]              All PG TNS: -3.227
[04/07 20:52:27    315s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:27    315s] Executing transform: AddBuffer + LegalResize
[04/07 20:52:27    315s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:27    315s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[04/07 20:52:27    315s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:27    315s] Worst hold path end point:
[04/07 20:52:27    315s]   wdata_reg_0_/RSTB
[04/07 20:52:27    315s]     net: io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:27    315s] |   0|  -0.080|    -3.23|      76|          0|       0(     0)|     0.57%|   0:00:00.0|  2074.1M|
[04/07 20:52:27    315s] Worst hold path end point:
[04/07 20:52:27    315s]   wdata_reg_0_/RSTB
[04/07 20:52:27    315s]     net: FE_PHN215_io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:27    315s] |   1|  -0.035|    -1.04|      53|          5|       1(     0)|     0.58%|   0:00:00.0|  2082.1M|
[04/07 20:52:27    316s] Worst hold path end point:
[04/07 20:52:27    316s]   wdata_reg_1_/RSTB
[04/07 20:52:27    316s]     net: FE_PHN220_io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:27    316s] |   2|  -0.013|    -0.17|      52|          2|       0(     0)|     0.58%|   0:00:00.0|  2082.1M|
[04/07 20:52:28    316s] Worst hold path end point:
[04/07 20:52:28    316s]   wdata_reg_1_/RSTB
[04/07 20:52:28    316s]     net: FE_PHN220_io_b_wrst_n_net (nrTerm=53)
[04/07 20:52:28    316s] |   3|  -0.004|    -0.01|       3|          0|       1(     0)|     0.58%|   0:00:01.0|  2082.1M|
[04/07 20:52:28    316s] Worst hold path end point:
[04/07 20:52:28    316s]   wptr_full/wptr_reg_7_/RSTB
[04/07 20:52:28    316s]     net: FE_PHN222_io_b_wrst_n_net (nrTerm=4)
[04/07 20:52:28    316s] |   4|  -0.002|    -0.00|       1|          1|       0(     0)|     0.59%|   0:00:00.0|  2082.1M|
[04/07 20:52:28    316s] Worst hold path end point:
[04/07 20:52:28    316s]   wdata_reg_0_/RSTB
[04/07 20:52:28    316s]     net: FE_PHN220_io_b_wrst_n_net (nrTerm=51)
[04/07 20:52:28    316s] |   5|   0.002|     0.00|       0|          1|       0(     0)|     0.59%|   0:00:00.0|  2082.1M|
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] Capturing REF for hold ...
[04/07 20:52:28    316s]    Hold Timing Snapshot: (REF)
[04/07 20:52:28    316s]              All PG WNS: 0.002
[04/07 20:52:28    316s]              All PG TNS: 0.000
[04/07 20:52:28    316s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] *info:    Total 9 cells added for Phase I
[04/07 20:52:28    316s] *info:    Total 2 instances resized for Phase I
[04/07 20:52:28    316s] *info:        in which 0 FF resizing 
[04/07 20:52:28    316s] --------------------------------------------------- 
[04/07 20:52:28    316s]    Hold Timing Summary  - Phase I 
[04/07 20:52:28    316s] --------------------------------------------------- 
[04/07 20:52:28    316s]  Target slack:       0.0000 ns
[04/07 20:52:28    316s]  View: func_min_scenario 
[04/07 20:52:28    316s]    WNS:       0.0017
[04/07 20:52:28    316s]    TNS:       0.0000
[04/07 20:52:28    316s]    VP :            0
[04/07 20:52:28    316s]    Worst hold path end point: wdata_reg_0_/RSTB 
[04/07 20:52:28    316s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.029  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.364 |  0.000  | -0.029  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.587%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] *** Finished Core Fixing (fixHold) cpu=0:00:04.7 real=0:00:06.0 totSessionCpu=0:05:17 mem=2082.1M density=0.587% ***
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] *info:
[04/07 20:52:28    316s] *info: Added a total of 9 cells to fix/reduce hold violation
[04/07 20:52:28    316s] *info:          in which 2 termBuffering
[04/07 20:52:28    316s] *info:          in which 0 dummyBuffering
[04/07 20:52:28    316s] *info:
[04/07 20:52:28    316s] *info: Summary: 
[04/07 20:52:28    316s] *info:            3 cells of type 'NBUFFX2_LVT' (8.0, 	35.997) used
[04/07 20:52:28    316s] *info:            1 cell  of type 'NBUFFX32_HVT' (42.0, 	5.533) used
[04/07 20:52:28    316s] *info:            1 cell  of type 'NBUFFX32_RVT' (42.0, 	3.771) used
[04/07 20:52:28    316s] *info:            4 cells of type 'NBUFFX8_LVT' (15.0, 	10.598) used
[04/07 20:52:28    316s] *info:
[04/07 20:52:28    316s] *info: Total 2 instances resized
[04/07 20:52:28    316s] *info:       in which 0 FF resizing
[04/07 20:52:28    316s] *info:
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.201, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.221, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.221, MEM:2098.1M
[04/07 20:52:28    316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.16
[04/07 20:52:28    316s] OPERPROF: Starting RefinePlace at level 1, MEM:2098.1M
[04/07 20:52:28    316s] *** Starting refinePlace (0:05:17 mem=2098.1M) ***
[04/07 20:52:28    316s] Total net bbox length = 3.928e+04 (1.558e+04 2.370e+04) (ext = 7.127e+03)
[04/07 20:52:28    316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:28    316s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:2098.1M
[04/07 20:52:28    316s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:52:28    316s] Type 'man IMPSP-5140' for more detail.
[04/07 20:52:28    316s] **WARN: (IMPSP-315):	Found 179 instances insts with no PG Term connections.
[04/07 20:52:28    316s] Type 'man IMPSP-315' for more detail.
[04/07 20:52:28    316s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.003, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2098.1M
[04/07 20:52:28    316s] Starting refinePlace ...
[04/07 20:52:28    316s]   Spread Effort: high, standalone mode, useDDP on.
[04/07 20:52:28    316s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2098.1MB) @(0:05:17 - 0:05:17).
[04/07 20:52:28    316s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:28    316s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:52:28    316s] 
[04/07 20:52:28    316s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:52:28    316s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:28    316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2098.1MB) @(0:05:17 - 0:05:17).
[04/07 20:52:28    316s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:52:28    316s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2098.1MB
[04/07 20:52:28    316s] Statistics of distance of Instance movement in refine placement:
[04/07 20:52:28    316s]   maximum (X+Y) =         0.00 um
[04/07 20:52:28    316s]   mean    (X+Y) =         0.00 um
[04/07 20:52:28    316s] Summary Report:
[04/07 20:52:28    316s] Instances move: 0 (out of 432 movable)
[04/07 20:52:28    316s] Instances flipped: 0
[04/07 20:52:28    316s] Mean displacement: 0.00 um
[04/07 20:52:28    316s] Max displacement: 0.00 um 
[04/07 20:52:28    316s] Total instances moved : 0
[04/07 20:52:28    316s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.059, MEM:2098.1M
[04/07 20:52:28    316s] Total net bbox length = 3.928e+04 (1.558e+04 2.370e+04) (ext = 7.127e+03)
[04/07 20:52:28    316s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2098.1MB
[04/07 20:52:28    316s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2098.1MB) @(0:05:17 - 0:05:17).
[04/07 20:52:28    316s] *** Finished refinePlace (0:05:17 mem=2098.1M) ***
[04/07 20:52:28    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.16
[04/07 20:52:28    316s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.085, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2098.1M
[04/07 20:52:28    316s] *** maximum move = 0.00 um ***
[04/07 20:52:28    316s] *** Finished re-routing un-routed nets (2098.1M) ***
[04/07 20:52:28    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.1M
[04/07 20:52:28    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.1M
[04/07 20:52:29    317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.254, MEM:2098.1M
[04/07 20:52:29    317s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2098.1M
[04/07 20:52:29    317s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2098.1M
[04/07 20:52:29    317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:2098.1M
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2098.1M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.029  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.364 |  0.000  | -0.029  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.587%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
[04/07 20:52:29    317s] *** Finish Post CTS Hold Fixing (cpu=0:00:05.5 real=0:00:07.0 totSessionCpu=0:05:17 mem=2098.1M density=0.587%) ***
[04/07 20:52:29    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.22
[04/07 20:52:29    317s] *** HoldOpt [finish] : cpu/real = 0:00:02.8/0:00:02.7 (1.0), totSession cpu/real = 0:05:17.3/0:05:59.9 (0.9), mem = 2063.0M
[04/07 20:52:29    317s] **INFO: total 10 insts, 0 nets marked don't touch
[04/07 20:52:29    317s] **INFO: total 10 insts, 0 nets marked don't touch DB property
[04/07 20:52:29    317s] **INFO: total 10 insts, 0 nets unmarked don't touch

[04/07 20:52:29    317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2063.0M
[04/07 20:52:29    317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2063.0M
[04/07 20:52:29    317s] TotalInstCnt at PhyDesignMc Destruction: 435
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] =============================================================================================
[04/07 20:52:29    317s]  Step TAT Report for HoldOpt #1
[04/07 20:52:29    317s] =============================================================================================
[04/07 20:52:29    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:29    317s] ---------------------------------------------------------------------------------------------
[04/07 20:52:29    317s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ RefinePlace            ]      1   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:52:29    317s] [ TimingUpdate           ]      5   0:00:00.1  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/07 20:52:29    317s] [ FullDelayCalc          ]      1   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:52:29    317s] [ QThreadMaster          ]      1   0:00:01.4  (  15.7 % )     0:00:01.4 /  0:00:00.1    0.0
[04/07 20:52:29    317s] [ OptSummaryReport       ]      4   0:00:00.3  (   3.7 % )     0:00:00.5 /  0:00:00.5    0.9
[04/07 20:52:29    317s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:29    317s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:29    317s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:29    317s] [ CellServerInit         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:52:29    317s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  25.5 % )     0:00:02.3 /  0:00:02.3    1.0
[04/07 20:52:29    317s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:52:29    317s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:29    317s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:52:29    317s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.1
[04/07 20:52:29    317s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ OptEval                ]      6   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.1
[04/07 20:52:29    317s] [ OptCommit              ]      6   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.0
[04/07 20:52:29    317s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:52:29    317s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:52:29    317s] [ IncrDelayCalc          ]     26   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[04/07 20:52:29    317s] [ HoldTimerCalcSummary   ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldReEval             ]      5   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:52:29    317s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:29    317s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[04/07 20:52:29    317s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[04/07 20:52:29    317s] [ HoldCollectNode        ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:29    317s] [ HoldSortNodeList       ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldBottleneckCount    ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:52:29    317s] [ HoldCacheNodeWeight    ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldBuildSlackGraph    ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ HoldDBCommit           ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[04/07 20:52:29    317s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:29    317s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:29    317s] [ ReportAnalysisSummary  ]      8   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:29    317s] [ MISC                   ]          0:00:01.5  (  16.7 % )     0:00:01.5 /  0:00:01.6    1.0
[04/07 20:52:29    317s] ---------------------------------------------------------------------------------------------
[04/07 20:52:29    317s]  HoldOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:07.8    0.9
[04/07 20:52:29    317s] ---------------------------------------------------------------------------------------------
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1977.0M
[04/07 20:52:29    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.240, MEM:1977.0M
[04/07 20:52:29    317s] *** Steiner Routed Nets: 9.504%; Threshold: 100; Threshold for Hold: 100
[04/07 20:52:29    317s] ### Creating LA Mngr. totSessionCpu=0:05:18 mem=1977.0M
[04/07 20:52:29    317s] ### Creating LA Mngr, finished. totSessionCpu=0:05:18 mem=1977.0M
[04/07 20:52:29    317s] Re-routed 0 nets
[04/07 20:52:29    317s] GigaOpt_HOLD: Recover setup timing after hold fixing
[04/07 20:52:29    317s] Deleting Cell Server ...
[04/07 20:52:29    317s] Deleting Lib Analyzer.
[04/07 20:52:29    317s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:52:29    317s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:29    317s] Summary for sequential cells identification: 
[04/07 20:52:29    317s]   Identified SBFF number: 138
[04/07 20:52:29    317s]   Identified MBFF number: 0
[04/07 20:52:29    317s]   Identified SB Latch number: 0
[04/07 20:52:29    317s]   Identified MB Latch number: 0
[04/07 20:52:29    317s]   Not identified SBFF number: 180
[04/07 20:52:29    317s]   Not identified MBFF number: 0
[04/07 20:52:29    317s]   Not identified SB Latch number: 0
[04/07 20:52:29    317s]   Not identified MB Latch number: 0
[04/07 20:52:29    317s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:29    317s]  Visiting view : func_max_scenario
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:29    317s]  Visiting view : func_min_scenario
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:29    317s]  Setting StdDelay to 16.10
[04/07 20:52:29    317s] Creating Cell Server, finished. 
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] Deleting Cell Server ...
[04/07 20:52:29    317s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:52:29    317s] Summary for sequential cells identification: 
[04/07 20:52:29    317s]   Identified SBFF number: 138
[04/07 20:52:29    317s]   Identified MBFF number: 0
[04/07 20:52:29    317s]   Identified SB Latch number: 0
[04/07 20:52:29    317s]   Identified MB Latch number: 0
[04/07 20:52:29    317s]   Not identified SBFF number: 180
[04/07 20:52:29    317s]   Not identified MBFF number: 0
[04/07 20:52:29    317s]   Not identified SB Latch number: 0
[04/07 20:52:29    317s]   Not identified MB Latch number: 0
[04/07 20:52:29    317s]   Number of sequential cells which are not FFs: 78
[04/07 20:52:29    317s]  Visiting view : func_max_scenario
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:52:29    317s]  Visiting view : func_min_scenario
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:52:29    317s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:52:29    317s]  Setting StdDelay to 16.10
[04/07 20:52:29    317s] Creating Cell Server, finished. 
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] GigaOpt: WNS changes after routing: -0.130 -> -0.130 (bump = 0.0)
[04/07 20:52:29    317s] GigaOpt: WNS bump threshold: 0.00805
[04/07 20:52:29    317s] GigaOpt: Skipping postEco optimization
[04/07 20:52:29    317s] GigaOpt: WNS changes after postEco optimization: -0.130 -> -0.130 (bump = 0.0)
[04/07 20:52:29    317s] GigaOpt: Skipping nonLegal postEco optimization
[04/07 20:52:29    317s] *** Steiner Routed Nets: 9.504%; Threshold: 100; Threshold for Hold: 100
[04/07 20:52:29    317s] ### Creating LA Mngr. totSessionCpu=0:05:18 mem=1977.0M
[04/07 20:52:29    317s] ### Creating LA Mngr, finished. totSessionCpu=0:05:18 mem=1977.0M
[04/07 20:52:29    317s] Re-routed 0 nets
[04/07 20:52:29    317s] GigaOpt: WNS changes after postEco optimization: -0.130 -> -0.130 (bump = 0.0, threshold = 0.00805)
[04/07 20:52:29    317s] GigaOpt: Skipping post-eco TNS optimization
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] Active setup views:
[04/07 20:52:29    317s]  func_max_scenario
[04/07 20:52:29    317s]   Dominating endpoints: 0
[04/07 20:52:29    317s]   Dominating TNS: -0.000
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] (I)       Started Loading and Dumping File ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] (I)       Reading DB...
[04/07 20:52:29    317s] (I)       Read data from FE... (mem=1977.0M)
[04/07 20:52:29    317s] (I)       Read nodes and places... (mem=1977.0M)
[04/07 20:52:29    317s] (I)       Done Read nodes and places (cpu=0.010s, mem=1977.0M)
[04/07 20:52:29    317s] (I)       Read nets... (mem=1977.0M)
[04/07 20:52:29    317s] (I)       Done Read nets (cpu=0.000s, mem=1977.0M)
[04/07 20:52:29    317s] (I)       Done Read data from FE (cpu=0.010s, mem=1977.0M)
[04/07 20:52:29    317s] (I)       before initializing RouteDB syMemory usage = 1977.0 MB
[04/07 20:52:29    317s] (I)       Build term to term wires: false
[04/07 20:52:29    317s] (I)       Honor MSV route constraint: false
[04/07 20:52:29    317s] (I)       Maximum routing layer  : 127
[04/07 20:52:29    317s] (I)       Minimum routing layer  : 2
[04/07 20:52:29    317s] (I)       Supply scale factor H  : 1.00
[04/07 20:52:29    317s] (I)       Supply scale factor V  : 1.00
[04/07 20:52:29    317s] (I)       Tracks used by clock wire: 0
[04/07 20:52:29    317s] (I)       Reverse direction      : 
[04/07 20:52:29    317s] (I)       Honor partition pin guides: true
[04/07 20:52:29    317s] (I)       Route selected nets only: false
[04/07 20:52:29    317s] (I)       Route secondary PG pins: false
[04/07 20:52:29    317s] (I)       Second PG max fanout   : 2147483647
[04/07 20:52:29    317s] (I)       Apply function for special wires: true
[04/07 20:52:29    317s] (I)       Layer by layer blockage reading: true
[04/07 20:52:29    317s] (I)       Offset calculation fix : true
[04/07 20:52:29    317s] (I)       Route stripe layer range: 
[04/07 20:52:29    317s] (I)       Honor partition fences : 
[04/07 20:52:29    317s] (I)       Honor partition pin    : 
[04/07 20:52:29    317s] (I)       Honor partition fences with feedthrough: 
[04/07 20:52:29    317s] (I)       Counted 48197 PG shapes. We will not process PG shapes layer by layer.
[04/07 20:52:29    317s] (I)       Use row-based GCell size
[04/07 20:52:29    317s] (I)       Use row-based GCell align
[04/07 20:52:29    317s] (I)       GCell unit size   : 1672
[04/07 20:52:29    317s] (I)       GCell multiplier  : 1
[04/07 20:52:29    317s] (I)       GCell row height  : 1672
[04/07 20:52:29    317s] (I)       Actual row height : 1672
[04/07 20:52:29    317s] (I)       GCell align ref   : 310032 310032
[04/07 20:52:29    317s] [NR-eGR] Track table information for default rule: 
[04/07 20:52:29    317s] [NR-eGR] M1 has no routable track
[04/07 20:52:29    317s] [NR-eGR] M2 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M3 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M4 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M5 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M6 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M7 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M8 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] M9 has single uniform track structure
[04/07 20:52:29    317s] [NR-eGR] MRDL has single uniform track structure
[04/07 20:52:29    317s] (I)       ===========================================================================
[04/07 20:52:29    317s] (I)       == Report All Rule Vias ==
[04/07 20:52:29    317s] (I)       ===========================================================================
[04/07 20:52:29    317s] (I)        Via Rule : (Default)
[04/07 20:52:29    317s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:52:29    317s] (I)       ---------------------------------------------------------------------------
[04/07 20:52:29    317s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[04/07 20:52:29    317s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[04/07 20:52:29    317s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[04/07 20:52:29    317s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[04/07 20:52:29    317s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[04/07 20:52:29    317s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[04/07 20:52:29    317s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[04/07 20:52:29    317s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[04/07 20:52:29    317s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[04/07 20:52:29    317s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:52:29    317s] (I)       ===========================================================================
[04/07 20:52:29    317s] (I)        Via Rule : CTS_RULE
[04/07 20:52:29    317s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/07 20:52:29    317s] (I)       ---------------------------------------------------------------------------
[04/07 20:52:29    317s] (I)        1    1 : VIA12SQ_C                 253 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[04/07 20:52:29    317s] (I)        2  255 : CTS_RULE_VIA23SQ_C_VH     262 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[04/07 20:52:29    317s] (I)        3  265 : CTS_RULE_VIA34SQ_C_HV     270 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[04/07 20:52:29    317s] (I)        4  272 : CTS_RULE_VIA45SQ_C_VH     275 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[04/07 20:52:29    317s] (I)        5  279 : CTS_RULE_VIA56SQ_C_HV     284 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[04/07 20:52:29    317s] (I)        6  286 : CTS_RULE_VIA67SQ_C_VH     289 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[04/07 20:52:29    317s] (I)        7  293 : CTS_RULE_VIA78SQ_C_HV     298 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[04/07 20:52:29    317s] (I)        8  300 : CTS_RULE_VIA89_C_VH       302 : CTS_RULE_VIA89_C_2x1_VH_E
[04/07 20:52:29    317s] (I)        9   45 : VIA9RDL                   306 : CTS_RULE_VIA9RDL_2x1_HV_E
[04/07 20:52:29    317s] (I)       10    0 : ---                         0 : ---                      
[04/07 20:52:29    317s] (I)       ===========================================================================
[04/07 20:52:29    317s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] [NR-eGR] Read 78474 PG shapes
[04/07 20:52:29    317s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] [NR-eGR] #Routing Blockages  : 0
[04/07 20:52:29    317s] [NR-eGR] #Instance Blockages : 5871
[04/07 20:52:29    317s] [NR-eGR] #PG Blockages       : 78474
[04/07 20:52:29    317s] [NR-eGR] #Bump Blockages     : 0
[04/07 20:52:29    317s] [NR-eGR] #Boundary Blockages : 0
[04/07 20:52:29    317s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/07 20:52:29    317s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 481
[04/07 20:52:29    317s] (I)       readDataFromPlaceDB
[04/07 20:52:29    317s] (I)       Read net information..
[04/07 20:52:29    317s] [NR-eGR] Read numTotalNets=484  numIgnoredNets=6
[04/07 20:52:29    317s] (I)       Read testcase time = 0.000 seconds
[04/07 20:52:29    317s] 
[04/07 20:52:29    317s] (I)       early_global_route_priority property id does not exist.
[04/07 20:52:29    317s] (I)       Start initializing grid graph
[04/07 20:52:29    317s] (I)       End initializing grid graph
[04/07 20:52:29    317s] (I)       Model blockages into capacity
[04/07 20:52:29    317s] (I)       Read Num Blocks=87365  Num Prerouted Wires=481  Num CS=0
[04/07 20:52:29    317s] (I)       Started Modeling ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] (I)       Started Modeling Layer 1 ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    317s] (I)       Started Modeling Layer 2 ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Layer 1 (V) : #blockages 21640 : #preroutes 151
[04/07 20:52:29    318s] (I)       Finished Modeling Layer 2 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Started Modeling Layer 3 ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Layer 2 (H) : #blockages 21821 : #preroutes 169
[04/07 20:52:29    318s] (I)       Finished Modeling Layer 3 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Started Modeling Layer 4 ( Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Layer 3 (V) : #blockages 16095 : #preroutes 70
[04/07 20:52:29    318s] (I)       Finished Modeling Layer 4 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:29    318s] (I)       Started Modeling Layer 5 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 4 (H) : #blockages 12051 : #preroutes 51
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Started Modeling Layer 6 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 5 (V) : #blockages 8826 : #preroutes 33
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 6 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Started Modeling Layer 7 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 6 (H) : #blockages 5974 : #preroutes 7
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Started Modeling Layer 8 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 7 (V) : #blockages 891 : #preroutes 0
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 8 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Started Modeling Layer 9 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 8 (H) : #blockages 42 : #preroutes 0
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Started Modeling Layer 10 ( Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Layer 9 (V) : #blockages 25 : #preroutes 0
[04/07 20:52:30    318s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       Finished Modeling ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1976.99 MB )
[04/07 20:52:30    318s] (I)       -- layer congestion ratio --
[04/07 20:52:30    318s] (I)       Layer 1 : 0.100000
[04/07 20:52:30    318s] (I)       Layer 2 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 3 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 4 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 5 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 6 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 7 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 8 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 9 : 0.700000
[04/07 20:52:30    318s] (I)       Layer 10 : 0.700000
[04/07 20:52:30    318s] (I)       ----------------------------
[04/07 20:52:30    318s] (I)       Number of ignored nets = 6
[04/07 20:52:30    318s] (I)       Number of fixed nets = 6.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of clock nets = 9.  Ignored: No
[04/07 20:52:30    318s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of special nets = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/07 20:52:30    318s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/07 20:52:30    318s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1977.0 MB
[04/07 20:52:30    318s] (I)       Ndr track 0 does not exist
[04/07 20:52:30    318s] (I)       Ndr track 0 does not exist
[04/07 20:52:30    318s] (I)       Ndr track 0 does not exist
[04/07 20:52:30    318s] (I)       Layer1  viaCost=200.00
[04/07 20:52:30    318s] (I)       Layer2  viaCost=200.00
[04/07 20:52:30    318s] (I)       Layer3  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer4  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer5  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer6  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer7  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer8  viaCost=100.00
[04/07 20:52:30    318s] (I)       Layer9  viaCost=300.00
[04/07 20:52:30    318s] (I)       ---------------------Grid Graph Info--------------------
[04/07 20:52:30    318s] (I)       Routing area        : (0, 0) - (1200096, 1200096)
[04/07 20:52:30    318s] (I)       Core area           : (310032, 310032) - (890064, 890064)
[04/07 20:52:30    318s] (I)       Site width          :   152  (dbu)
[04/07 20:52:30    318s] (I)       Row height          :  1672  (dbu)
[04/07 20:52:30    318s] (I)       GCell row height    :  1672  (dbu)
[04/07 20:52:30    318s] (I)       GCell width         :  1672  (dbu)
[04/07 20:52:30    318s] (I)       GCell height        :  1672  (dbu)
[04/07 20:52:30    318s] (I)       Grid                :   718   718    10
[04/07 20:52:30    318s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/07 20:52:30    318s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/07 20:52:30    318s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/07 20:52:30    318s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/07 20:52:30    318s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/07 20:52:30    318s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/07 20:52:30    318s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/07 20:52:30    318s] (I)       First track coord   :     0   104   408   408   712   712  1320  1320  2536  4968
[04/07 20:52:30    318s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/07 20:52:30    318s] (I)       Total num of tracks :     0  7895  3947  3947  1973  1973   986   986   493   246
[04/07 20:52:30    318s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/07 20:52:30    318s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/07 20:52:30    318s] (I)       --------------------------------------------------------
[04/07 20:52:30    318s] 
[04/07 20:52:30    318s] [NR-eGR] ============ Routing rule table ============
[04/07 20:52:30    318s] [NR-eGR] Rule id: 0  Nets: 453 
[04/07 20:52:30    318s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/07 20:52:30    318s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:52:30    318s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:30    318s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:30    318s] [NR-eGR] Rule id: 1  Nets: 0 
[04/07 20:52:30    318s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/07 20:52:30    318s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[04/07 20:52:30    318s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[04/07 20:52:30    318s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:30    318s] [NR-eGR] Rule id: 2  Rule name: CTS_RULE  Nets: 0 
[04/07 20:52:30    318s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[04/07 20:52:30    318s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[04/07 20:52:30    318s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:30    318s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/07 20:52:30    318s] [NR-eGR] ========================================
[04/07 20:52:30    318s] [NR-eGR] 
[04/07 20:52:30    318s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer2 : = 1593206 / 5668610 (28.11%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer3 : = 757375 / 2833946 (26.73%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer4 : = 208624 / 2833946 (7.36%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer5 : = 94046 / 1416614 (6.64%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer6 : = 23529 / 1416614 (1.66%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer7 : = 27519 / 707948 (3.89%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer8 : = 26642 / 707948 (3.76%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer9 : = 240 / 353974 (0.07%)
[04/07 20:52:30    318s] (I)       blocked tracks on layer10 : = 8790 / 176628 (4.98%)
[04/07 20:52:30    318s] (I)       After initializing earlyGlobalRoute syMemory usage = 2001.6 MB
[04/07 20:52:30    318s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.48 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Started Global Routing ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       ============= Initialization =============
[04/07 20:52:30    318s] (I)       totalPins=1512  totalGlobalPin=1495 (98.88%)
[04/07 20:52:30    318s] (I)       Started Build MST ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Generate topology with single threads
[04/07 20:52:30    318s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       total 2D Cap : 13499164 = (4448334 H, 9050830 V)
[04/07 20:52:30    318s] [NR-eGR] Layer group 1: route 453 net(s) in layer range [2, 10]
[04/07 20:52:30    318s] (I)       ============  Phase 1a Route ============
[04/07 20:52:30    318s] (I)       Started Phase 1a ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/07 20:52:30    318s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Usage: 23962 = (10216 H, 13746 V) = (0.23% H, 0.15% V) = (1.708e+04um H, 2.298e+04um V)
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] (I)       ============  Phase 1b Route ============
[04/07 20:52:30    318s] (I)       Started Phase 1b ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Usage: 24057 = (10243 H, 13814 V) = (0.23% H, 0.15% V) = (1.713e+04um H, 2.310e+04um V)
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.04% V. EstWL: 4.022330e+04um
[04/07 20:52:30    318s] (I)       Congestion metric : 0.06%H 0.04%V, 0.10%HV
[04/07 20:52:30    318s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/07 20:52:30    318s] (I)       ============  Phase 1c Route ============
[04/07 20:52:30    318s] (I)       Started Phase 1c ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Level2 Grid: 144 x 144
[04/07 20:52:30    318s] (I)       Started Two Level Routing ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Usage: 24130 = (10291 H, 13839 V) = (0.23% H, 0.15% V) = (1.721e+04um H, 2.314e+04um V)
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] (I)       ============  Phase 1d Route ============
[04/07 20:52:30    318s] (I)       Started Phase 1d ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Usage: 24130 = (10291 H, 13839 V) = (0.23% H, 0.15% V) = (1.721e+04um H, 2.314e+04um V)
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] (I)       ============  Phase 1e Route ============
[04/07 20:52:30    318s] (I)       Started Phase 1e ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Usage: 24130 = (10291 H, 13839 V) = (0.23% H, 0.15% V) = (1.721e+04um H, 2.314e+04um V)
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.034536e+04um
[04/07 20:52:30    318s] [NR-eGR] 
[04/07 20:52:30    318s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       Running layer assignment with 1 threads
[04/07 20:52:30    318s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       ============  Phase 1l Route ============
[04/07 20:52:30    318s] (I)       
[04/07 20:52:30    318s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/07 20:52:30    318s] [NR-eGR]                        OverCon            
[04/07 20:52:30    318s] [NR-eGR]                         #Gcell     %Gcell
[04/07 20:52:30    318s] [NR-eGR]       Layer                (2)    OverCon 
[04/07 20:52:30    318s] [NR-eGR] ----------------------------------------------
[04/07 20:52:30    318s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]      M2  (2)         8( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]      M3  (3)        31( 0.01%)   ( 0.01%) 
[04/07 20:52:30    318s] [NR-eGR]      M4  (4)         9( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]      M5  (5)        18( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]      M6  (6)        95( 0.02%)   ( 0.02%) 
[04/07 20:52:30    318s] [NR-eGR]      M7  (7)        73( 0.01%)   ( 0.01%) 
[04/07 20:52:30    318s] [NR-eGR]      M8  (8)         1( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]      M9  (9)         4( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[04/07 20:52:30    318s] [NR-eGR] ----------------------------------------------
[04/07 20:52:30    318s] [NR-eGR] Total              239( 0.01%)   ( 0.01%) 
[04/07 20:52:30    318s] [NR-eGR] 
[04/07 20:52:30    318s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] (I)       total 2D Cap : 13531023 = (4458682 H, 9072341 V)
[04/07 20:52:30    318s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[04/07 20:52:30    318s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[04/07 20:52:30    318s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.12 sec, Curr Mem: 2001.59 MB )
[04/07 20:52:30    318s] OPERPROF: Starting HotSpotCal at level 1, MEM:2001.6M
[04/07 20:52:30    318s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:30    318s] [hotspot] |            |   max hotspot | total hotspot |
[04/07 20:52:30    318s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:30    319s] [hotspot] | normalized |          0.00 |          0.00 |
[04/07 20:52:30    319s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:30    319s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:52:30    319s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:52:30    319s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.034, MEM:2001.6M
[04/07 20:52:30    319s] Reported timing to dir ./timingReports
[04/07 20:52:30    319s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1532.3M, totSessionCpu=0:05:19 **
[04/07 20:52:30    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.9M
[04/07 20:52:31    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.247, MEM:1935.9M
[04/07 20:52:31    319s] End AAE Lib Interpolated Model. (MEM=1935.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:31    319s] **INFO: Starting Blocking QThread with 1 CPU
[04/07 20:52:31    319s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/07 20:52:31    319s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[04/07 20:52:31    319s] Starting delay calculation for Hold views
[04/07 20:52:31    319s] #################################################################################
[04/07 20:52:31    319s] # Design Stage: PreRoute
[04/07 20:52:31    319s] # Design Name: fifo1_sram
[04/07 20:52:31    319s] # Design Mode: 28nm
[04/07 20:52:31    319s] # Analysis Mode: MMMC OCV 
[04/07 20:52:31    319s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:31    319s] # Signoff Settings: SI Off 
[04/07 20:52:31    319s] #################################################################################
[04/07 20:52:31    319s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:52:31    319s] Calculate late delays in OCV mode...
[04/07 20:52:31    319s] Calculate early delays in OCV mode...
[04/07 20:52:31    319s] Topological Sorting (REAL = 0:00:00.0, MEM = 4.4M, InitMEM = 4.4M)
[04/07 20:52:31    319s] Start delay calculation (fullDC) (1 T). (MEM=4.42188)
[04/07 20:52:31    319s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:52:31    319s] End AAE Lib Interpolated Model. (MEM=24.1484 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:31    319s] Total number of fetched objects 655
[04/07 20:52:31    319s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:31    319s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:52:31    319s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[04/07 20:52:31    319s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
[04/07 20:52:31    319s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)
[04/07 20:52:31    319s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), mem = 0.0M
[04/07 20:52:31    319s] 
[04/07 20:52:31    319s] =============================================================================================
[04/07 20:52:31    319s]  Step TAT Report for QThreadWorker #1
[04/07 20:52:31    319s] =============================================================================================
[04/07 20:52:31    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:31    319s] ---------------------------------------------------------------------------------------------
[04/07 20:52:31    319s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:31    319s] [ TimingUpdate           ]      1   0:00:00.1  (   7.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:52:31    319s] [ FullDelayCalc          ]      1   0:00:00.6  (  61.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/07 20:52:31    319s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:31    319s] [ GenerateReports        ]      1   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:52:31    319s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:52:31    319s] [ MISC                   ]          0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:52:31    319s] ---------------------------------------------------------------------------------------------
[04/07 20:52:31    319s]  QThreadWorker #1 TOTAL             0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/07 20:52:31    319s] ---------------------------------------------------------------------------------------------
[04/07 20:52:31    319s] 
[04/07 20:52:32    319s]  
_______________________________________________________________________
[04/07 20:52:32    319s] Starting delay calculation for Setup views
[04/07 20:52:32    319s] #################################################################################
[04/07 20:52:32    319s] # Design Stage: PreRoute
[04/07 20:52:32    319s] # Design Name: fifo1_sram
[04/07 20:52:32    319s] # Design Mode: 28nm
[04/07 20:52:32    319s] # Analysis Mode: MMMC OCV 
[04/07 20:52:32    319s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:32    319s] # Signoff Settings: SI Off 
[04/07 20:52:32    319s] #################################################################################
[04/07 20:52:32    320s] Calculate early delays in OCV mode...
[04/07 20:52:32    320s] Calculate late delays in OCV mode...
[04/07 20:52:32    320s] Topological Sorting (REAL = 0:00:00.0, MEM = 1942.4M, InitMEM = 1942.4M)
[04/07 20:52:32    320s] Start delay calculation (fullDC) (1 T). (MEM=1942.43)
[04/07 20:52:32    320s] End AAE Lib Interpolated Model. (MEM=1962.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:33    320s] Total number of fetched objects 655
[04/07 20:52:33    320s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:33    320s] End delay calculation. (MEM=2009.85 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:52:33    320s] End delay calculation (fullDC). (MEM=2009.85 CPU=0:00:00.3 REAL=0:00:01.0)
[04/07 20:52:33    320s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2009.9M) ***
[04/07 20:52:33    320s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:20 mem=2009.9M)
[04/07 20:52:35    320s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:01.6, REAL=0:00:05.0, MEM=1964.9M
[04/07 20:52:35    320s] **optDesign ... cpu = 0:00:14, real = 0:00:18, mem = 1650.8M, totSessionCpu=0:05:21 **
[04/07 20:52:35    320s] Deleting Cell Server ...
[04/07 20:52:35    320s] *** Finished optDesign ***
[04/07 20:52:35    320s] 
[04/07 20:52:35    320s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:13.4 real=0:00:17.4)
[04/07 20:52:35    320s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:52:35    320s] Info: Destroy the CCOpt slew target map.
[04/07 20:52:35    320s] clean pInstBBox. size 0
[04/07 20:52:35    320s] All LLGs are deleted
[04/07 20:52:35    320s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1964.9M
[04/07 20:52:35    320s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1959.3M
[04/07 20:52:35    320s] 
[04/07 20:52:35    320s] =============================================================================================
[04/07 20:52:35    320s]  Final TAT Report for optDesign
[04/07 20:52:35    320s] =============================================================================================
[04/07 20:52:35    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:35    320s] ---------------------------------------------------------------------------------------------
[04/07 20:52:35    320s] [ HoldOpt                ]      1   0:00:05.6  (  31.5 % )     0:00:09.1 /  0:00:07.8    0.9
[04/07 20:52:35    320s] [ ViewPruning            ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[04/07 20:52:35    320s] [ RefinePlace            ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/07 20:52:35    320s] [ TimingUpdate           ]      7   0:00:00.1  (   0.8 % )     0:00:01.4 /  0:00:01.3    1.0
[04/07 20:52:35    320s] [ FullDelayCalc          ]      2   0:00:01.2  (   7.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:52:35    320s] [ QThreadMaster          ]      2   0:00:02.5  (  14.0 % )     0:00:02.5 /  0:00:00.1    0.0
[04/07 20:52:35    320s] [ OptSummaryReport       ]      5   0:00:01.1  (   6.1 % )     0:00:04.7 /  0:00:02.1    0.4
[04/07 20:52:35    320s] [ TimingReport           ]      5   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:52:35    320s] [ DrvReport              ]      2   0:00:01.7  (   9.3 % )     0:00:01.7 /  0:00:00.1    0.1
[04/07 20:52:35    320s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[04/07 20:52:35    320s] [ MISC                   ]          0:00:04.5  (  25.3 % )     0:00:04.5 /  0:00:04.5    1.0
[04/07 20:52:35    320s] ---------------------------------------------------------------------------------------------
[04/07 20:52:35    320s]  optDesign TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:13.9    0.8
[04/07 20:52:35    320s] ---------------------------------------------------------------------------------------------
[04/07 20:52:35    320s] 
[04/07 20:52:35    320s] <CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_skew_groups.rpt
[04/07 20:52:35    320s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/07 20:52:35    321s] End AAE Lib Interpolated Model. (MEM=1959.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] <CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_clock_trees.rpt
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/07 20:52:35    321s] End AAE Lib Interpolated Model. (MEM=1997.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/07 20:52:35    321s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:52:35    321s] <CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:52:35    321s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1893.4M
[04/07 20:52:35    321s] All LLGs are deleted
[04/07 20:52:35    321s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1893.4M
[04/07 20:52:35    321s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1893.4M
[04/07 20:52:35    321s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1893.4M
[04/07 20:52:35    321s] Start to check current routing status for nets...
[04/07 20:52:36    321s] All nets are already routed correctly.
[04/07 20:52:36    321s] End to check current routing status for nets (mem=1893.4M)
[04/07 20:52:36    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1893.4M
[04/07 20:52:36    321s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1893.4M
[04/07 20:52:36    321s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1899.0M
[04/07 20:52:36    321s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.120, REAL:0.124, MEM:1899.0M
[04/07 20:52:36    321s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.390, REAL:0.383, MEM:1899.0M
[04/07 20:52:36    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.400, REAL:0.392, MEM:1899.0M
[04/07 20:52:36    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1899.0M
[04/07 20:52:36    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1893.4M
[04/07 20:52:38    322s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -1.296  |  0.009  | -0.028  | -1.296  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -11.363 |  0.000  | -0.028  | -11.335 |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
[04/07 20:52:38    322s] Total CPU time: 0.98 sec
[04/07 20:52:38    322s] Total Real time: 3.0 sec
[04/07 20:52:38    322s] Total Memory Usage: 1892.507812 Mbytes
[04/07 20:52:38    322s] 
[04/07 20:52:38    322s] =============================================================================================
[04/07 20:52:38    322s]  Final TAT Report for timeDesign
[04/07 20:52:38    322s] =============================================================================================
[04/07 20:52:38    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:38    322s] ---------------------------------------------------------------------------------------------
[04/07 20:52:38    322s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:52:38    322s] [ OptSummaryReport       ]      1   0:00:00.5  (  18.3 % )     0:00:02.6 /  0:00:00.9    0.3
[04/07 20:52:38    322s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:52:38    322s] [ DrvReport              ]      1   0:00:01.7  (  62.8 % )     0:00:01.7 /  0:00:00.1    0.0
[04/07 20:52:38    322s] [ GenerateReports        ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    0.8
[04/07 20:52:38    322s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:38    322s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:52:38    322s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:38    322s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:52:38    322s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:52:38    322s] [ ReportAnalysisSummary  ]      4   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:52:38    322s] [ MISC                   ]          0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/07 20:52:38    322s] ---------------------------------------------------------------------------------------------
[04/07 20:52:38    322s]  timeDesign TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:00.9    0.4
[04/07 20:52:38    322s] ---------------------------------------------------------------------------------------------
[04/07 20:52:38    322s] 
[04/07 20:52:38    322s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:52:38    322s] <CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:52:38    322s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1855.8M
[04/07 20:52:38    322s] All LLGs are deleted
[04/07 20:52:38    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1855.8M
[04/07 20:52:38    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1855.8M
[04/07 20:52:38    322s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1855.8M
[04/07 20:52:38    322s] Start to check current routing status for nets...
[04/07 20:52:38    322s] All nets are already routed correctly.
[04/07 20:52:38    322s] End to check current routing status for nets (mem=1855.8M)
[04/07 20:52:38    322s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.8M
[04/07 20:52:38    322s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1855.8M
[04/07 20:52:38    322s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1861.4M
[04/07 20:52:39    322s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.100, REAL:0.096, MEM:1861.4M
[04/07 20:52:39    322s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.360, REAL:0.351, MEM:1861.4M
[04/07 20:52:39    322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.370, REAL:0.365, MEM:1861.4M
[04/07 20:52:39    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1861.4M
[04/07 20:52:39    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1855.8M
[04/07 20:52:39    322s] Starting delay calculation for Hold views
[04/07 20:52:39    323s] #################################################################################
[04/07 20:52:39    323s] # Design Stage: PreRoute
[04/07 20:52:39    323s] # Design Name: fifo1_sram
[04/07 20:52:39    323s] # Design Mode: 28nm
[04/07 20:52:39    323s] # Analysis Mode: MMMC OCV 
[04/07 20:52:39    323s] # Parasitics Mode: No SPEF/RCDB
[04/07 20:52:39    323s] # Signoff Settings: SI Off 
[04/07 20:52:39    323s] #################################################################################
[04/07 20:52:39    323s] Calculate late delays in OCV mode...
[04/07 20:52:39    323s] Calculate early delays in OCV mode...
[04/07 20:52:39    323s] Topological Sorting (REAL = 0:00:00.0, MEM = 1867.3M, InitMEM = 1867.3M)
[04/07 20:52:39    323s] Start delay calculation (fullDC) (1 T). (MEM=1867.34)
[04/07 20:52:39    323s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:52:39    323s] End AAE Lib Interpolated Model. (MEM=1887.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:39    323s] Total number of fetched objects 655
[04/07 20:52:39    323s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:39    323s] End delay calculation. (MEM=1934.76 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:52:39    323s] End delay calculation (fullDC). (MEM=1934.76 CPU=0:00:00.3 REAL=0:00:00.0)
[04/07 20:52:39    323s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1934.8M) ***
[04/07 20:52:39    323s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:24 mem=1934.8M)
[04/07 20:52:39    323s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.002  |  0.002  |  0.002  |  0.437  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.586%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
[04/07 20:52:40    323s] Total CPU time: 1.43 sec
[04/07 20:52:40    323s] Total Real time: 2.0 sec
[04/07 20:52:40    323s] Total Memory Usage: 1857.085938 Mbytes
[04/07 20:52:40    323s] 
[04/07 20:52:40    323s] =============================================================================================
[04/07 20:52:40    323s]  Final TAT Report for timeDesign
[04/07 20:52:40    323s] =============================================================================================
[04/07 20:52:40    323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:52:40    323s] ---------------------------------------------------------------------------------------------
[04/07 20:52:40    323s] [ TimingUpdate           ]      1   0:00:00.1  (   4.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/07 20:52:40    323s] [ FullDelayCalc          ]      1   0:00:00.5  (  32.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/07 20:52:40    323s] [ OptSummaryReport       ]      1   0:00:00.5  (  31.4 % )     0:00:01.3 /  0:00:01.2    1.0
[04/07 20:52:40    323s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:52:40    323s] [ GenerateReports        ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    0.8
[04/07 20:52:40    323s] [ ReportAnalysisSummary  ]      4   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:52:40    323s] [ MISC                   ]          0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    0.9
[04/07 20:52:40    323s] ---------------------------------------------------------------------------------------------
[04/07 20:52:40    323s]  timeDesign TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    1.0
[04/07 20:52:40    323s] ---------------------------------------------------------------------------------------------
[04/07 20:52:40    323s] 
[04/07 20:52:40    323s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.postcts.density.rpt { reportDensityMap }
[04/07 20:52:40    324s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.postcts.summary.rpt
[04/07 20:52:40    324s] Start to collect the design information.
[04/07 20:52:40    324s] Build netlist information for Cell fifo1_sram.
[04/07 20:52:40    324s] Finished collecting the design information.
[04/07 20:52:40    324s] Generating macro cells used in the design report.
[04/07 20:52:40    324s] Generating standard cells used in the design report.
[04/07 20:52:40    324s] Generating IO cells used in the design report.
[04/07 20:52:40    324s] Analyze library ... 
[04/07 20:52:40    324s] Analyze netlist ... 
[04/07 20:52:40    324s] Generate no-driven nets information report.
[04/07 20:52:40    324s] Generate multi-driven nets information report.
[04/07 20:52:40    324s] Analyze timing ... 
[04/07 20:52:40    324s] Analyze floorplan/placement ... 
[04/07 20:52:40    324s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1857.1M
[04/07 20:52:40    324s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1857.1M
[04/07 20:52:40    324s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1862.7M
[04/07 20:52:41    324s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.100, REAL:0.096, MEM:1862.7M
[04/07 20:52:41    324s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.350, REAL:0.346, MEM:1862.7M
[04/07 20:52:41    324s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.370, REAL:0.360, MEM:1862.7M
[04/07 20:52:41    324s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1862.7M
[04/07 20:52:41    324s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1857.1M
[04/07 20:52:41    324s] Analysis Routing ...
[04/07 20:52:41    324s] Report saved in file ../reports/fifo1_sram.innovus.postcts.summary.rpt.
[04/07 20:52:41    324s] <CMD> saveDesign fifo1_sram_postcts.innovus
[04/07 20:52:41    324s] #% Begin save design ... (date=04/07 20:52:41, mem=1504.7M)
[04/07 20:52:41    325s] % Begin Save ccopt configuration ... (date=04/07 20:52:41, mem=1504.7M)
[04/07 20:52:41    325s] % End Save ccopt configuration ... (date=04/07 20:52:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1505.8M, current mem=1505.8M)
[04/07 20:52:41    325s] % Begin Save netlist data ... (date=04/07 20:52:41, mem=1505.8M)
[04/07 20:52:41    325s] Writing Binary DB to fifo1_sram_postcts.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/07 20:52:41    325s] % End Save netlist data ... (date=04/07 20:52:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1505.8M, current mem=1505.8M)
[04/07 20:52:41    325s] Saving congestion map file fifo1_sram_postcts.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/07 20:52:42    325s] % Begin Save AAE data ... (date=04/07 20:52:42, mem=1505.9M)
[04/07 20:52:42    325s] Saving AAE Data ...
[04/07 20:52:42    325s] % End Save AAE data ... (date=04/07 20:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1505.9M, current mem=1505.9M)
[04/07 20:52:42    325s] % Begin Save clock tree data ... (date=04/07 20:52:42, mem=1505.9M)
[04/07 20:52:42    325s] % End Save clock tree data ... (date=04/07 20:52:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1505.9M, current mem=1505.9M)
[04/07 20:52:42    325s] Saving preference file fifo1_sram_postcts.innovus.dat/gui.pref.tcl ...
[04/07 20:52:42    325s] Saving mode setting ...
[04/07 20:52:42    325s] Saving global file ...
[04/07 20:52:42    325s] % Begin Save floorplan data ... (date=04/07 20:52:42, mem=1506.1M)
[04/07 20:52:42    325s] Saving floorplan file ...
[04/07 20:52:42    325s] % End Save floorplan data ... (date=04/07 20:52:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.1M, current mem=1506.1M)
[04/07 20:52:43    325s] Saving Drc markers ...
[04/07 20:52:43    325s] ... No Drc file written since there is no markers found.
[04/07 20:52:43    325s] % Begin Save placement data ... (date=04/07 20:52:43, mem=1506.2M)
[04/07 20:52:43    325s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/07 20:52:43    325s] Save Adaptive View Pruing View Names to Binary file
[04/07 20:52:43    325s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1860.1M) ***
[04/07 20:52:43    325s] % End Save placement data ... (date=04/07 20:52:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.2M, current mem=1506.2M)
[04/07 20:52:43    325s] % Begin Save routing data ... (date=04/07 20:52:43, mem=1506.2M)
[04/07 20:52:43    325s] Saving route file ...
[04/07 20:52:43    325s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1857.1M) ***
[04/07 20:52:43    325s] % End Save routing data ... (date=04/07 20:52:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1506.2M, current mem=1506.2M)
[04/07 20:52:43    325s] Saving property file fifo1_sram_postcts.innovus.dat/fifo1_sram.prop
[04/07 20:52:43    325s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1860.1M) ***
[04/07 20:52:43    325s] #Saving pin access data to file fifo1_sram_postcts.innovus.dat/fifo1_sram.apa ...
[04/07 20:52:43    325s] #
[04/07 20:52:43    325s] Saving rc congestion map fifo1_sram_postcts.innovus.dat/fifo1_sram.congmap.gz ...
[04/07 20:52:44    325s] % Begin Save power constraints data ... (date=04/07 20:52:44, mem=1506.3M)
[04/07 20:52:44    326s] % End Save power constraints data ... (date=04/07 20:52:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1506.3M, current mem=1506.3M)
[04/07 20:52:47    328s] Generated self-contained design fifo1_sram_postcts.innovus.dat
[04/07 20:52:47    328s] #% End save design ... (date=04/07 20:52:47, total cpu=0:00:03.4, real=0:00:06.0, peak res=1506.8M, current mem=1506.8M)
[04/07 20:52:47    328s] *** Message Summary: 0 warning(s), 0 error(s)
[04/07 20:52:47    328s] 
[04/07 20:52:47    328s] <CMD> setOptMode -usefulSkew false
[04/07 20:52:47    328s] <CMD> setOptMode -usefulSkewCCOpt none
[04/07 20:52:47    328s] <CMD> setOptMode -usefulSkewPostRoute false
[04/07 20:52:47    328s] <CMD> setOptMode -usefulSkewPreCTS false
[04/07 20:52:47    328s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/07 20:52:47    328s] <CMD> routeDesign
[04/07 20:52:47    328s] #% Begin routeDesign (date=04/07 20:52:47, mem=1506.8M)
[04/07 20:52:47    328s] ### Time Record (routeDesign) is installed.
[04/07 20:52:47    328s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.80 (MB), peak = 1720.53 (MB)
[04/07 20:52:47    328s] #cmax has no qx tech file defined
[04/07 20:52:47    328s] #No active RC corner or QRC tech file is missing.
[04/07 20:52:47    328s] #**INFO: setDesignMode -flowEffort standard
[04/07 20:52:47    328s] #**INFO: multi-cut via swapping will be performed after routing.
[04/07 20:52:47    328s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/07 20:52:47    328s] OPERPROF: Starting checkPlace at level 1, MEM:1847.1M
[04/07 20:52:47    328s] z: 2, totalTracks: 1
[04/07 20:52:47    328s] z: 4, totalTracks: 1
[04/07 20:52:47    328s] z: 6, totalTracks: 1
[04/07 20:52:47    328s] z: 8, totalTracks: 1
[04/07 20:52:47    328s] #spOpts: N=28 autoPA advPA 
[04/07 20:52:47    328s] All LLGs are deleted
[04/07 20:52:47    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1847.1M
[04/07 20:52:47    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1847.1M
[04/07 20:52:47    328s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1847.1M
[04/07 20:52:47    328s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1847.1M
[04/07 20:52:47    328s] Core basic site is unit
[04/07 20:52:47    328s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:52:47    328s] SiteArray: use 5,865,472 bytes
[04/07 20:52:47    328s] SiteArray: current memory after site array memory allocation 1852.7M
[04/07 20:52:47    328s] SiteArray: FP blocked sites are writable
[04/07 20:52:47    328s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.038, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1852.7M
[04/07 20:52:47    328s] Begin checking placement ... (start mem=1847.1M, init mem=1852.7M)
[04/07 20:52:47    328s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.005, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.003, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1852.7M
[04/07 20:52:47    328s] *info: Placed = 443            (Fixed = 11)
[04/07 20:52:47    328s] *info: Unplaced = 0           
[04/07 20:52:47    328s] Placement Density:0.59%(1696/289374)
[04/07 20:52:47    328s] Placement Density (including fixed std cells):0.59%(1696/289374)
[04/07 20:52:47    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1852.7M
[04/07 20:52:47    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:1847.1M
[04/07 20:52:47    328s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1847.1M)
[04/07 20:52:47    328s] OPERPROF: Finished checkPlace at level 1, CPU:0.130, REAL:0.119, MEM:1847.1M
[04/07 20:52:47    328s] 
[04/07 20:52:47    328s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/07 20:52:47    328s] *** Changed status on (6) nets in Clock.
[04/07 20:52:47    328s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1847.1M) ***
[04/07 20:52:47    328s] #Start route 9 clock and analog nets...
[04/07 20:52:47    328s] % Begin globalDetailRoute (date=04/07 20:52:47, mem=1506.9M)
[04/07 20:52:47    328s] 
[04/07 20:52:47    328s] globalDetailRoute
[04/07 20:52:47    328s] 
[04/07 20:52:47    328s] #setNanoRouteMode -drouteEndIteration 5
[04/07 20:52:47    328s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/07 20:52:47    328s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/07 20:52:47    328s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/07 20:52:47    328s] #setNanoRouteMode -routeWithEco true
[04/07 20:52:47    328s] #setNanoRouteMode -routeWithSiDriven true
[04/07 20:52:47    328s] #setNanoRouteMode -routeWithTimingDriven true
[04/07 20:52:47    328s] ### Time Record (globalDetailRoute) is installed.
[04/07 20:52:47    328s] #Start globalDetailRoute on Fri Apr  7 20:52:47 2023
[04/07 20:52:47    328s] #
[04/07 20:52:47    328s] ### Time Record (Pre Callback) is installed.
[04/07 20:52:47    328s] ### Time Record (Pre Callback) is uninstalled.
[04/07 20:52:47    328s] ### Time Record (DB Import) is installed.
[04/07 20:52:47    328s] ### Time Record (Timing Data Generation) is installed.
[04/07 20:52:47    328s] ### Time Record (Timing Data Generation) is uninstalled.
[04/07 20:52:47    328s] LayerId::1 widthSet size::4
[04/07 20:52:47    328s] LayerId::2 widthSet size::4
[04/07 20:52:47    328s] LayerId::3 widthSet size::5
[04/07 20:52:47    328s] LayerId::4 widthSet size::5
[04/07 20:52:47    328s] LayerId::5 widthSet size::5
[04/07 20:52:47    328s] LayerId::6 widthSet size::5
[04/07 20:52:47    328s] LayerId::7 widthSet size::5
[04/07 20:52:47    328s] LayerId::8 widthSet size::5
[04/07 20:52:47    328s] LayerId::9 widthSet size::4
[04/07 20:52:47    328s] LayerId::10 widthSet size::2
[04/07 20:52:47    328s] Skipped RC grid update for preRoute extraction.
[04/07 20:52:47    328s] Initializing multi-corner capacitance tables ... 
[04/07 20:52:48    329s] Initializing multi-corner resistance tables ...
[04/07 20:52:48    329s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320526 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.936300 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 77 ; 
[04/07 20:52:48    329s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:48    329s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/07 20:52:48    329s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:48    329s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/07 20:52:48    329s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:48    329s] ### Net info: total nets: 665
[04/07 20:52:48    329s] ### Net info: dirty nets: 36
[04/07 20:52:48    329s] ### Net info: marked as disconnected nets: 0
[04/07 20:52:48    329s] #num needed restored net=656
[04/07 20:52:48    329s] #need_extraction net=656 (total=665)
[04/07 20:52:48    329s] ### Net info: fully routed nets: 6
[04/07 20:52:48    329s] ### Net info: trivial (< 2 pins) nets: 206
[04/07 20:52:48    329s] ### Net info: unrouted nets: 453
[04/07 20:52:48    329s] ### Net info: re-extraction nets: 0
[04/07 20:52:48    329s] ### Net info: ignored nets: 0
[04/07 20:52:48    329s] ### Net info: skip routing nets: 656
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:48    329s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/07 20:52:48    329s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:48    329s] ### Time Record (DB Import) is uninstalled.
[04/07 20:52:48    329s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[04/07 20:52:48    329s] #RTESIG:78da8dd0bb0e8230140660679fe2a4306022d8d352daae26ae6a88ba124cca252190d0f2
[04/07 20:52:48    329s] #       fea2ae483debffe5dc82f071ca81a04e308b2d15bc4038e78c52c5648c9aeb03ea628eee
[04/07 20:52:48    329s] #       47b20dc2cbf5c618050151db3b539b710f93352358e35cdbd7bb2fe14a015d27426540aa
[04/07 20:52:48    329s] #       b2b3864064dd38278b4ea50a3e0ca2e730748b06a9d67ec43907cc12a4ef82a8ea86d2fd
[04/07 20:52:48    329s] #       9042821ba7f56e92f947a64cf891e01248d3d6cdfa2350ce47fab65219f31b897f9874c5
[04/07 20:52:48    329s] #       6c5ee4aea971
[04/07 20:52:48    329s] #
[04/07 20:52:48    329s] #Skip comparing routing design signature in db-snapshot flow
[04/07 20:52:48    329s] #RTESIG:78da8dd04d0b82401006e0cefd8a61f36090b6b3df7b0dba5648751583cd045170d7ff9f
[04/07 20:52:48    329s] #       d5b5dce6fa3ecc0cef2ab9ee0b2068735499a79297088782516a98ced072bb455b4ed165
[04/07 20:52:48    329s] #       4796abe4783a33464142da74c1d56ed8c0e8dd00de85d074f5fa43b83140e789340ac8bd
[04/07 20:52:48    329s] #       6abd2390fa304cc9576784813783f4d6f7ed5783d4da38e29c03aa1ce96b20bdb77d157e
[04/07 20:52:48    329s] #       48a9210ce3fc36cde22705937124b906f268eac77c11a804fed518eaa98dd8fb46b1b8d1
[04/07 20:52:48    329s] #       f887113366f104fc2eb621
[04/07 20:52:48    329s] #
[04/07 20:52:48    329s] ### Time Record (Global Routing) is installed.
[04/07 20:52:48    329s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:52:48    329s] ### Time Record (Data Preparation) is installed.
[04/07 20:52:48    329s] #Start routing data preparation on Fri Apr  7 20:52:48 2023
[04/07 20:52:48    329s] #
[04/07 20:52:48    329s] #Minimum voltage of a net in the design = 0.000.
[04/07 20:52:48    329s] #Maximum voltage of a net in the design = 0.950.
[04/07 20:52:48    329s] #Voltage range [0.000 - 0.950] has 662 nets.
[04/07 20:52:48    329s] #Voltage range [0.750 - 0.950] has 1 net.
[04/07 20:52:48    329s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/07 20:52:48    329s] ### Time Record (Cell Pin Access) is installed.
[04/07 20:52:48    329s] #Initial pin access analysis.
[04/07 20:52:48    329s] #Detail pin access analysis.
[04/07 20:52:48    330s] ### Time Record (Cell Pin Access) is uninstalled.
[04/07 20:52:48    330s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/07 20:52:48    330s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:52:48    330s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/07 20:52:48    330s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/07 20:52:49    330s] #Regenerating Ggrids automatically.
[04/07 20:52:49    330s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/07 20:52:49    330s] #Using automatically generated G-grids.
[04/07 20:52:49    330s] #Done routing data preparation.
[04/07 20:52:49    330s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1513.91 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    330s] ### Time Record (Data Preparation) is uninstalled.
[04/07 20:52:49    330s] ### Time Record (Special Wire Merging) is installed.
[04/07 20:52:49    330s] #Merging special wires: starts on Fri Apr  7 20:52:49 2023 with memory = 1515.09 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    330s] ### Time Record (Special Wire Merging) is uninstalled.
[04/07 20:52:49    330s] #Start instance access analysis using 1 thread...
[04/07 20:52:49    330s] ### Time Record (Instance Pin Access) is installed.
[04/07 20:52:49    330s] #0 instance pins are hard to access
[04/07 20:52:49    330s] #Instance access analysis statistics:
[04/07 20:52:49    330s] #Cpu time = 00:00:00
[04/07 20:52:49    330s] #Elapsed time = 00:00:00
[04/07 20:52:49    330s] #Increased memory = 0.76 (MB)
[04/07 20:52:49    330s] #Total memory = 1516.88 (MB)
[04/07 20:52:49    330s] #Peak memory = 1720.53 (MB)
[04/07 20:52:49    330s] ### Time Record (Instance Pin Access) is uninstalled.
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Finished routing data preparation on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Cpu time = 00:00:01
[04/07 20:52:49    330s] #Elapsed time = 00:00:01
[04/07 20:52:49    330s] #Increased memory = 25.57 (MB)
[04/07 20:52:49    330s] #Total memory = 1516.88 (MB)
[04/07 20:52:49    330s] #Peak memory = 1720.53 (MB)
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] ### Time Record (Global Routing) is installed.
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Start global routing on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Start global routing initialization on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Number of eco nets is 1
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] #Start global routing data preparation on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] ### build_merged_routing_blockage_rect_list starts on Fri Apr  7 20:52:49 2023 with memory = 1516.89 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    330s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    330s] #Start routing resource analysis on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    330s] #
[04/07 20:52:49    330s] ### init_is_bin_blocked starts on Fri Apr  7 20:52:49 2023 with memory = 1516.89 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    330s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    330s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr  7 20:52:49 2023 with memory = 1527.75 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### adjust_flow_cap starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### adjust_partial_route_blockage starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### set_via_blocked starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### copy_flow starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] #Routing resource analysis is done on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] ### report_flow_cap starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] #  Resource Analysis:
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/07 20:52:49    331s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/07 20:52:49    331s] #  --------------------------------------------------------------
[04/07 20:52:49    331s] #  M1             H        5798        2097       69169    25.03%
[04/07 20:52:49    331s] #  M2             V        5792        2103       69169    26.20%
[04/07 20:52:49    331s] #  M3             H        2907        1040       69169    24.58%
[04/07 20:52:49    331s] #  M4             V        3757         190       69169     5.03%
[04/07 20:52:49    331s] #  M5             H        1880          93       69169     4.85%
[04/07 20:52:49    331s] #  M6             V        1973           0       69169     0.01%
[04/07 20:52:49    331s] #  M7             H         960          26       69169     1.36%
[04/07 20:52:49    331s] #  M8             V         958          28       69169     2.20%
[04/07 20:52:49    331s] #  M9             H         493           0       69169     0.08%
[04/07 20:52:49    331s] #  MRDL           V         232          12       69169    11.57%
[04/07 20:52:49    331s] #  --------------------------------------------------------------
[04/07 20:52:49    331s] #  Total                  24753       9.91%      691690    10.09%
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #  3 nets (0.45%) with 1 preferred extra spacing.
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### analyze_m2_tracks starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### report_initial_resource starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### mark_pg_pins_accessibility starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### set_net_region starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #Global routing data preparation is done on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] ### prepare_level starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### init level 1 starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### Level 1 hgrid = 263 X 263
[04/07 20:52:49    331s] ### prepare_level_flow starts on Fri Apr  7 20:52:49 2023 with memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #Global routing initialization is done on Fri Apr  7 20:52:49 2023
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1528.39 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] #
[04/07 20:52:49    331s] #start global routing iteration 1...
[04/07 20:52:49    331s] ### init_flow_edge starts on Fri Apr  7 20:52:49 2023 with memory = 1528.40 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:49    331s] ### routing at level 1 (topmost level) iter 0
[04/07 20:52:49    331s] ### measure_qor starts on Fri Apr  7 20:52:49 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:49    331s] ### measure_congestion starts on Fri Apr  7 20:52:49 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #start global routing iteration 2...
[04/07 20:52:50    331s] ### routing at level 1 (topmost level) iter 1
[04/07 20:52:50    331s] ### measure_qor starts on Fri Apr  7 20:52:50 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### measure_congestion starts on Fri Apr  7 20:52:50 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] ### route_end starts on Fri Apr  7 20:52:50 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
[04/07 20:52:50    331s] #Total number of nets with skipped attribute = 453 (skipped).
[04/07 20:52:50    331s] #Total number of routable nets = 6.
[04/07 20:52:50    331s] #Total number of nets in the design = 665.
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #1 routable net has only global wires.
[04/07 20:52:50    331s] #5 routable nets have only detail routed wires.
[04/07 20:52:50    331s] #453 skipped nets have only detail routed wires.
[04/07 20:52:50    331s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:52:50    331s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Routed net constraints summary:
[04/07 20:52:50    331s] #------------------------------------------------
[04/07 20:52:50    331s] #        Rules   Pref Extra Space   Unconstrained  
[04/07 20:52:50    331s] #------------------------------------------------
[04/07 20:52:50    331s] #      Default                  1               0  
[04/07 20:52:50    331s] #     CTS_RULE                  0               0  
[04/07 20:52:50    331s] #------------------------------------------------
[04/07 20:52:50    331s] #        Total                  1               0  
[04/07 20:52:50    331s] #------------------------------------------------
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Routing constraints summary of the whole design:
[04/07 20:52:50    331s] #----------------------------------------------------------------------------
[04/07 20:52:50    331s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[04/07 20:52:50    331s] #----------------------------------------------------------------------------
[04/07 20:52:50    331s] #      Default                  3            0              0             453  
[04/07 20:52:50    331s] #     CTS_RULE                  0            3              3               0  
[04/07 20:52:50    331s] #----------------------------------------------------------------------------
[04/07 20:52:50    331s] #        Total                  3            3              3             453  
[04/07 20:52:50    331s] #----------------------------------------------------------------------------
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] ### cal_base_flow starts on Fri Apr  7 20:52:50 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### init_flow_edge starts on Fri Apr  7 20:52:50 2023 with memory = 1532.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### cal_flow starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### report_overcon starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #                 OverCon          
[04/07 20:52:50    331s] #                  #Gcell    %Gcell
[04/07 20:52:50    331s] #     Layer           (1)   OverCon  Flow/Cap
[04/07 20:52:50    331s] #  ----------------------------------------------
[04/07 20:52:50    331s] #  M1            0(0.00%)   (0.00%)     0.03  
[04/07 20:52:50    331s] #  M2            0(0.00%)   (0.00%)     0.02  
[04/07 20:52:50    331s] #  M3            0(0.00%)   (0.00%)     0.01  
[04/07 20:52:50    331s] #  M4            0(0.00%)   (0.00%)     0.03  
[04/07 20:52:50    331s] #  M5            0(0.00%)   (0.00%)     0.02  
[04/07 20:52:50    331s] #  M6            0(0.00%)   (0.00%)     0.02  
[04/07 20:52:50    331s] #  M7            0(0.00%)   (0.00%)     0.01  
[04/07 20:52:50    331s] #  M8            0(0.00%)   (0.00%)     0.01  
[04/07 20:52:50    331s] #  M9            0(0.00%)   (0.00%)     0.00  
[04/07 20:52:50    331s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[04/07 20:52:50    331s] #  ----------------------------------------------
[04/07 20:52:50    331s] #     Total      0(0.00%)   (0.00%)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/07 20:52:50    331s] #  Overflow after GR: 0.00% H + 0.00% V
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### cal_base_flow starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### init_flow_edge starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### cal_flow starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### export_cong_map starts on Fri Apr  7 20:52:50 2023 with memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### PDZT_Export::export_cong_map starts on Fri Apr  7 20:52:50 2023 with memory = 1532.41 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### import_cong_map starts on Fri Apr  7 20:52:50 2023 with memory = 1532.41 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### update starts on Fri Apr  7 20:52:50 2023 with memory = 1532.41 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #Complete Global Routing.
[04/07 20:52:50    331s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:52:50    331s] #Total wire length = 2611 um.
[04/07 20:52:50    331s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M1 = 1 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M2 = 17 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M3 = 298 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M4 = 788 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M5 = 329 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M6 = 1007 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M7 = 171 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:52:50    331s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:52:50    331s] #Total number of vias = 364
[04/07 20:52:50    331s] #Up-Via Summary (total 364):
[04/07 20:52:50    331s] #           
[04/07 20:52:50    331s] #-----------------------
[04/07 20:52:50    331s] # M1                102
[04/07 20:52:50    331s] # M2                102
[04/07 20:52:50    331s] # M3                 93
[04/07 20:52:50    331s] # M4                 28
[04/07 20:52:50    331s] # M5                 23
[04/07 20:52:50    331s] # M6                 16
[04/07 20:52:50    331s] #-----------------------
[04/07 20:52:50    331s] #                   364 
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Total number of involved priority nets 1
[04/07 20:52:50    331s] #Maximum src to sink distance for priority net 346.4
[04/07 20:52:50    331s] #Average of max src_to_sink distance for priority net 346.4
[04/07 20:52:50    331s] #Average of ave src_to_sink distance for priority net 122.6
[04/07 20:52:50    331s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### report_overcon starts on Fri Apr  7 20:52:50 2023 with memory = 1532.83 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### report_overcon starts on Fri Apr  7 20:52:50 2023 with memory = 1532.83 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #Max overcon = 0 track.
[04/07 20:52:50    331s] #Total overcon = 0.00%.
[04/07 20:52:50    331s] #Worst layer Gcell overcon rate = 0.00%.
[04/07 20:52:50    331s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Global routing statistics:
[04/07 20:52:50    331s] #Cpu time = 00:00:01
[04/07 20:52:50    331s] #Elapsed time = 00:00:01
[04/07 20:52:50    331s] #Increased memory = 15.95 (MB)
[04/07 20:52:50    331s] #Total memory = 1532.83 (MB)
[04/07 20:52:50    331s] #Peak memory = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Finished global routing on Fri Apr  7 20:52:50 2023
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:52:50    331s] ### Time Record (Track Assignment) is installed.
[04/07 20:52:50    331s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:52:50    331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.19 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] ### Time Record (Track Assignment) is installed.
[04/07 20:52:50    331s] #Start Track Assignment.
[04/07 20:52:50    331s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[04/07 20:52:50    331s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[04/07 20:52:50    331s] #Complete Track Assignment.
[04/07 20:52:50    331s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:52:50    331s] #Total wire length = 2611 um.
[04/07 20:52:50    331s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M1 = 1 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M2 = 17 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M3 = 298 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M4 = 788 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M5 = 329 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M6 = 1007 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M7 = 171 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:52:50    331s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:52:50    331s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:52:50    331s] #Total number of vias = 364
[04/07 20:52:50    331s] #Up-Via Summary (total 364):
[04/07 20:52:50    331s] #           
[04/07 20:52:50    331s] #-----------------------
[04/07 20:52:50    331s] # M1                102
[04/07 20:52:50    331s] # M2                102
[04/07 20:52:50    331s] # M3                 93
[04/07 20:52:50    331s] # M4                 28
[04/07 20:52:50    331s] # M5                 23
[04/07 20:52:50    331s] # M6                 16
[04/07 20:52:50    331s] #-----------------------
[04/07 20:52:50    331s] #                   364 
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:52:50    331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1508.10 (MB), peak = 1720.53 (MB)
[04/07 20:52:50    331s] #
[04/07 20:52:50    331s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/07 20:52:50    331s] #Cpu time = 00:00:02
[04/07 20:52:50    331s] #Elapsed time = 00:00:02
[04/07 20:52:50    331s] #Increased memory = 16.96 (MB)
[04/07 20:52:50    331s] #Total memory = 1508.27 (MB)
[04/07 20:52:50    331s] #Peak memory = 1720.53 (MB)
[04/07 20:52:50    331s] ### Time Record (Detail Routing) is installed.
[04/07 20:52:50    331s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[04/07 20:52:50    332s] #
[04/07 20:52:50    332s] #Start Detail Routing..
[04/07 20:52:50    332s] #start initial detail routing ...
[04/07 20:52:50    332s] ### Design has 3 dirty nets, 44 dirty-areas)
[04/07 20:52:53    334s] # ECO: 4.0% of the total area was rechecked for DRC, and 0.1% required routing.
[04/07 20:52:53    334s] #   number of violations = 0
[04/07 20:52:53    334s] #44 out of 468 instances (9.4%) need to be verified(marked ipoed), dirty area = 1.7%.
[04/07 20:52:53    334s] #3.3% of the total area is being checked for drcs
[04/07 20:52:53    334s] #3.3% of the total area was checked
[04/07 20:52:53    334s] #   number of violations = 0
[04/07 20:52:53    334s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1686.14 (MB), peak = 1720.53 (MB)
[04/07 20:52:53    334s] #Complete Detail Routing.
[04/07 20:52:53    334s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:52:53    334s] #Total wire length = 2607 um.
[04/07 20:52:53    334s] #Total half perimeter of net bounding box = 1933 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M1 = 1 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M2 = 23 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M3 = 312 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M4 = 776 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M5 = 325 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M6 = 999 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M7 = 171 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:52:53    334s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:52:53    334s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:52:53    334s] #Total number of vias = 356
[04/07 20:52:53    334s] #Up-Via Summary (total 356):
[04/07 20:52:53    334s] #           
[04/07 20:52:53    334s] #-----------------------
[04/07 20:52:53    334s] # M1                102
[04/07 20:52:53    334s] # M2                100
[04/07 20:52:53    334s] # M3                 89
[04/07 20:52:53    334s] # M4                 26
[04/07 20:52:53    334s] # M5                 23
[04/07 20:52:53    334s] # M6                 16
[04/07 20:52:53    334s] #-----------------------
[04/07 20:52:53    334s] #                   356 
[04/07 20:52:53    334s] #
[04/07 20:52:53    334s] #Total number of DRC violations = 0
[04/07 20:52:53    334s] ### Time Record (Detail Routing) is uninstalled.
[04/07 20:52:53    334s] #Cpu time = 00:00:03
[04/07 20:52:53    334s] #Elapsed time = 00:00:03
[04/07 20:52:53    334s] #Increased memory = 11.32 (MB)
[04/07 20:52:53    334s] #Total memory = 1519.59 (MB)
[04/07 20:52:53    334s] #Peak memory = 1720.53 (MB)
[04/07 20:52:53    334s] #detailRoute Statistics:
[04/07 20:52:53    334s] #Cpu time = 00:00:03
[04/07 20:52:53    334s] #Elapsed time = 00:00:03
[04/07 20:52:53    334s] #Increased memory = 11.32 (MB)
[04/07 20:52:53    334s] #Total memory = 1519.59 (MB)
[04/07 20:52:53    334s] #Peak memory = 1720.53 (MB)
[04/07 20:52:53    334s] #Skip updating routing design signature in db-snapshot flow
[04/07 20:52:53    334s] ### Time Record (DB Export) is installed.
[04/07 20:52:53    334s] ### Time Record (DB Export) is uninstalled.
[04/07 20:52:53    334s] ### Time Record (Post Callback) is installed.
[04/07 20:52:53    334s] ### Time Record (Post Callback) is uninstalled.
[04/07 20:52:53    334s] #
[04/07 20:52:53    334s] #globalDetailRoute statistics:
[04/07 20:52:53    334s] #Cpu time = 00:00:06
[04/07 20:52:53    334s] #Elapsed time = 00:00:06
[04/07 20:52:53    334s] #Increased memory = -1.46 (MB)
[04/07 20:52:53    334s] #Total memory = 1505.41 (MB)
[04/07 20:52:53    334s] #Peak memory = 1720.53 (MB)
[04/07 20:52:53    334s] #Number of warnings = 64
[04/07 20:52:53    334s] #Total number of warnings = 156
[04/07 20:52:53    334s] #Number of fails = 0
[04/07 20:52:53    334s] #Total number of fails = 0
[04/07 20:52:53    334s] #Complete globalDetailRoute on Fri Apr  7 20:52:53 2023
[04/07 20:52:53    334s] #
[04/07 20:52:53    334s] ### Time Record (globalDetailRoute) is uninstalled.
[04/07 20:52:53    334s] % End globalDetailRoute (date=04/07 20:52:53, total cpu=0:00:06.1, real=0:00:06.0, peak res=1506.9M, current mem=1504.9M)
[04/07 20:52:53    334s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/07 20:52:53    334s] % Begin globalDetailRoute (date=04/07 20:52:53, mem=1504.9M)
[04/07 20:52:53    334s] 
[04/07 20:52:53    334s] globalDetailRoute
[04/07 20:52:53    334s] 
[04/07 20:52:53    334s] #setNanoRouteMode -drouteEndIteration 10
[04/07 20:52:53    334s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/07 20:52:53    334s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[04/07 20:52:53    334s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/07 20:52:53    334s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/07 20:52:53    334s] #setNanoRouteMode -routeWithSiDriven true
[04/07 20:52:53    334s] #setNanoRouteMode -routeWithTimingDriven true
[04/07 20:52:53    334s] ### Time Record (globalDetailRoute) is installed.
[04/07 20:52:53    334s] #Start globalDetailRoute on Fri Apr  7 20:52:53 2023
[04/07 20:52:53    334s] #
[04/07 20:52:53    334s] ### Time Record (Pre Callback) is installed.
[04/07 20:52:53    334s] Saved RC grid cleaned up.
[04/07 20:52:53    334s] ### Time Record (Pre Callback) is uninstalled.
[04/07 20:52:53    334s] ### Time Record (DB Import) is installed.
[04/07 20:52:53    334s] ### Time Record (Timing Data Generation) is installed.
[04/07 20:52:53    334s] #Generating timing data, please wait...
[04/07 20:52:53    334s] #655 total nets, 6 already routed, 6 will ignore in trialRoute
[04/07 20:52:53    334s] ### run_trial_route starts on Fri Apr  7 20:52:53 2023 with memory = 1479.93 (MB), peak = 1720.53 (MB)
[04/07 20:52:54    335s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:54    335s] ### dump_timing_file starts on Fri Apr  7 20:52:54 2023 with memory = 1486.63 (MB), peak = 1720.53 (MB)
[04/07 20:52:54    335s] ### extractRC starts on Fri Apr  7 20:52:54 2023 with memory = 1486.63 (MB), peak = 1720.53 (MB)
[04/07 20:52:54    335s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:52:55    336s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:55    336s] #Dump tif for version 2.1
[04/07 20:52:56    337s] End AAE Lib Interpolated Model. (MEM=1888.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:56    337s] Total number of fetched objects 655
[04/07 20:52:56    337s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:52:56    337s] End delay calculation. (MEM=1936.14 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:52:56    337s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1558.88 (MB), peak = 1720.53 (MB)
[04/07 20:52:56    337s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:56    337s] #Done generating timing data.
[04/07 20:52:56    337s] ### Time Record (Timing Data Generation) is uninstalled.
[04/07 20:52:56    337s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:52:56    337s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/07 20:52:56    337s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:52:56    337s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/07 20:52:56    337s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:56    337s] ### Net info: total nets: 665
[04/07 20:52:56    337s] ### Net info: dirty nets: 0
[04/07 20:52:56    337s] ### Net info: marked as disconnected nets: 0
[04/07 20:52:56    337s] #num needed restored net=0
[04/07 20:52:56    337s] #need_extraction net=0 (total=665)
[04/07 20:52:56    337s] ### Net info: fully routed nets: 6
[04/07 20:52:56    337s] ### Net info: trivial (< 2 pins) nets: 206
[04/07 20:52:56    337s] ### Net info: unrouted nets: 453
[04/07 20:52:56    337s] ### Net info: re-extraction nets: 0
[04/07 20:52:56    337s] ### Net info: ignored nets: 0
[04/07 20:52:56    337s] ### Net info: skip routing nets: 0
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:52:56    337s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/07 20:52:56    337s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:52:56    337s] #Start reading timing information from file .timing_file_28368.tif.gz ...
[04/07 20:52:56    338s] #Read in timing information for 25 ports, 468 instances from timing file .timing_file_28368.tif.gz.
[04/07 20:52:56    338s] ### Time Record (DB Import) is uninstalled.
[04/07 20:52:56    338s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[04/07 20:52:56    338s] #RTESIG:78da8dcf3d0f8230108061677fc5a53060e247afa5f4ba6a5cd51075259a5420414868f9
[04/07 20:52:56    338s] #       ffa2ae02de7a4fdedc05e1759f0243b3c664e5b89219c221159c93d02b34d26cd064fdea
[04/07 20:52:56    338s] #       b265f3203c9ece4270400e51597b9bdb76099db32d38eb7d59e78baf914430411425c01e
[04/07 20:52:56    338s] #       b7ca590691f36dbf19701ad8b3ab7cb9ebfc38a598e05384e8de34d54f83524ac0648dfc
[04/07 20:52:56    338s] #       3d103daae6e607a4d2d3b958a869a464ff4351e6c5f8fda88d01df76a32de2f4578b344e
[04/07 20:52:56    338s] #       b7743c62662ff8f0a1c1
[04/07 20:52:56    338s] #
[04/07 20:52:56    338s] #RTESIG:78da8dd03d0f8230100660677fc5a5386022d86b29bdae1a5735465d8926154810125afe
[04/07 20:52:56    338s] #       bfa8ab80b7de93f73e82c57577028626c634725cc90c617f129c93d0111a69d668b2be75
[04/07 20:52:56    338s] #       d9b079b0381ccf4270400e61597b9bdb76059db32d38eb7d59e7cbaf9144304114a5c01e
[04/07 20:52:56    338s] #       b7ca5906a1f36ddf19701ad8b3ab7cb9edfc38a584e09308e1bd69aa9f06a59480698cfc
[04/07 20:52:56    338s] #       5d103eaae6e607a4d2d3718950d348c9fe86a2cc8bf1fd314df0af9fa036067cdb8d0e25
[04/07 20:52:56    338s] #       4e7f0d258dd3593a1931b317dc8aae71
[04/07 20:52:56    338s] #
[04/07 20:52:56    338s] ### Time Record (Global Routing) is installed.
[04/07 20:52:56    338s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:52:56    338s] ### Time Record (Data Preparation) is installed.
[04/07 20:52:56    338s] #Start routing data preparation on Fri Apr  7 20:52:56 2023
[04/07 20:52:56    338s] #
[04/07 20:52:56    338s] #Minimum voltage of a net in the design = 0.000.
[04/07 20:52:56    338s] #Maximum voltage of a net in the design = 0.950.
[04/07 20:52:56    338s] #Voltage range [0.000 - 0.950] has 662 nets.
[04/07 20:52:56    338s] #Voltage range [0.750 - 0.950] has 1 net.
[04/07 20:52:56    338s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/07 20:52:56    338s] ### Time Record (Cell Pin Access) is installed.
[04/07 20:52:56    338s] #Initial pin access analysis.
[04/07 20:52:56    338s] #Detail pin access analysis.
[04/07 20:52:56    338s] ### Time Record (Cell Pin Access) is uninstalled.
[04/07 20:52:56    338s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/07 20:52:56    338s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:52:56    338s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/07 20:52:56    338s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/07 20:52:56    338s] #Regenerating Ggrids automatically.
[04/07 20:52:56    338s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/07 20:52:56    338s] #Using automatically generated G-grids.
[04/07 20:52:56    338s] #Done routing data preparation.
[04/07 20:52:56    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.64 (MB), peak = 1720.53 (MB)
[04/07 20:52:56    338s] ### Time Record (Data Preparation) is uninstalled.
[04/07 20:52:57    338s] ### Time Record (Special Wire Merging) is installed.
[04/07 20:52:57    338s] #Merging special wires: starts on Fri Apr  7 20:52:57 2023 with memory = 1539.03 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    338s] ### Time Record (Special Wire Merging) is uninstalled.
[04/07 20:52:57    338s] #Start instance access analysis using 1 thread...
[04/07 20:52:57    338s] ### Time Record (Instance Pin Access) is installed.
[04/07 20:52:57    338s] #0 instance pins are hard to access
[04/07 20:52:57    338s] #Instance access analysis statistics:
[04/07 20:52:57    338s] #Cpu time = 00:00:00
[04/07 20:52:57    338s] #Elapsed time = 00:00:00
[04/07 20:52:57    338s] #Increased memory = 0.86 (MB)
[04/07 20:52:57    338s] #Total memory = 1540.93 (MB)
[04/07 20:52:57    338s] #Peak memory = 1720.53 (MB)
[04/07 20:52:57    338s] ### Time Record (Instance Pin Access) is uninstalled.
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Finished routing data preparation on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Cpu time = 00:00:01
[04/07 20:52:57    338s] #Elapsed time = 00:00:01
[04/07 20:52:57    338s] #Increased memory = 22.62 (MB)
[04/07 20:52:57    338s] #Total memory = 1540.93 (MB)
[04/07 20:52:57    338s] #Peak memory = 1720.53 (MB)
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] ### Time Record (Global Routing) is installed.
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Start global routing on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Start global routing initialization on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Number of eco nets is 0
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] #Start global routing data preparation on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] ### build_merged_routing_blockage_rect_list starts on Fri Apr  7 20:52:57 2023 with memory = 1540.93 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    338s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    338s] #Start routing resource analysis on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    338s] #
[04/07 20:52:57    338s] ### init_is_bin_blocked starts on Fri Apr  7 20:52:57 2023 with memory = 1540.93 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    338s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    338s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr  7 20:52:57 2023 with memory = 1551.22 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### adjust_flow_cap starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### adjust_partial_route_blockage starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### set_via_blocked starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### copy_flow starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] #Routing resource analysis is done on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] ### report_flow_cap starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] #  Resource Analysis:
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/07 20:52:57    339s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/07 20:52:57    339s] #  --------------------------------------------------------------
[04/07 20:52:57    339s] #  M1             H        5798        2097       69169    25.03%
[04/07 20:52:57    339s] #  M2             V        5792        2103       69169    26.20%
[04/07 20:52:57    339s] #  M3             H        2907        1040       69169    24.58%
[04/07 20:52:57    339s] #  M4             V        3757         190       69169     5.03%
[04/07 20:52:57    339s] #  M5             H        1880          93       69169     4.85%
[04/07 20:52:57    339s] #  M6             V        1973           0       69169     0.01%
[04/07 20:52:57    339s] #  M7             H         960          26       69169     1.36%
[04/07 20:52:57    339s] #  M8             V         958          28       69169     2.20%
[04/07 20:52:57    339s] #  M9             H         493           0       69169     0.08%
[04/07 20:52:57    339s] #  MRDL           V         232          12       69169    11.57%
[04/07 20:52:57    339s] #  --------------------------------------------------------------
[04/07 20:52:57    339s] #  Total                  24753       9.91%      691690    10.09%
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #  3 nets (0.45%) with 1 preferred extra spacing.
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### analyze_m2_tracks starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### report_initial_resource starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### mark_pg_pins_accessibility starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### set_net_region starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #Global routing data preparation is done on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] ### prepare_level starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### init level 1 starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### Level 1 hgrid = 263 X 263
[04/07 20:52:57    339s] ### prepare_level_flow starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #Global routing initialization is done on Fri Apr  7 20:52:57 2023
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] #
[04/07 20:52:57    339s] #start global routing iteration 1...
[04/07 20:52:57    339s] ### init_flow_edge starts on Fri Apr  7 20:52:57 2023 with memory = 1551.79 (MB), peak = 1720.53 (MB)
[04/07 20:52:57    339s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:57    339s] ### routing at level 1 (topmost level) iter 0
[04/07 20:52:58    339s] ### measure_qor starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### measure_congestion starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #start global routing iteration 2...
[04/07 20:52:58    339s] ### routing at level 1 (topmost level) iter 1
[04/07 20:52:58    339s] ### measure_qor starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### measure_congestion starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] ### route_end starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
[04/07 20:52:58    339s] #Total number of routable nets = 459.
[04/07 20:52:58    339s] #Total number of nets in the design = 665.
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #453 routable nets have only global wires.
[04/07 20:52:58    339s] #6 routable nets have only detail routed wires.
[04/07 20:52:58    339s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #Routed nets constraints summary:
[04/07 20:52:58    339s] #-----------------------------
[04/07 20:52:58    339s] #        Rules   Unconstrained  
[04/07 20:52:58    339s] #-----------------------------
[04/07 20:52:58    339s] #      Default             453  
[04/07 20:52:58    339s] #     CTS_RULE               0  
[04/07 20:52:58    339s] #-----------------------------
[04/07 20:52:58    339s] #        Total             453  
[04/07 20:52:58    339s] #-----------------------------
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #Routing constraints summary of the whole design:
[04/07 20:52:58    339s] #-------------------------------------------------------------
[04/07 20:52:58    339s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[04/07 20:52:58    339s] #-------------------------------------------------------------
[04/07 20:52:58    339s] #      Default                  3            0             453  
[04/07 20:52:58    339s] #     CTS_RULE                  0            3               0  
[04/07 20:52:58    339s] #-------------------------------------------------------------
[04/07 20:52:58    339s] #        Total                  3            3             453  
[04/07 20:52:58    339s] #-------------------------------------------------------------
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] ### cal_base_flow starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### init_flow_edge starts on Fri Apr  7 20:52:58 2023 with memory = 1557.68 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### cal_flow starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### report_overcon starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #                 OverCon       OverCon          
[04/07 20:52:58    339s] #                  #Gcell        #Gcell    %Gcell
[04/07 20:52:58    339s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[04/07 20:52:58    339s] #  ------------------------------------------------------------
[04/07 20:52:58    339s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[04/07 20:52:58    339s] #  M2            1(0.00%)      1(0.00%)   (0.00%)     0.03  
[04/07 20:52:58    339s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[04/07 20:52:58    339s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[04/07 20:52:58    339s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[04/07 20:52:58    339s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.02  
[04/07 20:52:58    339s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[04/07 20:52:58    339s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[04/07 20:52:58    339s] #  M9            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/07 20:52:58    339s] #  MRDL          0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/07 20:52:58    339s] #  ------------------------------------------------------------
[04/07 20:52:58    339s] #     Total      1(0.00%)      1(0.00%)   (0.00%)
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[04/07 20:52:58    339s] #  Overflow after GR: 0.00% H + 0.00% V
[04/07 20:52:58    339s] #
[04/07 20:52:58    339s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### cal_base_flow starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### init_flow_edge starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### cal_flow starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### export_cong_map starts on Fri Apr  7 20:52:58 2023 with memory = 1559.51 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### PDZT_Export::export_cong_map starts on Fri Apr  7 20:52:58 2023 with memory = 1559.57 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    339s] ### import_cong_map starts on Fri Apr  7 20:52:58 2023 with memory = 1559.57 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    339s] #Hotspot report including placement blocked areas
[04/07 20:52:58    339s] OPERPROF: Starting HotSpotCal at level 1, MEM:1879.0M
[04/07 20:52:58    339s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:58    339s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[04/07 20:52:58    339s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:58    339s] [hotspot] |    M1(H)   |          5.84 |          8.72 |
[04/07 20:52:58    339s] [hotspot] |    M2(V)   |          8.66 |         17.84 |
[04/07 20:52:58    339s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[04/07 20:52:58    339s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[04/07 20:52:58    339s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[04/07 20:52:58    339s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[04/07 20:52:58    339s] [hotspot] |    M7(H)   |         80.00 |        129.57 |
[04/07 20:52:58    339s] [hotspot] |    M8(V)   |         40.13 |        125.90 |
[04/07 20:52:58    339s] [hotspot] |    M9(H)   |          0.26 |          0.79 |
[04/07 20:52:58    340s] [hotspot] |   MRDL(V)   |          0.00 |          0.00 |
[04/07 20:52:58    340s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:58    340s] [hotspot] |   worst    | (M7)    80.00 | (M7)   129.57 |
[04/07 20:52:58    340s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:58    340s] [hotspot] | all layers |          0.00 |          0.00 |
[04/07 20:52:58    340s] [hotspot] +------------+---------------+---------------+
[04/07 20:52:58    340s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:52:58    340s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/07 20:52:58    340s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/07 20:52:58    340s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.260, REAL:0.272, MEM:1879.0M
[04/07 20:52:58    340s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    340s] ### update starts on Fri Apr  7 20:52:58 2023 with memory = 1561.31 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    340s] #Complete Global Routing.
[04/07 20:52:58    340s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:52:58    340s] #Total wire length = 44231 um.
[04/07 20:52:58    340s] #Total half perimeter of net bounding box = 40155 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M1 = 9019 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M2 = 19769 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M3 = 8133 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M4 = 2191 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M5 = 734 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M6 = 3887 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M7 = 499 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:52:58    340s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:52:58    340s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:52:58    340s] #Total number of vias = 2812
[04/07 20:52:58    340s] #Up-Via Summary (total 2812):
[04/07 20:52:58    340s] #           
[04/07 20:52:58    340s] #-----------------------
[04/07 20:52:58    340s] # M1               1542
[04/07 20:52:58    340s] # M2                794
[04/07 20:52:58    340s] # M3                227
[04/07 20:52:58    340s] # M4                115
[04/07 20:52:58    340s] # M5                108
[04/07 20:52:58    340s] # M6                 26
[04/07 20:52:58    340s] #-----------------------
[04/07 20:52:58    340s] #                  2812 
[04/07 20:52:58    340s] #
[04/07 20:52:58    340s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    340s] ### report_overcon starts on Fri Apr  7 20:52:58 2023 with memory = 1561.73 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    340s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    340s] ### report_overcon starts on Fri Apr  7 20:52:58 2023 with memory = 1561.73 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    340s] #Max overcon = 2 tracks.
[04/07 20:52:58    340s] #Total overcon = 0.00%.
[04/07 20:52:58    340s] #Worst layer Gcell overcon rate = 0.00%.
[04/07 20:52:58    340s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    340s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[04/07 20:52:58    340s] #
[04/07 20:52:58    340s] #Global routing statistics:
[04/07 20:52:58    340s] #Cpu time = 00:00:02
[04/07 20:52:58    340s] #Elapsed time = 00:00:02
[04/07 20:52:58    340s] #Increased memory = 20.80 (MB)
[04/07 20:52:58    340s] #Total memory = 1561.73 (MB)
[04/07 20:52:58    340s] #Peak memory = 1720.53 (MB)
[04/07 20:52:58    340s] #
[04/07 20:52:58    340s] #Finished global routing on Fri Apr  7 20:52:58 2023
[04/07 20:52:58    340s] #
[04/07 20:52:58    340s] #
[04/07 20:52:58    340s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:52:58    340s] ### Time Record (Track Assignment) is installed.
[04/07 20:52:58    340s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:52:58    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.08 (MB), peak = 1720.53 (MB)
[04/07 20:52:58    340s] ### Time Record (Track Assignment) is installed.
[04/07 20:52:58    340s] #Start Track Assignment.
[04/07 20:52:59    340s] #Done with 678 horizontal wires in 3 hboxes and 902 vertical wires in 3 hboxes.
[04/07 20:52:59    340s] #Done with 73 horizontal wires in 3 hboxes and 121 vertical wires in 3 hboxes.
[04/07 20:52:59    341s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[04/07 20:52:59    341s] #
[04/07 20:52:59    341s] #Track assignment summary:
[04/07 20:52:59    341s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/07 20:52:59    341s] #------------------------------------------------------------------------
[04/07 20:52:59    341s] # M1          8958.88 	  5.81%  	  0.00% 	  5.81%
[04/07 20:52:59    341s] # M2         19564.98 	  1.08%  	  0.00% 	  1.08%
[04/07 20:52:59    341s] # M3          7702.25 	  0.31%  	  0.00% 	  0.29%
[04/07 20:52:59    341s] # M4          1384.34 	 12.24%  	  0.00% 	 12.24%
[04/07 20:52:59    341s] # M5           385.20 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] # M6          2882.35 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] # M7           327.43 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] # M9             0.00 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] # MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
[04/07 20:52:59    341s] #------------------------------------------------------------------------
[04/07 20:52:59    341s] # All       41205.43  	  2.25% 	  0.00% 	  0.00%
[04/07 20:52:59    341s] #Complete Track Assignment.
[04/07 20:52:59    341s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:52:59    341s] #Total wire length = 44414 um.
[04/07 20:52:59    341s] #Total half perimeter of net bounding box = 40155 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M1 = 9218 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M2 = 19680 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M3 = 8208 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M4 = 2179 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M5 = 731 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M6 = 3892 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M7 = 504 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:52:59    341s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:52:59    341s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:52:59    341s] #Total number of vias = 2812
[04/07 20:52:59    341s] #Up-Via Summary (total 2812):
[04/07 20:52:59    341s] #           
[04/07 20:52:59    341s] #-----------------------
[04/07 20:52:59    341s] # M1               1542
[04/07 20:52:59    341s] # M2                794
[04/07 20:52:59    341s] # M3                227
[04/07 20:52:59    341s] # M4                115
[04/07 20:52:59    341s] # M5                108
[04/07 20:52:59    341s] # M6                 26
[04/07 20:52:59    341s] #-----------------------
[04/07 20:52:59    341s] #                  2812 
[04/07 20:52:59    341s] #
[04/07 20:52:59    341s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:52:59    341s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1534.83 (MB), peak = 1720.53 (MB)
[04/07 20:52:59    341s] #
[04/07 20:52:59    341s] #number of short segments in preferred routing layers
[04/07 20:52:59    341s] #	
[04/07 20:52:59    341s] #	
[04/07 20:52:59    341s] #
[04/07 20:52:59    341s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/07 20:52:59    341s] #Cpu time = 00:00:03
[04/07 20:52:59    341s] #Elapsed time = 00:00:03
[04/07 20:52:59    341s] #Increased memory = 16.70 (MB)
[04/07 20:52:59    341s] #Total memory = 1535.00 (MB)
[04/07 20:52:59    341s] #Peak memory = 1720.53 (MB)
[04/07 20:52:59    341s] ### Time Record (Detail Routing) is installed.
[04/07 20:52:59    341s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[04/07 20:53:00    341s] #
[04/07 20:53:00    341s] #Start Detail Routing..
[04/07 20:53:00    341s] #start initial detail routing ...
[04/07 20:53:00    341s] ### Design has 0 dirty nets, 960 dirty-areas), has valid drcs
[04/07 20:53:19    361s] #   number of violations = 1
[04/07 20:53:19    361s] #
[04/07 20:53:19    361s] #    By Layer and Type :
[04/07 20:53:19    361s] #	          Short   Totals
[04/07 20:53:19    361s] #	M1            0        0
[04/07 20:53:19    361s] #	M2            1        1
[04/07 20:53:19    361s] #	Totals        1        1
[04/07 20:53:19    361s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1678.21 (MB), peak = 1720.53 (MB)
[04/07 20:53:19    361s] #start 1st optimization iteration ...
[04/07 20:53:19    361s] #   number of violations = 0
[04/07 20:53:19    361s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1678.98 (MB), peak = 1720.53 (MB)
[04/07 20:53:19    361s] #Complete Detail Routing.
[04/07 20:53:19    361s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:53:19    361s] #Total wire length = 43786 um.
[04/07 20:53:19    361s] #Total half perimeter of net bounding box = 40155 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M1 = 9038 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M2 = 19755 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M3 = 7770 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M4 = 1910 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M5 = 868 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M6 = 3955 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M7 = 491 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:53:19    361s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:53:19    361s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:53:19    361s] #Total number of vias = 2899
[04/07 20:53:19    361s] #Up-Via Summary (total 2899):
[04/07 20:53:19    361s] #           
[04/07 20:53:19    361s] #-----------------------
[04/07 20:53:19    361s] # M1               1581
[04/07 20:53:19    361s] # M2                905
[04/07 20:53:19    361s] # M3                202
[04/07 20:53:19    361s] # M4                 93
[04/07 20:53:19    361s] # M5                 92
[04/07 20:53:19    361s] # M6                 26
[04/07 20:53:19    361s] #-----------------------
[04/07 20:53:19    361s] #                  2899 
[04/07 20:53:19    361s] #
[04/07 20:53:19    361s] #Total number of DRC violations = 0
[04/07 20:53:19    361s] ### Time Record (Detail Routing) is uninstalled.
[04/07 20:53:19    361s] #Cpu time = 00:00:20
[04/07 20:53:19    361s] #Elapsed time = 00:00:20
[04/07 20:53:19    361s] #Increased memory = -2.74 (MB)
[04/07 20:53:19    361s] #Total memory = 1532.26 (MB)
[04/07 20:53:19    361s] #Peak memory = 1720.53 (MB)
[04/07 20:53:19    361s] ### Time Record (Post Route Via Swapping) is installed.
[04/07 20:53:19    361s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[04/07 20:53:19    361s] #
[04/07 20:53:19    361s] #Start Post Route via swapping...
[04/07 20:53:19    361s] #9.74% of area are rerouted by ECO routing.
[04/07 20:53:21    362s] #   number of violations = 0
[04/07 20:53:21    362s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1532.27 (MB), peak = 1720.53 (MB)
[04/07 20:53:21    362s] #CELL_VIEW fifo1_sram,init has no DRC violation.
[04/07 20:53:21    362s] #Total number of DRC violations = 0
[04/07 20:53:21    362s] #Post Route via swapping is done.
[04/07 20:53:21    362s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/07 20:53:21    362s] #Total number of nets with non-default rule or having extra spacing = 9
[04/07 20:53:21    362s] #Total wire length = 43786 um.
[04/07 20:53:21    362s] #Total half perimeter of net bounding box = 40155 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M1 = 9038 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M2 = 19755 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M3 = 7770 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M4 = 1910 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M5 = 868 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M6 = 3955 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M7 = 491 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:53:21    362s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:53:21    362s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:53:21    362s] #Total number of vias = 2899
[04/07 20:53:21    362s] #Total number of multi-cut vias = 11 (  0.4%)
[04/07 20:53:21    362s] #Total number of single cut vias = 2888 ( 99.6%)
[04/07 20:53:21    362s] #Up-Via Summary (total 2899):
[04/07 20:53:21    362s] #                   single-cut          multi-cut      Total
[04/07 20:53:21    362s] #-----------------------------------------------------------
[04/07 20:53:21    362s] # M1              1580 ( 99.9%)         1 (  0.1%)       1581
[04/07 20:53:21    362s] # M2               903 ( 99.8%)         2 (  0.2%)        905
[04/07 20:53:21    362s] # M3               200 ( 99.0%)         2 (  1.0%)        202
[04/07 20:53:21    362s] # M4                91 ( 97.8%)         2 (  2.2%)         93
[04/07 20:53:21    362s] # M5                88 ( 95.7%)         4 (  4.3%)         92
[04/07 20:53:21    362s] # M6                26 (100.0%)         0 (  0.0%)         26
[04/07 20:53:21    362s] #-----------------------------------------------------------
[04/07 20:53:21    362s] #                 2888 ( 99.6%)        11 (  0.4%)       2899 
[04/07 20:53:21    362s] #
[04/07 20:53:21    362s] #detailRoute Statistics:
[04/07 20:53:21    362s] #Cpu time = 00:00:21
[04/07 20:53:21    362s] #Elapsed time = 00:00:21
[04/07 20:53:21    362s] #Increased memory = -2.71 (MB)
[04/07 20:53:21    362s] #Total memory = 1532.29 (MB)
[04/07 20:53:21    362s] #Peak memory = 1720.53 (MB)
[04/07 20:53:21    362s] ### Time Record (DB Export) is installed.
[04/07 20:53:21    362s] ### Time Record (DB Export) is uninstalled.
[04/07 20:53:21    362s] ### Time Record (Post Callback) is installed.
[04/07 20:53:21    362s] ### Time Record (Post Callback) is uninstalled.
[04/07 20:53:21    362s] #
[04/07 20:53:21    362s] #globalDetailRoute statistics:
[04/07 20:53:21    362s] #Cpu time = 00:00:28
[04/07 20:53:21    362s] #Elapsed time = 00:00:28
[04/07 20:53:21    362s] #Increased memory = 4.35 (MB)
[04/07 20:53:21    362s] #Total memory = 1509.21 (MB)
[04/07 20:53:21    362s] #Peak memory = 1720.53 (MB)
[04/07 20:53:21    362s] #Number of warnings = 64
[04/07 20:53:21    362s] #Total number of warnings = 221
[04/07 20:53:21    362s] #Number of fails = 0
[04/07 20:53:21    362s] #Total number of fails = 0
[04/07 20:53:21    362s] #Complete globalDetailRoute on Fri Apr  7 20:53:21 2023
[04/07 20:53:21    362s] #
[04/07 20:53:21    362s] ### Time Record (globalDetailRoute) is uninstalled.
[04/07 20:53:21    362s] % End globalDetailRoute (date=04/07 20:53:21, total cpu=0:00:27.7, real=0:00:28.0, peak res=1551.8M, current mem=1508.7M)
[04/07 20:53:21    362s] #Default setup view is reset to func_max_scenario.
[04/07 20:53:21    362s] #Default setup view is reset to func_max_scenario.
[04/07 20:53:21    362s] #routeDesign: cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1491.05 (MB), peak = 1720.53 (MB)
[04/07 20:53:21    362s] 
[04/07 20:53:21    362s] *** Summary of all messages that are not suppressed in this session:
[04/07 20:53:21    362s] Severity  ID               Count  Summary                                  
[04/07 20:53:21    362s] WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
[04/07 20:53:21    362s] *** Message Summary: 1 warning(s), 0 error(s)
[04/07 20:53:21    362s] 
[04/07 20:53:21    362s] ### Time Record (routeDesign) is uninstalled.
[04/07 20:53:21    362s] ### 
[04/07 20:53:21    362s] ###   Scalability Statistics
[04/07 20:53:21    362s] ### 
[04/07 20:53:21    362s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:53:21    362s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/07 20:53:21    362s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:53:21    362s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/07 20:53:21    362s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/07 20:53:21    362s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[04/07 20:53:21    362s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/07 20:53:21    362s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/07 20:53:21    362s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[04/07 20:53:21    362s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[04/07 20:53:21    362s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[04/07 20:53:21    362s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/07 20:53:21    362s] ###   Global Routing                |        00:00:03|        00:00:02|             1.0|
[04/07 20:53:21    362s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[04/07 20:53:21    362s] ###   Detail Routing                |        00:00:23|        00:00:23|             1.0|
[04/07 20:53:21    362s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[04/07 20:53:21    362s] ###   Entire Command                |        00:00:34|        00:00:34|             1.0|
[04/07 20:53:21    362s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:53:21    362s] ### 
[04/07 20:53:21    362s] #% End routeDesign (date=04/07 20:53:21, total cpu=0:00:34.4, real=0:00:34.0, peak res=1551.8M, current mem=1491.0M)
[04/07 20:53:21    362s] <CMD> optDesign -postRoute -setup -hold
[04/07 20:53:21    362s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1491.0M, totSessionCpu=0:06:03 **
[04/07 20:53:21    362s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/07 20:53:21    362s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/07 20:53:21    362s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:53:21    362s] Summary for sequential cells identification: 
[04/07 20:53:21    362s]   Identified SBFF number: 138
[04/07 20:53:21    362s]   Identified MBFF number: 0
[04/07 20:53:21    362s]   Identified SB Latch number: 0
[04/07 20:53:21    362s]   Identified MB Latch number: 0
[04/07 20:53:21    362s]   Not identified SBFF number: 180
[04/07 20:53:21    362s]   Not identified MBFF number: 0
[04/07 20:53:21    362s]   Not identified SB Latch number: 0
[04/07 20:53:21    362s]   Not identified MB Latch number: 0
[04/07 20:53:21    362s]   Number of sequential cells which are not FFs: 78
[04/07 20:53:21    362s]  Visiting view : func_max_scenario
[04/07 20:53:21    362s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:53:21    362s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:53:21    362s]  Visiting view : func_min_scenario
[04/07 20:53:21    362s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:53:21    362s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:53:21    362s]  Setting StdDelay to 16.10
[04/07 20:53:21    362s] Creating Cell Server, finished. 
[04/07 20:53:21    362s] 
[04/07 20:53:21    362s] Need call spDPlaceInit before registerPrioInstLoc.
[04/07 20:53:21    362s] Switching SI Aware to true by default in postroute mode   
[04/07 20:53:21    362s] GigaOpt running with 1 threads.
[04/07 20:53:21    362s] Info: 1 threads available for lower-level modules during optimization.
[04/07 20:53:21    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.2M
[04/07 20:53:21    362s] z: 2, totalTracks: 1
[04/07 20:53:21    362s] z: 4, totalTracks: 1
[04/07 20:53:21    362s] z: 6, totalTracks: 1
[04/07 20:53:21    362s] z: 8, totalTracks: 1
[04/07 20:53:21    362s] #spOpts: N=28 autoPA advPA 
[04/07 20:53:21    362s] All LLGs are deleted
[04/07 20:53:21    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1852.2M
[04/07 20:53:21    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:1852.2M
[04/07 20:53:21    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.2M
[04/07 20:53:21    362s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1852.2M
[04/07 20:53:21    362s] Core basic site is unit
[04/07 20:53:22    363s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/07 20:53:22    363s] SiteArray: use 5,865,472 bytes
[04/07 20:53:22    363s] SiteArray: current memory after site array memory allocation 1857.8M
[04/07 20:53:22    363s] SiteArray: FP blocked sites are writable
[04/07 20:53:22    363s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/07 20:53:22    363s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1857.8M
[04/07 20:53:22    363s] Process 43912 wires and vias for routing blockage and capacity analysis
[04/07 20:53:22    363s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.088, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.340, REAL:0.341, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF:     Starting CMU at level 3, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.360, REAL:0.359, MEM:1857.8M
[04/07 20:53:22    363s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1857.8MB).
[04/07 20:53:22    363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.436, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1857.8M
[04/07 20:53:22    363s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.045, MEM:1857.8M
[04/07 20:53:22    363s] 
[04/07 20:53:22    363s] Creating Lib Analyzer ...
[04/07 20:53:22    363s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[04/07 20:53:22    363s] Type 'man IMPOPT-7077' for more detail.
[04/07 20:53:22    363s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:53:22    363s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:53:22    363s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:53:22    363s] 
[04/07 20:53:23    364s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:05 mem=1861.9M
[04/07 20:53:23    364s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:05 mem=1861.9M
[04/07 20:53:23    364s] Creating Lib Analyzer, finished. 
[04/07 20:53:23    364s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1534.0M, totSessionCpu=0:06:05 **
[04/07 20:53:23    364s] Existing Dirty Nets : 0
[04/07 20:53:23    364s] New Signature Flow (optDesignCheckOptions) ....
[04/07 20:53:23    364s] #Taking db snapshot
[04/07 20:53:23    364s] #Taking db snapshot ... done
[04/07 20:53:23    364s] OPERPROF: Starting checkPlace at level 1, MEM:1859.9M
[04/07 20:53:23    364s] z: 2, totalTracks: 1
[04/07 20:53:23    364s] z: 4, totalTracks: 1
[04/07 20:53:23    364s] z: 6, totalTracks: 1
[04/07 20:53:23    364s] z: 8, totalTracks: 1
[04/07 20:53:23    364s] #spOpts: N=28 autoPA advPA 
[04/07 20:53:23    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.134, MEM:1859.9M
[04/07 20:53:23    364s] Begin checking placement ... (start mem=1859.9M, init mem=1859.9M)
[04/07 20:53:23    364s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.003, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1859.9M
[04/07 20:53:23    364s] *info: Placed = 443            (Fixed = 11)
[04/07 20:53:23    364s] *info: Unplaced = 0           
[04/07 20:53:23    364s] Placement Density:0.59%(1696/289374)
[04/07 20:53:23    364s] Placement Density (including fixed std cells):0.59%(1696/289374)
[04/07 20:53:23    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1859.9M
[04/07 20:53:23    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1854.3M
[04/07 20:53:23    364s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1854.3M)
[04/07 20:53:23    364s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.176, MEM:1854.3M
[04/07 20:53:23    364s]  Initial DC engine is -> aae
[04/07 20:53:23    364s]  
[04/07 20:53:23    364s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/07 20:53:23    364s]  
[04/07 20:53:23    364s]  
[04/07 20:53:23    364s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/07 20:53:23    364s]  
[04/07 20:53:23    364s] Reset EOS DB
[04/07 20:53:23    364s] Ignoring AAE DB Resetting ...
[04/07 20:53:23    364s]  Set Options for AAE Based Opt flow 
[04/07 20:53:23    364s] *** optDesign -postRoute ***
[04/07 20:53:23    364s] DRC Margin: user margin 0.0; extra margin 0
[04/07 20:53:23    364s] Setup Target Slack: user slack 0
[04/07 20:53:23    364s] Hold Target Slack: user slack 0
[04/07 20:53:23    365s] Opt: RC extraction mode changed to 'detail'
[04/07 20:53:23    365s] All LLGs are deleted
[04/07 20:53:23    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1854.3M
[04/07 20:53:23    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1854.3M
[04/07 20:53:23    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1854.3M
[04/07 20:53:23    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1854.3M
[04/07 20:53:24    365s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1859.9M
[04/07 20:53:24    365s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.110, REAL:0.114, MEM:1859.9M
[04/07 20:53:24    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.320, REAL:0.326, MEM:1859.9M
[04/07 20:53:24    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.340, REAL:0.339, MEM:1859.9M
[04/07 20:53:24    365s] Deleting Cell Server ...
[04/07 20:53:24    365s] Deleting Lib Analyzer.
[04/07 20:53:24    365s] Multi-VT timing optimization disabled based on library information.
[04/07 20:53:24    365s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:53:24    365s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:53:24    365s] Summary for sequential cells identification: 
[04/07 20:53:24    365s]   Identified SBFF number: 138
[04/07 20:53:24    365s]   Identified MBFF number: 0
[04/07 20:53:24    365s]   Identified SB Latch number: 0
[04/07 20:53:24    365s]   Identified MB Latch number: 0
[04/07 20:53:24    365s]   Not identified SBFF number: 180
[04/07 20:53:24    365s]   Not identified MBFF number: 0
[04/07 20:53:24    365s]   Not identified SB Latch number: 0
[04/07 20:53:24    365s]   Not identified MB Latch number: 0
[04/07 20:53:24    365s]   Number of sequential cells which are not FFs: 78
[04/07 20:53:24    365s]  Visiting view : func_max_scenario
[04/07 20:53:24    365s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:53:24    365s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:53:24    365s]  Visiting view : func_min_scenario
[04/07 20:53:24    365s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:53:24    365s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:53:24    365s]  Setting StdDelay to 16.10
[04/07 20:53:24    365s] Creating Cell Server, finished. 
[04/07 20:53:24    365s] 
[04/07 20:53:24    365s] Deleting Cell Server ...
[04/07 20:53:24    365s] ** INFO : this run is activating 'postRoute' automaton
[04/07 20:53:24    365s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:53:24    365s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:53:24    365s] Extraction called for design 'fifo1_sram' of instances=468 and nets=665 using extraction engine 'postRoute' at effort level 'low' .
[04/07 20:53:24    365s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/07 20:53:24    365s] RC Extraction called in multi-corner(2) mode.
[04/07 20:53:24    365s] Process corner(s) are loaded.
[04/07 20:53:24    365s]  Corner: cmax
[04/07 20:53:24    365s]  Corner: cmin
[04/07 20:53:24    365s] extractDetailRC Option : -outfile /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d  -extended
[04/07 20:53:24    365s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/07 20:53:24    365s]       RC Corner Indexes            0       1   
[04/07 20:53:24    365s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:53:24    365s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/07 20:53:24    365s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:53:24    365s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:53:24    365s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:53:24    365s] Shrink Factor                : 1.00000
[04/07 20:53:24    365s] LayerId::1 widthSet size::4
[04/07 20:53:24    365s] LayerId::2 widthSet size::4
[04/07 20:53:24    365s] LayerId::3 widthSet size::5
[04/07 20:53:24    365s] LayerId::4 widthSet size::5
[04/07 20:53:24    365s] LayerId::5 widthSet size::5
[04/07 20:53:24    365s] LayerId::6 widthSet size::5
[04/07 20:53:24    365s] LayerId::7 widthSet size::5
[04/07 20:53:24    365s] LayerId::8 widthSet size::5
[04/07 20:53:24    365s] LayerId::9 widthSet size::4
[04/07 20:53:24    365s] LayerId::10 widthSet size::2
[04/07 20:53:24    365s] Initializing multi-corner capacitance tables ... 
[04/07 20:53:25    366s] Initializing multi-corner resistance tables ...
[04/07 20:53:25    366s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 1.000000 ; uaWlH: 0.120236 ; aWlH: 0.000000 ; Pmax: 0.824800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 82 ; 
[04/07 20:53:25    366s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1853.9M)
[04/07 20:53:25    366s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for storing RC.
[04/07 20:53:25    366s] Extracted 10.0301% (CPU Time= 0:00:01.1  MEM= 2307.5M)
[04/07 20:53:25    366s] Extracted 20.0371% (CPU Time= 0:00:01.1  MEM= 2307.5M)
[04/07 20:53:26    366s] Extracted 30.044% (CPU Time= 0:00:01.2  MEM= 2307.5M)
[04/07 20:53:26    366s] Extracted 40.0278% (CPU Time= 0:00:01.3  MEM= 2307.5M)
[04/07 20:53:26    366s] Extracted 50.0347% (CPU Time= 0:00:01.3  MEM= 2307.5M)
[04/07 20:53:26    366s] Extracted 60.0417% (CPU Time= 0:00:01.3  MEM= 2307.5M)
[04/07 20:53:26    366s] Extracted 70.0255% (CPU Time= 0:00:01.3  MEM= 2307.5M)
[04/07 20:53:26    367s] Extracted 80.0324% (CPU Time= 0:00:01.3  MEM= 2307.5M)
[04/07 20:53:26    367s] Extracted 90.0394% (CPU Time= 0:00:01.4  MEM= 2307.5M)
[04/07 20:53:26    367s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 2307.5M)
[04/07 20:53:27    367s] Number of Extracted Resistors     : 7450
[04/07 20:53:27    367s] Number of Extracted Ground Cap.   : 7714
[04/07 20:53:27    367s] Number of Extracted Coupling Cap. : 20770
[04/07 20:53:27    367s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2267.504M)
[04/07 20:53:27    367s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/07 20:53:27    367s]  Corner: cmax
[04/07 20:53:27    367s]  Corner: cmin
[04/07 20:53:27    367s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2267.5M)
[04/07 20:53:27    367s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb_Filter.rcdb.d' for storing RC.
[04/07 20:53:27    367s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 484 access done (mem: 2267.504M)
[04/07 20:53:27    368s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2267.504M)
[04/07 20:53:27    368s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2267.504M)
[04/07 20:53:27    368s] processing rcdb (/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/07 20:53:27    368s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 0 access done (mem: 2267.504M)
[04/07 20:53:27    368s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2267.504M)
[04/07 20:53:27    368s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:03.0  MEM: 2267.504M)
[04/07 20:53:27    368s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2267.504M)
[04/07 20:53:27    368s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2267.5M)
[04/07 20:53:27    368s] LayerId::1 widthSet size::4
[04/07 20:53:27    368s] LayerId::2 widthSet size::4
[04/07 20:53:27    368s] LayerId::3 widthSet size::5
[04/07 20:53:27    368s] LayerId::4 widthSet size::5
[04/07 20:53:27    368s] LayerId::5 widthSet size::5
[04/07 20:53:27    368s] LayerId::6 widthSet size::5
[04/07 20:53:27    368s] LayerId::7 widthSet size::5
[04/07 20:53:27    368s] LayerId::8 widthSet size::5
[04/07 20:53:27    368s] LayerId::9 widthSet size::4
[04/07 20:53:27    368s] LayerId::10 widthSet size::2
[04/07 20:53:27    368s] Initializing multi-corner capacitance tables ... 
[04/07 20:53:28    369s] Initializing multi-corner resistance tables ...
[04/07 20:53:28    369s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 1.000000 ; uaWlH: 0.120236 ; aWlH: 0.000000 ; Pmax: 0.824800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 82 ; 
[04/07 20:53:28    369s] Starting delay calculation for Setup views
[04/07 20:53:29    369s] AAE DB initialization (MEM=2265.5 CPU=0:00:00.4 REAL=0:00:01.0) 
[04/07 20:53:29    369s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:53:29    370s] #################################################################################
[04/07 20:53:29    370s] # Design Stage: PostRoute
[04/07 20:53:29    370s] # Design Name: fifo1_sram
[04/07 20:53:29    370s] # Design Mode: 28nm
[04/07 20:53:29    370s] # Analysis Mode: MMMC OCV 
[04/07 20:53:29    370s] # Parasitics Mode: SPEF/RCDB
[04/07 20:53:29    370s] # Signoff Settings: SI On 
[04/07 20:53:29    370s] #################################################################################
[04/07 20:53:29    370s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:53:29    370s] Setting infinite Tws ...
[04/07 20:53:29    370s] First Iteration Infinite Tw... 
[04/07 20:53:29    370s] Calculate early delays in OCV mode...
[04/07 20:53:29    370s] Calculate late delays in OCV mode...
[04/07 20:53:29    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2265.5M, InitMEM = 2265.5M)
[04/07 20:53:29    370s] Start delay calculation (fullDC) (1 T). (MEM=2265.5)
[04/07 20:53:30    370s] Start AAE Lib Loading. (MEM=2277.11)
[04/07 20:53:30    370s] End AAE Lib Loading. (MEM=2315.27 CPU=0:00:00.3 Real=0:00:00.0)
[04/07 20:53:30    370s] End AAE Lib Interpolated Model. (MEM=2315.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:30    371s] Total number of fetched objects 655
[04/07 20:53:30    371s] AAE_INFO-618: Total number of nets in the design is 665,  100.0 percent of the nets selected for SI analysis
[04/07 20:53:30    371s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:30    371s] End delay calculation. (MEM=2323.26 CPU=0:00:00.4 REAL=0:00:00.0)
[04/07 20:53:31    371s] End delay calculation (fullDC). (MEM=2277.1 CPU=0:00:01.4 REAL=0:00:02.0)
[04/07 20:53:31    371s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2277.1M) ***
[04/07 20:53:31    371s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2277.1M)
[04/07 20:53:31    371s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:53:31    371s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2277.1M)
[04/07 20:53:31    371s] 
[04/07 20:53:31    371s] Executing IPO callback for view pruning ..
[04/07 20:53:31    371s] Starting SI iteration 2
[04/07 20:53:31    372s] Calculate early delays in OCV mode...
[04/07 20:53:31    372s] Calculate late delays in OCV mode...
[04/07 20:53:31    372s] Start delay calculation (fullDC) (1 T). (MEM=1904.22)
[04/07 20:53:31    372s] End AAE Lib Interpolated Model. (MEM=1904.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:31    372s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 12. 
[04/07 20:53:31    372s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 655. 
[04/07 20:53:31    372s] Total number of fetched objects 655
[04/07 20:53:31    372s] AAE_INFO-618: Total number of nets in the design is 665,  11.0 percent of the nets selected for SI analysis
[04/07 20:53:31    372s] End delay calculation. (MEM=1910.37 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:53:31    372s] End delay calculation (fullDC). (MEM=1910.37 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:53:31    372s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1910.4M) ***
[04/07 20:53:32    372s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:06:12 mem=1910.4M)
[04/07 20:53:32    372s] End AAE Lib Interpolated Model. (MEM=1910.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:32    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1910.4M
[04/07 20:53:32    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.239, MEM:1910.4M
[04/07 20:53:32    372s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.744 |  0.000  | -0.029  | -11.715 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.586%
Total number of glitch violations: 2
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1589.3M, totSessionCpu=0:06:13 **
[04/07 20:53:32    372s] Setting latch borrow mode to budget during optimization.
[04/07 20:53:32    372s] Info: Done creating the CCOpt slew target map.
[04/07 20:53:32    372s] Glitch fixing enabled
[04/07 20:53:32    372s] Running CCOpt-PRO on entire clock network
[04/07 20:53:32    372s] Net route status summary:
[04/07 20:53:32    372s]   Clock:         9 (unrouted=3, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:53:32    372s]   Non-clock:   656 (unrouted=203, trialRouted=0, noStatus=0, routed=453, fixed=0, [crossesIlmBoundary=0, tooFewTerms=181, (crossesIlmBoundary AND tooFewTerms=0)])
[04/07 20:53:32    372s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (6 routed out of 9 total).
[04/07 20:53:32    372s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[04/07 20:53:32    373s] **INFO: Start fixing DRV (Mem = 1897.18M) ...
[04/07 20:53:32    373s] Begin: GigaOpt DRV Optimization
[04/07 20:53:32    373s] Glitch fixing enabled
[04/07 20:53:32    373s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/07 20:53:32    373s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:53:32    373s] Info: 25 io nets excluded
[04/07 20:53:32    373s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:53:32    373s] End AAE Lib Interpolated Model. (MEM=1897.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:32    373s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:13.1/0:07:03.6 (0.9), mem = 1897.2M
[04/07 20:53:32    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.23
[04/07 20:53:32    373s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:53:32    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:13 mem=1897.2M
[04/07 20:53:32    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.2M
[04/07 20:53:32    373s] z: 2, totalTracks: 1
[04/07 20:53:32    373s] z: 4, totalTracks: 1
[04/07 20:53:32    373s] z: 6, totalTracks: 1
[04/07 20:53:32    373s] z: 8, totalTracks: 1
[04/07 20:53:32    373s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:53:32    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.2M
[04/07 20:53:33    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.232, MEM:1897.2M
[04/07 20:53:33    373s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1897.2MB).
[04/07 20:53:33    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.256, MEM:1897.2M
[04/07 20:53:33    373s] TotalInstCnt at PhyDesignMc Initialization: 435
[04/07 20:53:33    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:13 mem=1897.2M
[04/07 20:53:33    373s] ### Creating RouteCongInterface, started
[04/07 20:53:33    373s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=2062.8M
[04/07 20:53:34    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=2078.8M
[04/07 20:53:36    376s] ### Creating RouteCongInterface, finished
[04/07 20:53:36    376s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:53:36    376s] 
[04/07 20:53:36    376s] Creating Lib Analyzer ...
[04/07 20:53:36    376s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:53:36    376s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:53:36    376s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:53:36    376s] 
[04/07 20:53:37    377s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:18 mem=2078.8M
[04/07 20:53:37    377s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:18 mem=2078.8M
[04/07 20:53:37    377s] Creating Lib Analyzer, finished. 
[04/07 20:53:39    379s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[04/07 20:53:39    379s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2097.9M
[04/07 20:53:39    379s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2097.9M
[04/07 20:53:39    379s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:53:39    379s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/07 20:53:39    379s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:53:39    379s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/07 20:53:39    379s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:53:39    379s] Info: violation cost 96.031372 (cap = 95.943970, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.087400)
[04/07 20:53:39    379s] |     0|     0|     0.00|     9|    65|    -0.04|     0|     0|     0|     0|     2|     3|    -1.36|   -11.74|       0|       0|       0|   0.59|          |         |
[04/07 20:53:39    379s] Info: violation cost 95.932816 (cap = 95.932816, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:53:39    379s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|    -1.36|   -11.74|       2|       0|       1|   0.59| 0:00:00.0|  2149.6M|
[04/07 20:53:39    379s] Info: violation cost 87.936165 (cap = 87.936165, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/07 20:53:39    379s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0|     0|    -1.36|   -11.74|       0|       0|       0|   0.59| 0:00:00.0|  2149.6M|
[04/07 20:53:39    379s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] ###############################################################################
[04/07 20:53:39    379s] #
[04/07 20:53:39    379s] #  Large fanout net report:  
[04/07 20:53:39    379s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/07 20:53:39    379s] #     - current density: 0.59
[04/07 20:53:39    379s] #
[04/07 20:53:39    379s] #  List of high fanout nets:
[04/07 20:53:39    379s] #
[04/07 20:53:39    379s] ###############################################################################
[04/07 20:53:39    379s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:53:39    379s] Layer 3 has 3 constrained nets 
[04/07 20:53:39    379s] Layer 5 has 6 constrained nets 
[04/07 20:53:39    379s] **** End NDR-Layer Usage Statistics ****
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] =======================================================================
[04/07 20:53:39    379s]                 Reasons for remaining drv violations
[04/07 20:53:39    379s] =======================================================================
[04/07 20:53:39    379s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] MultiBuffering failure reasons
[04/07 20:53:39    379s] ------------------------------------------------
[04/07 20:53:39    379s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2149.6M) ***
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] Begin: glitch net info
[04/07 20:53:39    379s] glitch slack range: number of glitch nets
[04/07 20:53:39    379s] glitch slack < -0.32 : 0
[04/07 20:53:39    379s] -0.32 < glitch slack < -0.28 : 0
[04/07 20:53:39    379s] -0.28 < glitch slack < -0.24 : 0
[04/07 20:53:39    379s] -0.24 < glitch slack < -0.2 : 0
[04/07 20:53:39    379s] -0.2 < glitch slack < -0.16 : 0
[04/07 20:53:39    379s] -0.16 < glitch slack < -0.12 : 0
[04/07 20:53:39    379s] -0.12 < glitch slack < -0.08 : 0
[04/07 20:53:39    379s] -0.08 < glitch slack < -0.04 : 0
[04/07 20:53:39    379s] -0.04 < glitch slack : 0
[04/07 20:53:39    379s] End: glitch net info
[04/07 20:53:39    379s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2130.5M
[04/07 20:53:39    379s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2130.5M
[04/07 20:53:39    379s] TotalInstCnt at PhyDesignMc Destruction: 437
[04/07 20:53:39    379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.23
[04/07 20:53:39    379s] *** DrvOpt [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:06:19.7/0:07:10.2 (0.9), mem = 2130.5M
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] =============================================================================================
[04/07 20:53:39    379s]  Step TAT Report for DrvOpt #8
[04/07 20:53:39    379s] =============================================================================================
[04/07 20:53:39    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:53:39    379s] ---------------------------------------------------------------------------------------------
[04/07 20:53:39    379s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:53:39    379s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:53:39    379s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  32.7 % )     0:00:02.2 /  0:00:02.2    1.0
[04/07 20:53:39    379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:39    379s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:53:39    379s] [ RouteCongInterfaceInit ]      1   0:00:01.8  (  26.8 % )     0:00:02.9 /  0:00:02.9    1.0
[04/07 20:53:39    379s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:53:39    379s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:53:39    379s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:39    379s] [ OptEval                ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:53:39    379s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.9
[04/07 20:53:39    379s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:39    379s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:39    379s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:39    379s] [ AAESlewUpdate          ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.4
[04/07 20:53:39    379s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:53:39    379s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:53:39    379s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   11.7
[04/07 20:53:39    379s] [ MISC                   ]          0:00:01.8  (  27.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:53:39    379s] ---------------------------------------------------------------------------------------------
[04/07 20:53:39    379s]  DrvOpt #8 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[04/07 20:53:39    379s] ---------------------------------------------------------------------------------------------
[04/07 20:53:39    379s] 
[04/07 20:53:39    379s] Running refinePlace -preserveRouting true -hardFence false
[04/07 20:53:39    379s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2130.5M
[04/07 20:53:39    379s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2130.5M
[04/07 20:53:39    379s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2130.5M
[04/07 20:53:39    379s] z: 2, totalTracks: 1
[04/07 20:53:39    379s] z: 4, totalTracks: 1
[04/07 20:53:39    379s] z: 6, totalTracks: 1
[04/07 20:53:39    379s] z: 8, totalTracks: 1
[04/07 20:53:39    379s] #spOpts: N=28 autoPA advPA 
[04/07 20:53:39    379s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.250, REAL:0.245, MEM:2130.5M
[04/07 20:53:39    380s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2130.5MB).
[04/07 20:53:39    380s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.270, REAL:0.264, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.270, REAL:0.265, MEM:2130.5M
[04/07 20:53:39    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.17
[04/07 20:53:39    380s] OPERPROF:   Starting RefinePlace at level 2, MEM:2130.5M
[04/07 20:53:39    380s] *** Starting refinePlace (0:06:20 mem=2130.5M) ***
[04/07 20:53:39    380s] Total net bbox length = 3.928e+04 (1.559e+04 2.370e+04) (ext = 7.127e+03)
[04/07 20:53:39    380s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:2130.5M
[04/07 20:53:39    380s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:53:39    380s] Type 'man IMPSP-5140' for more detail.
[04/07 20:53:39    380s] **WARN: (IMPSP-315):	Found 181 instances insts with no PG Term connections.
[04/07 20:53:39    380s] Type 'man IMPSP-315' for more detail.
[04/07 20:53:39    380s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2130.5M
[04/07 20:53:39    380s] Starting refinePlace ...
[04/07 20:53:39    380s]   Spread Effort: high, post-route mode, useDDP on.
[04/07 20:53:39    380s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2130.5MB) @(0:06:20 - 0:06:20).
[04/07 20:53:39    380s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:39    380s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:53:39    380s] 
[04/07 20:53:39    380s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:53:39    380s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:39    380s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2130.5MB) @(0:06:20 - 0:06:20).
[04/07 20:53:39    380s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:39    380s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2130.5MB
[04/07 20:53:39    380s] Statistics of distance of Instance movement in refine placement:
[04/07 20:53:39    380s]   maximum (X+Y) =         0.00 um
[04/07 20:53:39    380s]   mean    (X+Y) =         0.00 um
[04/07 20:53:39    380s] Summary Report:
[04/07 20:53:39    380s] Instances move: 0 (out of 434 movable)
[04/07 20:53:39    380s] Instances flipped: 0
[04/07 20:53:39    380s] Mean displacement: 0.00 um
[04/07 20:53:39    380s] Max displacement: 0.00 um 
[04/07 20:53:39    380s] Total instances moved : 0
[04/07 20:53:39    380s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.062, MEM:2130.5M
[04/07 20:53:39    380s] Total net bbox length = 3.928e+04 (1.559e+04 2.370e+04) (ext = 7.127e+03)
[04/07 20:53:39    380s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2130.5MB
[04/07 20:53:39    380s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2130.5MB) @(0:06:20 - 0:06:20).
[04/07 20:53:39    380s] *** Finished refinePlace (0:06:20 mem=2130.5M) ***
[04/07 20:53:39    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.17
[04/07 20:53:39    380s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.090, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.022, MEM:2130.5M
[04/07 20:53:39    380s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.380, REAL:0.377, MEM:2130.5M
[04/07 20:53:39    380s] End: GigaOpt DRV Optimization
[04/07 20:53:39    380s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1695.6M, totSessionCpu=0:06:20 **
[04/07 20:53:39    380s] *info:
[04/07 20:53:39    380s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2029.52M).
[04/07 20:53:39    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.5M
[04/07 20:53:40    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.245, MEM:2029.5M
[04/07 20:53:40    380s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=2029.5M)                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.744 |  0.000  | -0.029  | -11.715 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.588%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1695.6M, totSessionCpu=0:06:21 **
[04/07 20:53:40    380s]   DRV Snapshot: (REF)
[04/07 20:53:40    380s]          Tran DRV: 0
[04/07 20:53:40    380s]           Cap DRV: 64
[04/07 20:53:40    380s]        Fanout DRV: 0
[04/07 20:53:40    380s]            Glitch: 1
[04/07 20:53:40    380s] *** Timing NOT met, worst failing slack is -1.365
[04/07 20:53:40    380s] *** Check timing (0:00:00.0)
[04/07 20:53:40    380s] Deleting Lib Analyzer.
[04/07 20:53:40    380s] Begin: GigaOpt Optimization in WNS mode
[04/07 20:53:40    380s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[04/07 20:53:40    380s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:53:40    380s] Info: 25 io nets excluded
[04/07 20:53:40    380s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:53:40    380s] End AAE Lib Interpolated Model. (MEM=2019.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:40    380s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:20.6/0:07:11.0 (0.9), mem = 2020.0M
[04/07 20:53:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.24
[04/07 20:53:40    380s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:53:40    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=2020.0M
[04/07 20:53:40    380s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:53:40    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2020.0M
[04/07 20:53:40    380s] z: 2, totalTracks: 1
[04/07 20:53:40    380s] z: 4, totalTracks: 1
[04/07 20:53:40    380s] z: 6, totalTracks: 1
[04/07 20:53:40    380s] z: 8, totalTracks: 1
[04/07 20:53:40    380s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:53:40    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2020.0M
[04/07 20:53:40    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.232, MEM:2020.0M
[04/07 20:53:40    380s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2020.0MB).
[04/07 20:53:40    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.245, MEM:2020.0M
[04/07 20:53:40    380s] TotalInstCnt at PhyDesignMc Initialization: 437
[04/07 20:53:40    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2020.0M
[04/07 20:53:40    380s] ### Creating RouteCongInterface, started
[04/07 20:53:42    382s] ### Creating RouteCongInterface, finished
[04/07 20:53:42    382s] 
[04/07 20:53:42    382s] Creating Lib Analyzer ...
[04/07 20:53:42    382s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:53:42    382s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:53:42    382s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:53:42    382s] 
[04/07 20:53:43    383s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:24 mem=2068.0M
[04/07 20:53:43    383s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:24 mem=2068.0M
[04/07 20:53:43    383s] Creating Lib Analyzer, finished. 
[04/07 20:53:47    388s] *info: 25 io nets excluded
[04/07 20:53:47    388s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:53:47    388s] *info: 9 clock nets excluded
[04/07 20:53:47    388s] *info: 2 special nets excluded.
[04/07 20:53:47    388s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:53:47    388s] *info: 8 multi-driver nets excluded.
[04/07 20:53:47    388s] *info: 10 no-driver nets excluded.
[04/07 20:53:49    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.11
[04/07 20:53:49    389s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:53:49    389s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:53:49    389s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:53:49    389s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:53:49    389s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:53:49    389s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:53:49    389s] ** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.744 Density 0.59
[04/07 20:53:49    389s] Optimizer WNS Pass 0
[04/07 20:53:49    389s] OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.744|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.744|
+--------------------------------+------+-------+

[04/07 20:53:49    389s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2100.1M
[04/07 20:53:49    389s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2100.1M
[04/07 20:53:49    389s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:53:49    389s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:53:49    389s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:53:49    389s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:53:49    389s] |  -1.365|   -1.365| -11.744|  -11.744|     0.59%|   0:00:00.0| 2101.1M|func_max_scenario|  reg2out| rdata[4]                       |
[04/07 20:53:51    391s] |  -1.365|   -1.365| -11.753|  -11.753|     0.59%|   0:00:02.0| 2152.3M|func_max_scenario|  reg2out| rdata[4]                       |
[04/07 20:53:51    391s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2152.3M) ***
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=2152.3M) ***
[04/07 20:53:51    391s] OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.753|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.753|
+--------------------------------+------+-------+

[04/07 20:53:51    391s] ** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.753 Density 0.59
[04/07 20:53:51    391s] Update Timing Windows (Threshold 0.016) ...
[04/07 20:53:51    391s] Re Calculate Delays on 2 Nets
[04/07 20:53:51    391s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

[04/07 20:53:51    391s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:53:51    391s] Layer 3 has 3 constrained nets 
[04/07 20:53:51    391s] Layer 5 has 6 constrained nets 
[04/07 20:53:51    391s] **** End NDR-Layer Usage Statistics ****
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] *** Finish Post Route Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2152.3M) ***
[04/07 20:53:51    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.11
[04/07 20:53:51    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2133.2M
[04/07 20:53:51    391s] TotalInstCnt at PhyDesignMc Destruction: 439
[04/07 20:53:51    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.24
[04/07 20:53:51    391s] *** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:06:31.5/0:07:22.0 (0.9), mem = 2133.2M
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] =============================================================================================
[04/07 20:53:51    391s]  Step TAT Report for WnsOpt #4
[04/07 20:53:51    391s] =============================================================================================
[04/07 20:53:51    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:53:51    391s] ---------------------------------------------------------------------------------------------
[04/07 20:53:51    391s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/07 20:53:51    391s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  10.6 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:53:51    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:51    391s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:53:51    391s] [ RouteCongInterfaceInit ]      1   0:00:01.8  (  16.2 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:53:51    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:51    391s] [ TransformInit          ]      1   0:00:05.6  (  51.6 % )     0:00:06.8 /  0:00:06.8    1.0
[04/07 20:53:51    391s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:53:51    391s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[04/07 20:53:51    391s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.6
[04/07 20:53:51    391s] [ OptEval                ]      6   0:00:01.5  (  14.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/07 20:53:51    391s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:53:51    391s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:53:51    391s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:53:51    391s] [ IncrDelayCalc          ]     15   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:53:51    391s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:53:51    391s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/07 20:53:51    391s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:53:51    391s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/07 20:53:51    391s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    0.9
[04/07 20:53:51    391s] ---------------------------------------------------------------------------------------------
[04/07 20:53:51    391s]  WnsOpt #4 TOTAL                    0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[04/07 20:53:51    391s] ---------------------------------------------------------------------------------------------
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] Running refinePlace -preserveRouting true -hardFence false
[04/07 20:53:51    391s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2133.2M
[04/07 20:53:51    391s] z: 2, totalTracks: 1
[04/07 20:53:51    391s] z: 4, totalTracks: 1
[04/07 20:53:51    391s] z: 6, totalTracks: 1
[04/07 20:53:51    391s] z: 8, totalTracks: 1
[04/07 20:53:51    391s] #spOpts: N=28 autoPA advPA 
[04/07 20:53:51    391s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.230, REAL:0.224, MEM:2133.2M
[04/07 20:53:51    391s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2133.2MB).
[04/07 20:53:51    391s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.250, REAL:0.242, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.250, REAL:0.243, MEM:2133.2M
[04/07 20:53:51    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.18
[04/07 20:53:51    391s] OPERPROF:   Starting RefinePlace at level 2, MEM:2133.2M
[04/07 20:53:51    391s] *** Starting refinePlace (0:06:32 mem=2133.2M) ***
[04/07 20:53:51    391s] Total net bbox length = 3.929e+04 (1.560e+04 2.370e+04) (ext = 7.122e+03)
[04/07 20:53:51    391s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:2133.2M
[04/07 20:53:51    391s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:53:51    391s] Type 'man IMPSP-5140' for more detail.
[04/07 20:53:51    391s] **WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
[04/07 20:53:51    391s] Type 'man IMPSP-315' for more detail.
[04/07 20:53:51    391s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2133.2M
[04/07 20:53:51    391s] Starting refinePlace ...
[04/07 20:53:51    391s]   Spread Effort: high, post-route mode, useDDP on.
[04/07 20:53:51    391s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2133.2MB) @(0:06:32 - 0:06:32).
[04/07 20:53:51    391s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:51    391s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:53:51    391s] 
[04/07 20:53:51    391s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:53:51    391s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:51    391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2133.2MB) @(0:06:32 - 0:06:32).
[04/07 20:53:51    391s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:53:51    391s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2133.2MB
[04/07 20:53:51    391s] Statistics of distance of Instance movement in refine placement:
[04/07 20:53:51    391s]   maximum (X+Y) =         0.00 um
[04/07 20:53:51    391s]   mean    (X+Y) =         0.00 um
[04/07 20:53:51    391s] Summary Report:
[04/07 20:53:51    391s] Instances move: 0 (out of 436 movable)
[04/07 20:53:51    391s] Instances flipped: 0
[04/07 20:53:51    391s] Mean displacement: 0.00 um
[04/07 20:53:51    391s] Max displacement: 0.00 um 
[04/07 20:53:51    391s] Total instances moved : 0
[04/07 20:53:51    391s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.061, MEM:2133.2M
[04/07 20:53:51    391s] Total net bbox length = 3.929e+04 (1.560e+04 2.370e+04) (ext = 7.122e+03)
[04/07 20:53:51    391s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2133.2MB
[04/07 20:53:51    391s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2133.2MB) @(0:06:32 - 0:06:32).
[04/07 20:53:51    391s] *** Finished refinePlace (0:06:32 mem=2133.2M) ***
[04/07 20:53:51    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.18
[04/07 20:53:51    391s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.087, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.033, MEM:2133.2M
[04/07 20:53:51    391s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.370, REAL:0.363, MEM:2133.2M
[04/07 20:53:51    391s] End: GigaOpt Optimization in WNS mode
[04/07 20:53:51    391s] Skipping post route harden opt
[04/07 20:53:51    391s] Deleting Lib Analyzer.
[04/07 20:53:51    391s] Begin: GigaOpt Optimization in TNS mode
[04/07 20:53:51    391s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:53:51    391s] Info: 25 io nets excluded
[04/07 20:53:51    391s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:53:51    391s] End AAE Lib Interpolated Model. (MEM=2048.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:53:51    391s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:31.9/0:07:22.4 (0.9), mem = 2048.2M
[04/07 20:53:51    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.25
[04/07 20:53:51    391s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:53:51    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=2048.2M
[04/07 20:53:51    391s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/07 20:53:51    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2048.2M
[04/07 20:53:51    391s] z: 2, totalTracks: 1
[04/07 20:53:51    391s] z: 4, totalTracks: 1
[04/07 20:53:51    391s] z: 6, totalTracks: 1
[04/07 20:53:51    391s] z: 8, totalTracks: 1
[04/07 20:53:51    391s] #spOpts: N=28 autoPA advPA 
[04/07 20:53:51    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2048.2M
[04/07 20:53:51    392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.247, MEM:2048.2M
[04/07 20:53:51    392s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2048.2MB).
[04/07 20:53:51    392s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.268, MEM:2048.2M
[04/07 20:53:51    392s] TotalInstCnt at PhyDesignMc Initialization: 439
[04/07 20:53:51    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=2048.2M
[04/07 20:53:51    392s] ### Creating RouteCongInterface, started
[04/07 20:53:53    394s] ### Creating RouteCongInterface, finished
[04/07 20:53:53    394s] 
[04/07 20:53:53    394s] Creating Lib Analyzer ...
[04/07 20:53:53    394s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:53:53    394s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:53:53    394s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:53:53    394s] 
[04/07 20:53:54    395s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:35 mem=2068.2M
[04/07 20:53:54    395s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:35 mem=2068.2M
[04/07 20:53:54    395s] Creating Lib Analyzer, finished. 
[04/07 20:53:58    399s] *info: 25 io nets excluded
[04/07 20:53:58    399s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:53:58    399s] *info: 9 clock nets excluded
[04/07 20:53:58    399s] *info: 2 special nets excluded.
[04/07 20:53:58    399s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:53:58    399s] *info: 8 multi-driver nets excluded.
[04/07 20:53:58    399s] *info: 10 no-driver nets excluded.
[04/07 20:54:00    400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.12
[04/07 20:54:00    400s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:54:00    400s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:54:00    400s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:54:00    400s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:54:00    400s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:54:00    400s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:54:00    400s] ** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.751 Density 0.59
[04/07 20:54:00    400s] Optimizer TNS Opt
[04/07 20:54:00    400s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

[04/07 20:54:00    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2100.3M
[04/07 20:54:00    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2100.3M
[04/07 20:54:00    400s] Active Path Group: INPUTS OUTPUTS in2out in2reg reg2out default 
[04/07 20:54:00    400s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:54:00    400s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/07 20:54:00    400s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:54:00    400s] |  -1.365|   -1.365| -11.751|  -11.751|     0.59%|   0:00:00.0| 2101.3M|func_max_scenario|  reg2out| rdata[4]                       |
[04/07 20:54:00    401s] |  -1.365|   -1.365| -11.751|  -11.751|     0.59%|   0:00:00.0| 2153.0M|func_max_scenario|  reg2out| rdata[4]                       |
[04/07 20:54:00    401s] +--------+---------+--------+---------+----------+------------+--------+-----------------+---------+--------------------------------+
[04/07 20:54:00    401s] 
[04/07 20:54:00    401s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2153.0M) ***
[04/07 20:54:00    401s] 
[04/07 20:54:00    401s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2153.0M) ***
[04/07 20:54:00    401s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

[04/07 20:54:00    401s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.751|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.751|
+--------------------------------+------+-------+

[04/07 20:54:00    401s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:54:00    401s] Layer 3 has 3 constrained nets 
[04/07 20:54:00    401s] Layer 5 has 6 constrained nets 
[04/07 20:54:00    401s] **** End NDR-Layer Usage Statistics ****
[04/07 20:54:00    401s] 
[04/07 20:54:00    401s] *** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2153.0M) ***
[04/07 20:54:00    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.12
[04/07 20:54:00    401s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.9M
[04/07 20:54:00    401s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:2133.9M
[04/07 20:54:00    401s] TotalInstCnt at PhyDesignMc Destruction: 439
[04/07 20:54:00    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.25
[04/07 20:54:00    401s] *** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.3 (1.0), totSession cpu/real = 0:06:41.3/0:07:31.7 (0.9), mem = 2133.9M
[04/07 20:54:00    401s] 
[04/07 20:54:00    401s] =============================================================================================
[04/07 20:54:00    401s]  Step TAT Report for TnsOpt #8
[04/07 20:54:00    401s] =============================================================================================
[04/07 20:54:00    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:00    401s] ---------------------------------------------------------------------------------------------
[04/07 20:54:00    401s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  11.5 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:54:00    401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[04/07 20:54:00    401s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:54:00    401s] [ RouteCongInterfaceInit ]      1   0:00:01.8  (  18.9 % )     0:00:01.8 /  0:00:01.8    1.0
[04/07 20:54:00    401s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ TransformInit          ]      1   0:00:05.5  (  58.7 % )     0:00:06.5 /  0:00:06.6    1.0
[04/07 20:54:00    401s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:54:00    401s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:54:00    401s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ OptEval                ]      8   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:54:00    401s] [ OptCommit              ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   14.2
[04/07 20:54:00    401s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   19.3
[04/07 20:54:00    401s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:00    401s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:54:00    401s] ---------------------------------------------------------------------------------------------
[04/07 20:54:00    401s]  TnsOpt #8 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.4    1.0
[04/07 20:54:00    401s] ---------------------------------------------------------------------------------------------
[04/07 20:54:00    401s] 
[04/07 20:54:00    401s] Running refinePlace -preserveRouting true -hardFence false
[04/07 20:54:00    401s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2133.9M
[04/07 20:54:00    401s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2133.9M
[04/07 20:54:00    401s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2133.9M
[04/07 20:54:00    401s] z: 2, totalTracks: 1
[04/07 20:54:00    401s] z: 4, totalTracks: 1
[04/07 20:54:00    401s] z: 6, totalTracks: 1
[04/07 20:54:00    401s] z: 8, totalTracks: 1
[04/07 20:54:00    401s] #spOpts: N=28 autoPA advPA 
[04/07 20:54:00    401s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.240, REAL:0.240, MEM:2133.9M
[04/07 20:54:01    401s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2133.9MB).
[04/07 20:54:01    401s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.260, REAL:0.260, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.260, REAL:0.260, MEM:2133.9M
[04/07 20:54:01    401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28368.19
[04/07 20:54:01    401s] OPERPROF:   Starting RefinePlace at level 2, MEM:2133.9M
[04/07 20:54:01    401s] *** Starting refinePlace (0:06:42 mem=2133.9M) ***
[04/07 20:54:01    401s] Total net bbox length = 3.929e+04 (1.560e+04 2.370e+04) (ext = 7.122e+03)
[04/07 20:54:01    401s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.003, MEM:2133.9M
[04/07 20:54:01    401s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/07 20:54:01    401s] Type 'man IMPSP-5140' for more detail.
[04/07 20:54:01    401s] **WARN: (IMPSP-315):	Found 183 instances insts with no PG Term connections.
[04/07 20:54:01    401s] Type 'man IMPSP-315' for more detail.
[04/07 20:54:01    401s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2133.9M
[04/07 20:54:01    401s] Starting refinePlace ...
[04/07 20:54:01    401s]   Spread Effort: high, post-route mode, useDDP on.
[04/07 20:54:01    401s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2133.9MB) @(0:06:42 - 0:06:42).
[04/07 20:54:01    401s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:54:01    401s] wireLenOptFixPriorityInst 96 inst fixed
[04/07 20:54:01    401s] 
[04/07 20:54:01    401s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/07 20:54:01    401s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:54:01    401s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2133.9MB) @(0:06:42 - 0:06:42).
[04/07 20:54:01    401s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/07 20:54:01    401s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2133.9MB
[04/07 20:54:01    401s] Statistics of distance of Instance movement in refine placement:
[04/07 20:54:01    401s]   maximum (X+Y) =         0.00 um
[04/07 20:54:01    401s]   mean    (X+Y) =         0.00 um
[04/07 20:54:01    401s] Summary Report:
[04/07 20:54:01    401s] Instances move: 0 (out of 436 movable)
[04/07 20:54:01    401s] Instances flipped: 0
[04/07 20:54:01    401s] Mean displacement: 0.00 um
[04/07 20:54:01    401s] Max displacement: 0.00 um 
[04/07 20:54:01    401s] Total instances moved : 0
[04/07 20:54:01    401s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.062, MEM:2133.9M
[04/07 20:54:01    401s] Total net bbox length = 3.929e+04 (1.560e+04 2.370e+04) (ext = 7.122e+03)
[04/07 20:54:01    401s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2133.9MB
[04/07 20:54:01    401s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2133.9MB) @(0:06:42 - 0:06:42).
[04/07 20:54:01    401s] *** Finished refinePlace (0:06:42 mem=2133.9M) ***
[04/07 20:54:01    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28368.19
[04/07 20:54:01    401s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.089, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.034, MEM:2133.9M
[04/07 20:54:01    401s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.380, REAL:0.383, MEM:2133.9M
[04/07 20:54:01    401s] End: GigaOpt Optimization in TNS mode
[04/07 20:54:01    401s]   Timing Snapshot: (REF)
[04/07 20:54:01    401s]      Weighted WNS: -0.136
[04/07 20:54:01    401s]       All  PG WNS: -1.365
[04/07 20:54:01    401s]       High PG WNS: 0.000
[04/07 20:54:01    401s]       All  PG TNS: -11.751
[04/07 20:54:01    401s]       High PG TNS: 0.000
[04/07 20:54:01    401s]    Category Slack: { [L, -1.365] [H, 0.001] }
[04/07 20:54:01    401s] 
[04/07 20:54:01    401s] Deleting Cell Server ...
[04/07 20:54:01    401s] Deleting Lib Analyzer.
[04/07 20:54:01    401s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:54:01    401s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:01    401s] Summary for sequential cells identification: 
[04/07 20:54:01    401s]   Identified SBFF number: 138
[04/07 20:54:01    401s]   Identified MBFF number: 0
[04/07 20:54:01    401s]   Identified SB Latch number: 0
[04/07 20:54:01    401s]   Identified MB Latch number: 0
[04/07 20:54:01    401s]   Not identified SBFF number: 180
[04/07 20:54:01    401s]   Not identified MBFF number: 0
[04/07 20:54:01    401s]   Not identified SB Latch number: 0
[04/07 20:54:01    401s]   Not identified MB Latch number: 0
[04/07 20:54:01    401s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:01    401s]  Visiting view : func_max_scenario
[04/07 20:54:01    401s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:01    401s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:01    401s]  Visiting view : func_min_scenario
[04/07 20:54:01    401s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:01    401s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:01    401s]  Setting StdDelay to 16.10
[04/07 20:54:01    401s] Creating Cell Server, finished. 
[04/07 20:54:01    401s] 
[04/07 20:54:01    401s] Deleting Cell Server ...
[04/07 20:54:01    401s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2069.9M
[04/07 20:54:01    402s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.239, MEM:2069.9M
[04/07 20:54:01    402s] GigaOpt Hold Optimizer is used
[04/07 20:54:01    402s] End AAE Lib Interpolated Model. (MEM=2069.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:01    402s] 
[04/07 20:54:01    402s] Creating Lib Analyzer ...
[04/07 20:54:01    402s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:01    402s] Summary for sequential cells identification: 
[04/07 20:54:01    402s]   Identified SBFF number: 138
[04/07 20:54:01    402s]   Identified MBFF number: 0
[04/07 20:54:01    402s]   Identified SB Latch number: 0
[04/07 20:54:01    402s]   Identified MB Latch number: 0
[04/07 20:54:01    402s]   Not identified SBFF number: 180
[04/07 20:54:01    402s]   Not identified MBFF number: 0
[04/07 20:54:01    402s]   Not identified SB Latch number: 0
[04/07 20:54:01    402s]   Not identified MB Latch number: 0
[04/07 20:54:01    402s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:01    402s]  Visiting view : func_max_scenario
[04/07 20:54:01    402s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:01    402s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:01    402s]  Visiting view : func_min_scenario
[04/07 20:54:01    402s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:01    402s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:01    402s]  Setting StdDelay to 16.10
[04/07 20:54:01    402s] Creating Cell Server, finished. 
[04/07 20:54:01    402s] 
[04/07 20:54:01    402s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:54:01    402s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:54:01    402s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:54:01    402s] 
[04/07 20:54:03    403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:43 mem=2073.9M
[04/07 20:54:03    403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:43 mem=2073.9M
[04/07 20:54:03    403s] Creating Lib Analyzer, finished. 
[04/07 20:54:03    403s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:43 mem=2073.9M ***
[04/07 20:54:03    403s] End AAE Lib Interpolated Model. (MEM=2073.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:03    403s] **INFO: Starting Blocking QThread with 1 CPU
[04/07 20:54:03    403s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/07 20:54:03    403s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[04/07 20:54:03    403s] Latch borrow mode reset to max_borrow
[04/07 20:54:03    403s] Starting delay calculation for Hold views
[04/07 20:54:03    403s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:54:03    403s] #################################################################################
[04/07 20:54:03    403s] # Design Stage: PostRoute
[04/07 20:54:03    403s] # Design Name: fifo1_sram
[04/07 20:54:03    403s] # Design Mode: 28nm
[04/07 20:54:03    403s] # Analysis Mode: MMMC OCV 
[04/07 20:54:03    403s] # Parasitics Mode: SPEF/RCDB
[04/07 20:54:03    403s] # Signoff Settings: SI On 
[04/07 20:54:03    403s] #################################################################################
[04/07 20:54:03    403s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:54:03    403s] Setting infinite Tws ...
[04/07 20:54:03    403s] First Iteration Infinite Tw... 
[04/07 20:54:03    403s] Calculate late delays in OCV mode...
[04/07 20:54:03    403s] Calculate early delays in OCV mode...
[04/07 20:54:03    403s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/07 20:54:03    403s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/07 20:54:03    403s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:54:03    403s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:03    403s] Total number of fetched objects 659
[04/07 20:54:03    403s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:54:03    403s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:03    403s] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[04/07 20:54:03    403s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:00.0)
[04/07 20:54:03    403s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[04/07 20:54:03    403s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/07 20:54:03    403s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:54:03    403s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/07 20:54:03    403s] 
[04/07 20:54:03    403s] Executing IPO callback for view pruning ..
[04/07 20:54:03    403s] 
[04/07 20:54:03    403s] Active hold views:
[04/07 20:54:03    403s]  func_min_scenario
[04/07 20:54:03    403s]   Dominating endpoints: 0
[04/07 20:54:03    403s]   Dominating TNS: -0.000
[04/07 20:54:03    403s] 
[04/07 20:54:03    403s] Starting SI iteration 2
[04/07 20:54:03    403s] Calculate late delays in OCV mode...
[04/07 20:54:03    403s] Calculate early delays in OCV mode...
[04/07 20:54:03    403s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/07 20:54:03    403s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:03    403s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/07 20:54:03    403s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:54:03    403s] Total number of fetched objects 659
[04/07 20:54:03    403s] AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
[04/07 20:54:03    403s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:54:03    403s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:54:03    403s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[04/07 20:54:03    403s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:02.4 mem=0.0M)
[04/07 20:54:03    403s] Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:00:02.4 mem=0.0M ***
[04/07 20:54:03    403s] Timing Data dump into file /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/coe_eosdata_d3CZFh/func_min_scenario.twf, for view: func_min_scenario 
[04/07 20:54:03    403s] 	 Dumping view 1 func_min_scenario 
[04/07 20:54:03    403s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:02.5 mem=0.0M ***
[04/07 20:54:03    403s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M
[04/07 20:54:03    403s] 
[04/07 20:54:03    403s] =============================================================================================
[04/07 20:54:03    403s]  Step TAT Report for QThreadWorker #1
[04/07 20:54:03    403s] =============================================================================================
[04/07 20:54:03    403s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:03    403s] ---------------------------------------------------------------------------------------------
[04/07 20:54:03    403s] [ ViewPruning            ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:54:03    403s] [ TimingUpdate           ]      2   0:00:00.1  (   2.3 % )     0:00:02.1 /  0:00:02.1    1.0
[04/07 20:54:03    403s] [ FullDelayCalc          ]      1   0:00:02.1  (  83.7 % )     0:00:02.1 /  0:00:02.1    1.0
[04/07 20:54:03    403s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:54:03    403s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:54:03    403s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:03    403s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:03    403s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:03    403s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[04/07 20:54:03    403s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:54:03    403s] [ MISC                   ]          0:00:00.3  (  10.3 % )     0:00:00.3 /  0:00:00.2    1.0
[04/07 20:54:03    403s] ---------------------------------------------------------------------------------------------
[04/07 20:54:03    403s]  QThreadWorker #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/07 20:54:03    403s] ---------------------------------------------------------------------------------------------
[04/07 20:54:03    403s] 
[04/07 20:54:05    405s]  
_______________________________________________________________________
[04/07 20:54:06    405s] Done building cte setup timing graph (fixHold) cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:06:46 mem=2073.9M ***
[04/07 20:54:06    405s] *info: category slack lower bound [L -1364.8] INPUTS OUTPUTS in2out in2reg reg2out default
[04/07 20:54:06    405s] *info: category slack lower bound [H 0.0] reg2reg 
[04/07 20:54:06    405s] --------------------------------------------------- 
[04/07 20:54:06    405s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/07 20:54:06    405s] --------------------------------------------------- 
[04/07 20:54:06    405s]          WNS    reg2regWNS
[04/07 20:54:06    405s]    -1.365 ns      0.001 ns
[04/07 20:54:06    405s] --------------------------------------------------- 
[04/07 20:54:06    405s] Restoring Auto Hold Views:  func_min_scenario
[04/07 20:54:06    405s] Restoring Active Hold Views:  func_min_scenario 
[04/07 20:54:06    405s] Restoring Hold Target Slack: 0
[04/07 20:54:06    405s] Loading timing data from /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/coe_eosdata_d3CZFh/func_min_scenario.twf 
[04/07 20:54:06    405s] 	 Loading view 1 func_min_scenario 
[04/07 20:54:06    405s] Deleting Cell Server ...
[04/07 20:54:06    405s] Deleting Lib Analyzer.
[04/07 20:54:06    405s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:54:06    405s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:06    405s] Summary for sequential cells identification: 
[04/07 20:54:06    405s]   Identified SBFF number: 138
[04/07 20:54:06    405s]   Identified MBFF number: 0
[04/07 20:54:06    405s]   Identified SB Latch number: 0
[04/07 20:54:06    405s]   Identified MB Latch number: 0
[04/07 20:54:06    405s]   Not identified SBFF number: 180
[04/07 20:54:06    405s]   Not identified MBFF number: 0
[04/07 20:54:06    405s]   Not identified SB Latch number: 0
[04/07 20:54:06    405s]   Not identified MB Latch number: 0
[04/07 20:54:06    405s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:06    405s]  Visiting view : func_max_scenario
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:06    405s]  Visiting view : func_min_scenario
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:06    405s]  Setting StdDelay to 16.10
[04/07 20:54:06    405s] Creating Cell Server, finished. 
[04/07 20:54:06    405s] 
[04/07 20:54:06    405s] Deleting Cell Server ...
[04/07 20:54:06    405s] 
[04/07 20:54:06    405s] Creating Lib Analyzer ...
[04/07 20:54:06    405s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:06    405s] Summary for sequential cells identification: 
[04/07 20:54:06    405s]   Identified SBFF number: 138
[04/07 20:54:06    405s]   Identified MBFF number: 0
[04/07 20:54:06    405s]   Identified SB Latch number: 0
[04/07 20:54:06    405s]   Identified MB Latch number: 0
[04/07 20:54:06    405s]   Not identified SBFF number: 180
[04/07 20:54:06    405s]   Not identified MBFF number: 0
[04/07 20:54:06    405s]   Not identified SB Latch number: 0
[04/07 20:54:06    405s]   Not identified MB Latch number: 0
[04/07 20:54:06    405s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:06    405s]  Visiting view : func_max_scenario
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:06    405s]  Visiting view : func_min_scenario
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:06    405s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:06    405s]  Setting StdDelay to 16.10
[04/07 20:54:06    405s] Creating Cell Server, finished. 
[04/07 20:54:06    405s] 
[04/07 20:54:06    405s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX16_RVT NBUFFX32_LVT)
[04/07 20:54:06    405s] Total number of usable inverters from Lib Analyzer: 36 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT)
[04/07 20:54:06    405s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:54:06    405s] 
[04/07 20:54:07    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:47 mem=2082.0M
[04/07 20:54:07    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:47 mem=2082.0M
[04/07 20:54:07    407s] Creating Lib Analyzer, finished. 
[04/07 20:54:07    407s] 
[04/07 20:54:07    407s] *Info: minBufDelay = 48.1 ps, libStdDelay = 16.1 ps, minBufSize = 2033152 (8.0)
[04/07 20:54:07    407s] *Info: worst delay setup view: func_max_scenario
[04/07 20:54:07    407s] Footprint list for hold buffering (delay unit: ps)
[04/07 20:54:07    407s] =================================================================
[04/07 20:54:07    407s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/07 20:54:07    407s] ------------------------------------------------------------------
[04/07 20:54:07    407s] *Info:       12.3       3.91    8.0  36.00 NBUFFX2_LVT (A,Y)
[04/07 20:54:07    407s] *Info:       17.2       4.63    8.0  51.59 NBUFFX2_RVT (A,Y)
[04/07 20:54:07    407s] *Info:       23.3      15.51    8.0 193.38 NBUFFX2_HVT (A,Y)
[04/07 20:54:07    407s] *Info:       14.7       4.24   10.0  21.46 NBUFFX4_LVT (A,Y)
[04/07 20:54:07    407s] *Info:       16.7       5.02   10.0  26.46 NBUFFX4_RVT (A,Y)
[04/07 20:54:07    407s] *Info:       20.9       6.78   10.0  38.73 NBUFFX4_HVT (A,Y)
[04/07 20:54:07    407s] *Info:       14.6       4.03   15.0  10.60 NBUFFX8_LVT (A,Y)
[04/07 20:54:07    407s] *Info:       16.7       4.72   15.0  13.04 NBUFFX8_RVT (A,Y)
[04/07 20:54:07    407s] *Info:       20.8       6.15   15.0  19.12 NBUFFX8_HVT (A,Y)
[04/07 20:54:07    407s] *Info:       15.4       4.03   24.0   5.87 NBUFFX16_LVT (A,Y)
[04/07 20:54:07    407s] *Info:       17.4       4.79   24.0   7.27 NBUFFX16_RVT (A,Y)
[04/07 20:54:07    407s] *Info:       21.8       6.38   24.0  10.64 NBUFFX16_HVT (A,Y)
[04/07 20:54:07    407s] *Info:       16.6       3.98   42.0   3.04 NBUFFX32_LVT (A,Y)
[04/07 20:54:07    407s] *Info:       18.8       4.72   42.0   3.77 NBUFFX32_RVT (A,Y)
[04/07 20:54:07    407s] *Info:       23.7       6.28   42.0   5.53 NBUFFX32_HVT (A,Y)
[04/07 20:54:07    407s] =================================================================
[04/07 20:54:07    407s] Hold Timer stdDelay = 16.1ps
[04/07 20:54:07    407s]  Visiting view : func_min_scenario
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:07    407s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2082.0M
[04/07 20:54:07    407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.223, MEM:2082.0M
[04/07 20:54:07    407s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.751 |  0.000  | -0.029  | -11.722 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 1700.9M, totSessionCpu=0:06:47 **
[04/07 20:54:07    407s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.5/0:07:38.7 (0.9), mem = 2072.0M
[04/07 20:54:07    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.26
[04/07 20:54:07    407s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[04/07 20:54:07    407s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[04/07 20:54:07    407s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[04/07 20:54:07    407s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[04/07 20:54:07    407s] *info: Run optDesign holdfix with 1 thread.
[04/07 20:54:07    407s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:54:07    407s] Info: 25 io nets excluded
[04/07 20:54:07    407s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:54:07    407s] --------------------------------------------------- 
[04/07 20:54:07    407s]    Hold Timing Summary  - Initial 
[04/07 20:54:07    407s] --------------------------------------------------- 
[04/07 20:54:07    407s]  Target slack:       0.0000 ns
[04/07 20:54:07    407s]  View: func_min_scenario 
[04/07 20:54:07    407s]    WNS:       0.0012
[04/07 20:54:07    407s]    TNS:       0.0000
[04/07 20:54:07    407s]    VP :            0
[04/07 20:54:07    407s]    Worst hold path end point: wdata_reg_0_/RSTB 
[04/07 20:54:07    407s] --------------------------------------------------- 
[04/07 20:54:07    407s] *** Hold timing is met. Hold fixing is not needed 
[04/07 20:54:07    407s] **INFO: total 0 insts, 0 nets marked don't touch
[04/07 20:54:07    407s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/07 20:54:07    407s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/07 20:54:07    407s] 
[04/07 20:54:07    407s] Capturing REF for hold ...
[04/07 20:54:07    407s]    Hold Timing Snapshot: (REF)
[04/07 20:54:07    407s]              All PG WNS: 0.000
[04/07 20:54:07    407s]              All PG TNS: 0.000
[04/07 20:54:07    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.26
[04/07 20:54:07    407s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:06:47.5/0:07:38.7 (0.9), mem = 2072.0M
[04/07 20:54:07    407s] 
[04/07 20:54:07    407s] =============================================================================================
[04/07 20:54:07    407s]  Step TAT Report for HoldOpt #2
[04/07 20:54:07    407s] =============================================================================================
[04/07 20:54:07    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:07    407s] ---------------------------------------------------------------------------------------------
[04/07 20:54:07    407s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:07    407s] [ TimingUpdate           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:54:07    407s] [ QThreadMaster          ]      1   0:00:02.8  (  46.5 % )     0:00:02.8 /  0:00:02.0    0.7
[04/07 20:54:07    407s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/07 20:54:07    407s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:54:07    407s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/07 20:54:07    407s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/07 20:54:07    407s] [ CellServerInit         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:54:07    407s] [ LibAnalyzerInit        ]      2   0:00:02.4  (  40.0 % )     0:00:02.4 /  0:00:02.4    1.0
[04/07 20:54:07    407s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.0
[04/07 20:54:07    407s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:07    407s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:07    407s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:07    407s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:07    407s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:54:07    407s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[04/07 20:54:07    407s] [ MISC                   ]          0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/07 20:54:07    407s] ---------------------------------------------------------------------------------------------
[04/07 20:54:07    407s]  HoldOpt #2 TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:05.3    0.9
[04/07 20:54:07    407s] ---------------------------------------------------------------------------------------------
[04/07 20:54:07    407s] 
[04/07 20:54:07    407s] Deleting Cell Server ...
[04/07 20:54:07    407s] Deleting Lib Analyzer.
[04/07 20:54:07    407s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/07 20:54:07    407s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:07    407s] Summary for sequential cells identification: 
[04/07 20:54:07    407s]   Identified SBFF number: 138
[04/07 20:54:07    407s]   Identified MBFF number: 0
[04/07 20:54:07    407s]   Identified SB Latch number: 0
[04/07 20:54:07    407s]   Identified MB Latch number: 0
[04/07 20:54:07    407s]   Not identified SBFF number: 180
[04/07 20:54:07    407s]   Not identified MBFF number: 0
[04/07 20:54:07    407s]   Not identified SB Latch number: 0
[04/07 20:54:07    407s]   Not identified MB Latch number: 0
[04/07 20:54:07    407s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:07    407s]  Visiting view : func_max_scenario
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:07    407s]  Visiting view : func_min_scenario
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:07    407s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:07    407s]  Setting StdDelay to 16.10
[04/07 20:54:07    407s] Creating Cell Server, finished. 
[04/07 20:54:07    407s] 
[04/07 20:54:08    407s] Deleting Cell Server ...
[04/07 20:54:08    407s] Running postRoute recovery in preEcoRoute mode
[04/07 20:54:08    407s] **optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 1694.9M, totSessionCpu=0:06:48 **
[04/07 20:54:08    407s]   DRV Snapshot: (TGT)
[04/07 20:54:08    407s]          Tran DRV: 0
[04/07 20:54:08    407s]           Cap DRV: 64
[04/07 20:54:08    407s]        Fanout DRV: 0
[04/07 20:54:08    407s]            Glitch: 1
[04/07 20:54:08    407s] 
[04/07 20:54:08    407s] Creating Lib Analyzer ...
[04/07 20:54:08    407s] Creating Cell Server ...(0, 0, 0, 0)
[04/07 20:54:08    407s] Summary for sequential cells identification: 
[04/07 20:54:08    407s]   Identified SBFF number: 138
[04/07 20:54:08    407s]   Identified MBFF number: 0
[04/07 20:54:08    407s]   Identified SB Latch number: 0
[04/07 20:54:08    407s]   Identified MB Latch number: 0
[04/07 20:54:08    407s]   Not identified SBFF number: 180
[04/07 20:54:08    407s]   Not identified MBFF number: 0
[04/07 20:54:08    407s]   Not identified SB Latch number: 0
[04/07 20:54:08    407s]   Not identified MB Latch number: 0
[04/07 20:54:08    407s]   Number of sequential cells which are not FFs: 78
[04/07 20:54:08    407s]  Visiting view : func_max_scenario
[04/07 20:54:08    407s]    : PowerDomain = none : Weighted F : unweighted  = 16.10 (1.000) with rcCorner = 0
[04/07 20:54:08    407s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/07 20:54:08    407s]  Visiting view : func_min_scenario
[04/07 20:54:08    407s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[04/07 20:54:08    407s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[04/07 20:54:08    407s]  Setting StdDelay to 16.10
[04/07 20:54:08    407s] Creating Cell Server, finished. 
[04/07 20:54:08    407s] 
[04/07 20:54:08    407s] Total number of usable buffers from Lib Analyzer: 8 ( NBUFFX2_LVT NBUFFX2_RVT NBUFFX4_LVT NBUFFX4_RVT NBUFFX8_LVT NBUFFX8_RVT NBUFFX16_LVT NBUFFX32_LVT)
[04/07 20:54:08    407s] Total number of usable inverters from Lib Analyzer: 15 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT)
[04/07 20:54:08    407s] Total number of usable delay cells from Lib Analyzer: 6 ( NBUFFX2_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[04/07 20:54:08    407s] 
[04/07 20:54:09    408s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:49 mem=2074.0M
[04/07 20:54:09    408s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:49 mem=2074.0M
[04/07 20:54:09    408s] Creating Lib Analyzer, finished. 
[04/07 20:54:09    408s] Checking DRV degradation...
[04/07 20:54:09    408s] 
[04/07 20:54:09    408s] Recovery Manager:
[04/07 20:54:09    408s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/07 20:54:09    408s]      Cap DRV degradation : 0 (64 -> 64, Margin 10) - Skip
[04/07 20:54:09    408s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/07 20:54:09    408s]       Glitch degradation : 0 (1 -> 1, Margin 10) - Skip
[04/07 20:54:09    408s] 
[04/07 20:54:09    408s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/07 20:54:09    408s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2071.97M, totSessionCpu=0:06:49).
[04/07 20:54:09    408s] **optDesign ... cpu = 0:00:46, real = 0:00:48, mem = 1699.0M, totSessionCpu=0:06:49 **
[04/07 20:54:09    408s] 
[04/07 20:54:09    408s]   DRV Snapshot: (REF)
[04/07 20:54:09    408s]          Tran DRV: 0
[04/07 20:54:09    408s]           Cap DRV: 64
[04/07 20:54:09    408s]        Fanout DRV: 0
[04/07 20:54:09    408s]            Glitch: 1
[04/07 20:54:09    408s] Skipping post route harden opt
[04/07 20:54:09    408s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=2072.0M
[04/07 20:54:09    408s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=2072.0M
[04/07 20:54:09    409s] Default Rule : ""
[04/07 20:54:09    409s] Non Default Rules : "CTS_RULE"
[04/07 20:54:09    409s] Worst Slack : 0.001 ns
[04/07 20:54:09    409s] 
[04/07 20:54:09    409s] Start Layer Assignment ...
[04/07 20:54:09    409s] WNS(0.001ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/07 20:54:09    409s] 
[04/07 20:54:09    409s] Select 0 cadidates out of 669.
[04/07 20:54:09    409s] No critical nets selected. Skipped !
[04/07 20:54:09    409s] GigaOpt: setting up router preferences
[04/07 20:54:09    409s] GigaOpt: 10 nets assigned router directives
[04/07 20:54:09    409s] 
[04/07 20:54:09    409s] Start Assign Priority Nets ...
[04/07 20:54:09    409s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/07 20:54:09    409s] Existing Priority Nets 0 (0.0%)
[04/07 20:54:09    409s] Total Assign Priority Nets 19 (2.9%)
[04/07 20:54:09    409s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=2072.0M
[04/07 20:54:09    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=2072.0M
[04/07 20:54:10    410s] Default Rule : ""
[04/07 20:54:10    410s] Non Default Rules : "CTS_RULE"
[04/07 20:54:10    410s] Worst Slack : -1.365 ns
[04/07 20:54:10    410s] 
[04/07 20:54:10    410s] Start Layer Assignment ...
[04/07 20:54:10    410s] WNS(-1.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/07 20:54:10    410s] 
[04/07 20:54:10    410s] Select 13 cadidates out of 669.
[04/07 20:54:11    411s] Total Assign Layers on 10 Nets (cpu 0:00:01.6).
[04/07 20:54:11    411s] GigaOpt: setting up router preferences
[04/07 20:54:11    411s] GigaOpt: 2 nets assigned router directives
[04/07 20:54:11    411s] 
[04/07 20:54:11    411s] Start Assign Priority Nets ...
[04/07 20:54:11    411s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/07 20:54:11    411s] Existing Priority Nets 0 (0.0%)
[04/07 20:54:11    411s] Total Assign Priority Nets 19 (2.9%)
[04/07 20:54:11    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.9M
[04/07 20:54:11    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.197, MEM:2157.9M
[04/07 20:54:11    411s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.751 |  0.000  | -0.029  | -11.722 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:50, mem = 1615.3M, totSessionCpu=0:06:52 **
[04/07 20:54:11    411s] -routeWithEco false                       # bool, default=false
[04/07 20:54:11    411s] -routeWithEco true                        # bool, default=false, user setting
[04/07 20:54:11    411s] -routeSelectedNetOnly false               # bool, default=false
[04/07 20:54:11    411s] -routeWithTimingDriven false              # bool, default=false
[04/07 20:54:11    411s] -routeWithSiDriven false                  # bool, default=false
[04/07 20:54:11    411s] Existing Dirty Nets : 16
[04/07 20:54:11    411s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/07 20:54:11    411s] Reset Dirty Nets : 16
[04/07 20:54:11    411s] 
[04/07 20:54:11    411s] globalDetailRoute
[04/07 20:54:11    411s] 
[04/07 20:54:11    411s] #setNanoRouteMode -drouteEndIteration 10
[04/07 20:54:11    411s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[04/07 20:54:11    411s] #setNanoRouteMode -routeWithEco true
[04/07 20:54:11    411s] ### Time Record (globalDetailRoute) is installed.
[04/07 20:54:11    411s] #Start globalDetailRoute on Fri Apr  7 20:54:11 2023
[04/07 20:54:11    411s] #
[04/07 20:54:11    411s] ### Time Record (Pre Callback) is installed.
[04/07 20:54:11    411s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 1527 access done (mem: 1991.906M)
[04/07 20:54:12    411s] ### Time Record (Pre Callback) is uninstalled.
[04/07 20:54:12    411s] ### Time Record (DB Import) is installed.
[04/07 20:54:12    411s] ### Time Record (Timing Data Generation) is installed.
[04/07 20:54:12    411s] ### Time Record (Timing Data Generation) is uninstalled.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rinc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_rrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wclk2x is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_winc is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_b_wrst_n is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_1_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VSSIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (NRIG-34) Power/Ground pin VDDIO of instance io_l_rdata_2_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/07 20:54:12    411s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/07 20:54:12    411s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[7] of net rdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[6] of net rdata[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[5] of net rdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[4] of net rdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[3] of net rdata[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[2] of net rdata[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[1] of net rdata[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rdata[0] of net rdata[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wfull of net wfull because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rempty of net rempty because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[7] of net wdata_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[6] of net wdata_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[5] of net wdata_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[4] of net wdata_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[3] of net wdata_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[2] of net wdata_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[1] of net wdata_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wdata_in[0] of net wdata_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/winc of net winc because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/wclk of net wclk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/07 20:54:12    411s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/07 20:54:12    411s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:54:12    411s] ### Net info: total nets: 669
[04/07 20:54:12    411s] ### Net info: dirty nets: 0
[04/07 20:54:12    411s] ### Net info: marked as disconnected nets: 0
[04/07 20:54:12    411s] #num needed restored net=0
[04/07 20:54:12    411s] #need_extraction net=0 (total=669)
[04/07 20:54:12    411s] ### Net info: fully routed nets: 463
[04/07 20:54:12    411s] ### Net info: trivial (< 2 pins) nets: 206
[04/07 20:54:12    411s] ### Net info: unrouted nets: 0
[04/07 20:54:12    411s] ### Net info: re-extraction nets: 0
[04/07 20:54:12    411s] ### Net info: ignored nets: 0
[04/07 20:54:12    411s] ### Net info: skip routing nets: 0
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[6] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rdata[7] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rempty in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rinc in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN rrst_n in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wclk in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wclk2x in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[0] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[1] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[2] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[3] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[4] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (NRDB-733) PIN wdata_in[5] in CELL_VIEW fifo1_sram does not have physical port.
[04/07 20:54:12    411s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/07 20:54:12    411s] #To increase the message display limit, refer to the product command reference manual.
[04/07 20:54:12    411s] #Processed 6 dirty instances, 24 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[04/07 20:54:12    411s] #(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 10 nets marked need extraction)
[04/07 20:54:12    411s] ### Time Record (DB Import) is uninstalled.
[04/07 20:54:12    411s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[04/07 20:54:12    411s] #RTESIG:78da8dd0bd0e8230140560679fe2a6306022d8dbd21f56135735445d092685901048daf2
[04/07 20:54:12    411s] #       fea2ae483debf9728613c58f5309048b0c65eaa8e015c2b964946aa6522c7871c0a29aab
[04/07 20:54:12    411s] #       fb916ca3f872bd3146012924dde04d6bec1e26672c38e37d37b4bbaf115a0269eade1902
[04/07 20:54:12    411s] #       89f3766e169dce357c1824cf71ec170d72ce016586f41d489a7eacfd0f29d41f738a8551
[04/07 20:54:12    411s] #       ce4418c9f9066fa775a344d028e441a3250b1bb5b6b37901de77927d
[04/07 20:54:12    411s] #
[04/07 20:54:12    411s] #Skip comparing routing design signature in db-snapshot flow
[04/07 20:54:12    411s] #RTESIG:78da8dd0bd0e8230140560679fe206186a22d8dbd2bfd5c4558d51578249212404125ade
[04/07 20:54:12    411s] #       5fd41529673d5fce70e2e479ba41842643993a2a788170be314a3553291a6e0e688aa97a
[04/07 20:54:12    411s] #       1ca36d9c5cae77c6282005d274ded676d8c3e8ec00ce7adf74f5ee678496105565eb6c04
[04/07 20:54:12    411s] #       c4f9616a669dce357c199057dfb7b30639e7803243fa0990aaed4bff470ab5624eb130ca
[04/07 20:54:12    411s] #       99082339dde08771d9e4b8ea09944a04c714f2a0d192858d5adad9bc014acb9f2d
[04/07 20:54:12    411s] #
[04/07 20:54:12    411s] ### Time Record (Global Routing) is installed.
[04/07 20:54:12    411s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:54:12    411s] ### Time Record (Data Preparation) is installed.
[04/07 20:54:12    411s] #Start routing data preparation on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    411s] #
[04/07 20:54:12    411s] #Minimum voltage of a net in the design = 0.000.
[04/07 20:54:12    411s] #Maximum voltage of a net in the design = 0.950.
[04/07 20:54:12    411s] #Voltage range [0.000 - 0.950] has 666 nets.
[04/07 20:54:12    411s] #Voltage range [0.750 - 0.950] has 1 net.
[04/07 20:54:12    411s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/07 20:54:12    411s] ### Time Record (Cell Pin Access) is installed.
[04/07 20:54:12    411s] #Initial pin access analysis.
[04/07 20:54:12    411s] #Detail pin access analysis.
[04/07 20:54:12    411s] ### Time Record (Cell Pin Access) is uninstalled.
[04/07 20:54:12    411s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[04/07 20:54:12    411s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[04/07 20:54:12    411s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[04/07 20:54:12    411s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[04/07 20:54:12    411s] #Regenerating Ggrids automatically.
[04/07 20:54:12    411s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[04/07 20:54:12    411s] #Using automatically generated G-grids.
[04/07 20:54:12    411s] #Done routing data preparation.
[04/07 20:54:12    411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1595.24 (MB), peak = 1950.15 (MB)
[04/07 20:54:12    411s] ### Time Record (Data Preparation) is uninstalled.
[04/07 20:54:12    411s] ### Time Record (Special Wire Merging) is installed.
[04/07 20:54:12    411s] #Merging special wires: starts on Fri Apr  7 20:54:12 2023 with memory = 1595.41 (MB), peak = 1950.15 (MB)
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:12    412s] ### Time Record (Special Wire Merging) is uninstalled.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 522.25500 757.20100 ) on M1 for NET fifomem/FE_OFN24_waddr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 442.66700 578.38300 ) on M1 for NET FE_PSBN151_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 522.77100 757.29600 ) on M1 for NET fifomem/FE_PDN224_FE_OFN24_waddr_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 523.98700 651.95200 ) on M1 for NET fifomem/FE_PDN225_FE_OFN99_n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 451.63500 511.50400 ) on M1 for NET fifomem/FE_OFN69_n_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 523.47100 652.04700 ) on M1 for NET fifomem/FE_OFN99_n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 442.53800 578.48600 ) on M1 for NET FE_PSBN152_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 440.69100 568.35100 ) on M1 for NET FE_PSBN152_FE_MDBN0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 440.56200 568.45400 ) on M1 for NET FE_MDBN0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 434.76300 568.35200 ) on M1 for NET FE_MDBN0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Connectivity extraction summary:
[04/07 20:54:12    412s] #10 routed nets are extracted.
[04/07 20:54:12    412s] #    8 (1.20%) extracted nets are partially routed.
[04/07 20:54:12    412s] #453 routed net(s) are imported.
[04/07 20:54:12    412s] #206 nets are fixed|skipped|trivial (not extracted).
[04/07 20:54:12    412s] #Total number of nets = 669.
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Start instance access analysis using 1 thread...
[04/07 20:54:12    412s] ### Time Record (Instance Pin Access) is installed.
[04/07 20:54:12    412s] #0 instance pins are hard to access
[04/07 20:54:12    412s] #Instance access analysis statistics:
[04/07 20:54:12    412s] #Cpu time = 00:00:00
[04/07 20:54:12    412s] #Elapsed time = 00:00:00
[04/07 20:54:12    412s] #Increased memory = 0.23 (MB)
[04/07 20:54:12    412s] #Total memory = 1595.68 (MB)
[04/07 20:54:12    412s] #Peak memory = 1950.15 (MB)
[04/07 20:54:12    412s] ### Time Record (Instance Pin Access) is uninstalled.
[04/07 20:54:12    412s] #Found 0 nets for post-route si or timing fixing.
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Finished routing data preparation on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Cpu time = 00:00:01
[04/07 20:54:12    412s] #Elapsed time = 00:00:01
[04/07 20:54:12    412s] #Increased memory = 8.70 (MB)
[04/07 20:54:12    412s] #Total memory = 1595.68 (MB)
[04/07 20:54:12    412s] #Peak memory = 1950.15 (MB)
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] ### Time Record (Global Routing) is installed.
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Start global routing on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Start global routing initialization on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Number of eco nets is 8
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] #Start global routing data preparation on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] ### build_merged_routing_blockage_rect_list starts on Fri Apr  7 20:54:12 2023 with memory = 1595.80 (MB), peak = 1950.15 (MB)
[04/07 20:54:12    412s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:12    412s] #Start routing resource analysis on Fri Apr  7 20:54:12 2023
[04/07 20:54:12    412s] #
[04/07 20:54:12    412s] ### init_is_bin_blocked starts on Fri Apr  7 20:54:12 2023 with memory = 1595.80 (MB), peak = 1950.15 (MB)
[04/07 20:54:12    412s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:12    412s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Apr  7 20:54:12 2023 with memory = 1606.09 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### adjust_flow_cap starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### adjust_partial_route_blockage starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### set_via_blocked starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### copy_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] #Routing resource analysis is done on Fri Apr  7 20:54:13 2023
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### report_flow_cap starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #  Resource Analysis:
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/07 20:54:13    412s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/07 20:54:13    412s] #  --------------------------------------------------------------
[04/07 20:54:13    412s] #  M1             H        5798        2097       69169    25.03%
[04/07 20:54:13    412s] #  M2             V        5792        2103       69169    26.20%
[04/07 20:54:13    412s] #  M3             H        2907        1040       69169    24.58%
[04/07 20:54:13    412s] #  M4             V        3757         190       69169     5.03%
[04/07 20:54:13    412s] #  M5             H        1880          93       69169     4.85%
[04/07 20:54:13    412s] #  M6             V        1973           0       69169     0.01%
[04/07 20:54:13    412s] #  M7             H         960          26       69169     1.36%
[04/07 20:54:13    412s] #  M8             V         958          28       69169     2.20%
[04/07 20:54:13    412s] #  M9             H         493           0       69169     0.08%
[04/07 20:54:13    412s] #  MRDL           V         232          12       69169    11.57%
[04/07 20:54:13    412s] #  --------------------------------------------------------------
[04/07 20:54:13    412s] #  Total                  24753       9.91%      691690    10.09%
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #  19 nets (2.84%) with 1 preferred extra spacing.
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### analyze_m2_tracks starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### report_initial_resource starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### mark_pg_pins_accessibility starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### set_net_region starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #Global routing data preparation is done on Fri Apr  7 20:54:13 2023
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### prepare_level starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init level 1 starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### Level 1 hgrid = 263 X 263
[04/07 20:54:13    412s] ### prepare_level_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #Global routing initialization is done on Fri Apr  7 20:54:13 2023
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #start global routing iteration 1...
[04/07 20:54:13    412s] ### init_flow_edge starts on Fri Apr  7 20:54:13 2023 with memory = 1606.72 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### routing at level 1 (topmost level) iter 0
[04/07 20:54:13    412s] ### measure_qor starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### measure_congestion starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #start global routing iteration 2...
[04/07 20:54:13    412s] ### routing at level 1 (topmost level) iter 1
[04/07 20:54:13    412s] ### measure_qor starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### measure_congestion starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### route_end starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
[04/07 20:54:13    412s] #Total number of routable nets = 463.
[04/07 20:54:13    412s] #Total number of nets in the design = 669.
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #8 routable nets have only global wires.
[04/07 20:54:13    412s] #455 routable nets have only detail routed wires.
[04/07 20:54:13    412s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:54:13    412s] #27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #Routed nets constraints summary:
[04/07 20:54:13    412s] #-------------------------------------------------------------------------------
[04/07 20:54:13    412s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[04/07 20:54:13    412s] #-------------------------------------------------------------------------------
[04/07 20:54:13    412s] #      Default                  4            1                 1               3  
[04/07 20:54:13    412s] #     CTS_RULE                  0            0                 0               0  
[04/07 20:54:13    412s] #-------------------------------------------------------------------------------
[04/07 20:54:13    412s] #        Total                  4            1                 1               3  
[04/07 20:54:13    412s] #-------------------------------------------------------------------------------
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #Routing constraints summary of the whole design:
[04/07 20:54:13    412s] #----------------------------------------------------------------------------------------------
[04/07 20:54:13    412s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[04/07 20:54:13    412s] #----------------------------------------------------------------------------------------------
[04/07 20:54:13    412s] #      Default                 19           10                10              0             431  
[04/07 20:54:13    412s] #     CTS_RULE                  0            3                 0              3               0  
[04/07 20:54:13    412s] #----------------------------------------------------------------------------------------------
[04/07 20:54:13    412s] #        Total                 19           13                10              3             431  
[04/07 20:54:13    412s] #----------------------------------------------------------------------------------------------
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### cal_base_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init_flow_edge starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### cal_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### report_overcon starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #                 OverCon          
[04/07 20:54:13    412s] #                  #Gcell    %Gcell
[04/07 20:54:13    412s] #     Layer           (1)   OverCon  Flow/Cap
[04/07 20:54:13    412s] #  ----------------------------------------------
[04/07 20:54:13    412s] #  M1            0(0.00%)   (0.00%)     0.03  
[04/07 20:54:13    412s] #  M2            0(0.00%)   (0.00%)     0.03  
[04/07 20:54:13    412s] #  M3            0(0.00%)   (0.00%)     0.01  
[04/07 20:54:13    412s] #  M4            0(0.00%)   (0.00%)     0.03  
[04/07 20:54:13    412s] #  M5            0(0.00%)   (0.00%)     0.03  
[04/07 20:54:13    412s] #  M6            0(0.00%)   (0.00%)     0.02  
[04/07 20:54:13    412s] #  M7            0(0.00%)   (0.00%)     0.01  
[04/07 20:54:13    412s] #  M8            0(0.00%)   (0.00%)     0.01  
[04/07 20:54:13    412s] #  M9            0(0.00%)   (0.00%)     0.00  
[04/07 20:54:13    412s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[04/07 20:54:13    412s] #  ----------------------------------------------
[04/07 20:54:13    412s] #     Total      0(0.00%)   (0.00%)
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/07 20:54:13    412s] #  Overflow after GR: 0.00% H + 0.00% V
[04/07 20:54:13    412s] #
[04/07 20:54:13    412s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### cal_base_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init_flow_edge starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### cal_flow starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    412s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    412s] ### export_cong_map starts on Fri Apr  7 20:54:13 2023 with memory = 1607.84 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] ### PDZT_Export::export_cong_map starts on Fri Apr  7 20:54:13 2023 with memory = 1608.04 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### import_cong_map starts on Fri Apr  7 20:54:13 2023 with memory = 1608.04 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### update starts on Fri Apr  7 20:54:13 2023 with memory = 1608.04 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] #Complete Global Routing.
[04/07 20:54:13    413s] #Total number of nets with non-default rule or having extra spacing = 25
[04/07 20:54:13    413s] #Total wire length = 43792 um.
[04/07 20:54:13    413s] #Total half perimeter of net bounding box = 40180 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M1 = 9038 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M2 = 19751 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M3 = 7774 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M4 = 1910 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M5 = 868 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M6 = 3955 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M7 = 495 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:54:13    413s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:54:13    413s] #Total number of vias = 2919
[04/07 20:54:13    413s] #Total number of multi-cut vias = 11 (  0.4%)
[04/07 20:54:13    413s] #Total number of single cut vias = 2908 ( 99.6%)
[04/07 20:54:13    413s] #Up-Via Summary (total 2919):
[04/07 20:54:13    413s] #                   single-cut          multi-cut      Total
[04/07 20:54:13    413s] #-----------------------------------------------------------
[04/07 20:54:13    413s] # M1              1588 ( 99.9%)         1 (  0.1%)       1589
[04/07 20:54:13    413s] # M2               907 ( 99.8%)         2 (  0.2%)        909
[04/07 20:54:13    413s] # M3               202 ( 99.0%)         2 (  1.0%)        204
[04/07 20:54:13    413s] # M4                93 ( 97.9%)         2 (  2.1%)         95
[04/07 20:54:13    413s] # M5                90 ( 95.7%)         4 (  4.3%)         94
[04/07 20:54:13    413s] # M6                28 (100.0%)         0 (  0.0%)         28
[04/07 20:54:13    413s] #-----------------------------------------------------------
[04/07 20:54:13    413s] #                 2908 ( 99.6%)        11 (  0.4%)       2919 
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### report_overcon starts on Fri Apr  7 20:54:13 2023 with memory = 1608.46 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### report_overcon starts on Fri Apr  7 20:54:13 2023 with memory = 1608.46 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] #Max overcon = 0 track.
[04/07 20:54:13    413s] #Total overcon = 0.00%.
[04/07 20:54:13    413s] #Worst layer Gcell overcon rate = 0.00%.
[04/07 20:54:13    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] #Global routing statistics:
[04/07 20:54:13    413s] #Cpu time = 00:00:01
[04/07 20:54:13    413s] #Elapsed time = 00:00:01
[04/07 20:54:13    413s] #Increased memory = 12.79 (MB)
[04/07 20:54:13    413s] #Total memory = 1608.46 (MB)
[04/07 20:54:13    413s] #Peak memory = 1950.15 (MB)
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] #Finished global routing on Fri Apr  7 20:54:13 2023
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] ### Time Record (Global Routing) is uninstalled.
[04/07 20:54:13    413s] ### Time Record (Track Assignment) is installed.
[04/07 20:54:13    413s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:54:13    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.00 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] ### Time Record (Track Assignment) is installed.
[04/07 20:54:13    413s] #Start Track Assignment.
[04/07 20:54:13    413s] #Done with 2 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[04/07 20:54:13    413s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[04/07 20:54:13    413s] #Complete Track Assignment.
[04/07 20:54:13    413s] #Total number of nets with non-default rule or having extra spacing = 25
[04/07 20:54:13    413s] #Total wire length = 43814 um.
[04/07 20:54:13    413s] #Total half perimeter of net bounding box = 40180 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M1 = 9038 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M2 = 19771 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M3 = 7775 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M4 = 1910 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M5 = 868 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M6 = 3955 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M7 = 497 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:54:13    413s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:54:13    413s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:54:13    413s] #Total number of vias = 2919
[04/07 20:54:13    413s] #Total number of multi-cut vias = 11 (  0.4%)
[04/07 20:54:13    413s] #Total number of single cut vias = 2908 ( 99.6%)
[04/07 20:54:13    413s] #Up-Via Summary (total 2919):
[04/07 20:54:13    413s] #                   single-cut          multi-cut      Total
[04/07 20:54:13    413s] #-----------------------------------------------------------
[04/07 20:54:13    413s] # M1              1588 ( 99.9%)         1 (  0.1%)       1589
[04/07 20:54:13    413s] # M2               907 ( 99.8%)         2 (  0.2%)        909
[04/07 20:54:13    413s] # M3               202 ( 99.0%)         2 (  1.0%)        204
[04/07 20:54:13    413s] # M4                93 ( 97.9%)         2 (  2.1%)         95
[04/07 20:54:13    413s] # M5                90 ( 95.7%)         4 (  4.3%)         94
[04/07 20:54:13    413s] # M6                28 (100.0%)         0 (  0.0%)         28
[04/07 20:54:13    413s] #-----------------------------------------------------------
[04/07 20:54:13    413s] #                 2908 ( 99.6%)        11 (  0.4%)       2919 
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] ### Time Record (Track Assignment) is uninstalled.
[04/07 20:54:13    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.68 (MB), peak = 1950.15 (MB)
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] #number of short segments in preferred routing layers
[04/07 20:54:13    413s] #	M7        Total 
[04/07 20:54:13    413s] #	1         1         
[04/07 20:54:13    413s] #
[04/07 20:54:13    413s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/07 20:54:13    413s] #Cpu time = 00:00:01
[04/07 20:54:13    413s] #Elapsed time = 00:00:01
[04/07 20:54:13    413s] #Increased memory = 10.87 (MB)
[04/07 20:54:13    413s] #Total memory = 1597.85 (MB)
[04/07 20:54:13    413s] #Peak memory = 1950.15 (MB)
[04/07 20:54:13    413s] ### Time Record (Detail Routing) is installed.
[04/07 20:54:13    413s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[04/07 20:54:14    413s] #
[04/07 20:54:14    413s] #Start Detail Routing..
[04/07 20:54:14    413s] #start initial detail routing ...
[04/07 20:54:14    413s] ### Design has 0 dirty nets, 8 dirty-areas)
[04/07 20:54:15    415s] # ECO: 0.2% of the total area was rechecked for DRC, and 0.3% required routing.
[04/07 20:54:15    415s] #   number of violations = 0
[04/07 20:54:15    415s] #6 out of 472 instances (1.3%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/07 20:54:15    415s] #0.0% of the total area is being checked for drcs
[04/07 20:54:15    415s] #0.0% of the total area was checked
[04/07 20:54:15    415s] #   number of violations = 0
[04/07 20:54:15    415s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1715.25 (MB), peak = 1950.15 (MB)
[04/07 20:54:15    415s] #Complete Detail Routing.
[04/07 20:54:15    415s] #Total number of nets with non-default rule or having extra spacing = 25
[04/07 20:54:15    415s] #Total wire length = 43794 um.
[04/07 20:54:15    415s] #Total half perimeter of net bounding box = 40180 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M1 = 9044 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M2 = 19754 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M3 = 7772 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M4 = 1910 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M5 = 868 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M6 = 3955 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M7 = 491 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M8 = 0 um.
[04/07 20:54:15    415s] #Total wire length on LAYER M9 = 0 um.
[04/07 20:54:15    415s] #Total wire length on LAYER MRDL = 0 um.
[04/07 20:54:15    415s] #Total number of vias = 2909
[04/07 20:54:15    415s] #Total number of multi-cut vias = 11 (  0.4%)
[04/07 20:54:15    415s] #Total number of single cut vias = 2898 ( 99.6%)
[04/07 20:54:15    415s] #Up-Via Summary (total 2909):
[04/07 20:54:15    415s] #                   single-cut          multi-cut      Total
[04/07 20:54:15    415s] #-----------------------------------------------------------
[04/07 20:54:15    415s] # M1              1586 ( 99.9%)         1 (  0.1%)       1587
[04/07 20:54:15    415s] # M2               907 ( 99.8%)         2 (  0.2%)        909
[04/07 20:54:15    415s] # M3               200 ( 99.0%)         2 (  1.0%)        202
[04/07 20:54:15    415s] # M4                91 ( 97.8%)         2 (  2.2%)         93
[04/07 20:54:15    415s] # M5                88 ( 95.7%)         4 (  4.3%)         92
[04/07 20:54:15    415s] # M6                26 (100.0%)         0 (  0.0%)         26
[04/07 20:54:15    415s] #-----------------------------------------------------------
[04/07 20:54:15    415s] #                 2898 ( 99.6%)        11 (  0.4%)       2909 
[04/07 20:54:15    415s] #
[04/07 20:54:15    415s] #Total number of DRC violations = 0
[04/07 20:54:15    415s] ### Time Record (Detail Routing) is uninstalled.
[04/07 20:54:15    415s] #Cpu time = 00:00:02
[04/07 20:54:15    415s] #Elapsed time = 00:00:02
[04/07 20:54:15    415s] #Increased memory = 1.90 (MB)
[04/07 20:54:15    415s] #Total memory = 1599.75 (MB)
[04/07 20:54:15    415s] #Peak memory = 1950.15 (MB)
[04/07 20:54:15    415s] #detailRoute Statistics:
[04/07 20:54:15    415s] #Cpu time = 00:00:02
[04/07 20:54:15    415s] #Elapsed time = 00:00:02
[04/07 20:54:15    415s] #Increased memory = 1.90 (MB)
[04/07 20:54:15    415s] #Total memory = 1599.75 (MB)
[04/07 20:54:15    415s] #Peak memory = 1950.15 (MB)
[04/07 20:54:15    415s] #Skip updating routing design signature in db-snapshot flow
[04/07 20:54:15    415s] ### Time Record (DB Export) is installed.
[04/07 20:54:15    415s] ### Time Record (DB Export) is uninstalled.
[04/07 20:54:15    415s] ### Time Record (Post Callback) is installed.
[04/07 20:54:15    415s] ### Time Record (Post Callback) is uninstalled.
[04/07 20:54:15    415s] #
[04/07 20:54:15    415s] #globalDetailRoute statistics:
[04/07 20:54:15    415s] #Cpu time = 00:00:04
[04/07 20:54:15    415s] #Elapsed time = 00:00:04
[04/07 20:54:15    415s] #Increased memory = -46.04 (MB)
[04/07 20:54:15    415s] #Total memory = 1569.28 (MB)
[04/07 20:54:15    415s] #Peak memory = 1950.15 (MB)
[04/07 20:54:15    415s] #Number of warnings = 73
[04/07 20:54:15    415s] #Total number of warnings = 294
[04/07 20:54:15    415s] #Number of fails = 0
[04/07 20:54:15    415s] #Total number of fails = 0
[04/07 20:54:15    415s] #Complete globalDetailRoute on Fri Apr  7 20:54:15 2023
[04/07 20:54:15    415s] #
[04/07 20:54:15    415s] ### Time Record (globalDetailRoute) is uninstalled.
[04/07 20:54:15    415s] ### 
[04/07 20:54:15    415s] ###   Scalability Statistics
[04/07 20:54:15    415s] ### 
[04/07 20:54:15    415s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:54:15    415s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/07 20:54:15    415s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:54:15    415s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[04/07 20:54:15    415s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/07 20:54:15    415s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[04/07 20:54:15    415s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[04/07 20:54:15    415s] ### --------------------------------+----------------+----------------+----------------+
[04/07 20:54:15    415s] ### 
[04/07 20:54:15    415s] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1529.1M, totSessionCpu=0:06:55 **
[04/07 20:54:15    415s] -routeWithEco false                       # bool, default=false
[04/07 20:54:15    415s] -routeSelectedNetOnly false               # bool, default=false
[04/07 20:54:15    415s] -routeWithTimingDriven false              # bool, default=false
[04/07 20:54:15    415s] -routeWithSiDriven false                  # bool, default=false
[04/07 20:54:15    415s] New Signature Flow (restoreNanoRouteOptions) ....
[04/07 20:54:15    415s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:54:15    415s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:54:15    415s] Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
[04/07 20:54:15    415s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/07 20:54:15    415s] RC Extraction called in multi-corner(2) mode.
[04/07 20:54:15    415s] Process corner(s) are loaded.
[04/07 20:54:15    415s]  Corner: cmax
[04/07 20:54:15    415s]  Corner: cmin
[04/07 20:54:15    415s] extractDetailRC Option : -outfile /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d -maxResLength 200  -extended
[04/07 20:54:15    415s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/07 20:54:15    415s]       RC Corner Indexes            0       1   
[04/07 20:54:15    415s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:54:15    415s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/07 20:54:15    415s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:54:15    415s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:54:15    415s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:54:15    415s] Shrink Factor                : 1.00000
[04/07 20:54:15    415s] LayerId::1 widthSet size::4
[04/07 20:54:15    415s] LayerId::2 widthSet size::4
[04/07 20:54:15    415s] LayerId::3 widthSet size::5
[04/07 20:54:15    415s] LayerId::4 widthSet size::5
[04/07 20:54:15    415s] LayerId::5 widthSet size::5
[04/07 20:54:15    415s] LayerId::6 widthSet size::5
[04/07 20:54:15    415s] LayerId::7 widthSet size::5
[04/07 20:54:15    415s] LayerId::8 widthSet size::5
[04/07 20:54:15    415s] LayerId::9 widthSet size::4
[04/07 20:54:15    415s] LayerId::10 widthSet size::2
[04/07 20:54:15    415s] Initializing multi-corner capacitance tables ... 
[04/07 20:54:16    416s] Initializing multi-corner resistance tables ...
[04/07 20:54:16    416s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:54:16    416s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1956.4M)
[04/07 20:54:16    416s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for storing RC.
[04/07 20:54:16    416s] Extracted 10.0439% (CPU Time= 0:00:01.0  MEM= 2394.0M)
[04/07 20:54:16    416s] Extracted 20.0416% (CPU Time= 0:00:01.1  MEM= 2394.0M)
[04/07 20:54:16    416s] Extracted 30.0393% (CPU Time= 0:00:01.1  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 40.0369% (CPU Time= 0:00:01.2  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 50.0346% (CPU Time= 0:00:01.2  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 60.0323% (CPU Time= 0:00:01.2  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 70.03% (CPU Time= 0:00:01.2  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 80.0277% (CPU Time= 0:00:01.3  MEM= 2394.0M)
[04/07 20:54:17    416s] Extracted 90.0254% (CPU Time= 0:00:01.3  MEM= 2394.0M)
[04/07 20:54:17    417s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 2394.0M)
[04/07 20:54:17    417s] Number of Extracted Resistors     : 7475
[04/07 20:54:17    417s] Number of Extracted Ground Cap.   : 7742
[04/07 20:54:17    417s] Number of Extracted Coupling Cap. : 20834
[04/07 20:54:17    417s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2362.762M)
[04/07 20:54:17    417s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/07 20:54:17    417s]  Corner: cmax
[04/07 20:54:17    417s]  Corner: cmin
[04/07 20:54:17    417s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2362.8M)
[04/07 20:54:17    417s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb_Filter.rcdb.d' for storing RC.
[04/07 20:54:18    417s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 2362.762M)
[04/07 20:54:18    417s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2362.762M)
[04/07 20:54:18    417s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2362.762M)
[04/07 20:54:18    417s] processing rcdb (/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/07 20:54:18    418s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 0 access done (mem: 2362.762M)
[04/07 20:54:18    418s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=2362.762M)
[04/07 20:54:18    418s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 2362.762M)
[04/07 20:54:18    418s] **optDesign ... cpu = 0:00:55, real = 0:00:57, mem = 1531.8M, totSessionCpu=0:06:58 **
[04/07 20:54:18    418s] Starting delay calculation for Setup views
[04/07 20:54:18    418s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:54:19    418s] #################################################################################
[04/07 20:54:19    418s] # Design Stage: PostRoute
[04/07 20:54:19    418s] # Design Name: fifo1_sram
[04/07 20:54:19    418s] # Design Mode: 28nm
[04/07 20:54:19    418s] # Analysis Mode: MMMC OCV 
[04/07 20:54:19    418s] # Parasitics Mode: SPEF/RCDB
[04/07 20:54:19    418s] # Signoff Settings: SI On 
[04/07 20:54:19    418s] #################################################################################
[04/07 20:54:19    418s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:54:19    418s] Setting infinite Tws ...
[04/07 20:54:19    418s] First Iteration Infinite Tw... 
[04/07 20:54:19    418s] Calculate early delays in OCV mode...
[04/07 20:54:19    418s] Calculate late delays in OCV mode...
[04/07 20:54:19    418s] Topological Sorting (REAL = 0:00:00.0, MEM = 1963.3M, InitMEM = 1963.3M)
[04/07 20:54:19    418s] Start delay calculation (fullDC) (1 T). (MEM=1963.32)
[04/07 20:54:19    418s] LayerId::1 widthSet size::4
[04/07 20:54:19    418s] LayerId::2 widthSet size::4
[04/07 20:54:19    418s] LayerId::3 widthSet size::5
[04/07 20:54:19    418s] LayerId::4 widthSet size::5
[04/07 20:54:19    418s] LayerId::5 widthSet size::5
[04/07 20:54:19    418s] LayerId::6 widthSet size::5
[04/07 20:54:19    418s] LayerId::7 widthSet size::5
[04/07 20:54:19    418s] LayerId::8 widthSet size::5
[04/07 20:54:19    418s] LayerId::9 widthSet size::4
[04/07 20:54:19    418s] LayerId::10 widthSet size::2
[04/07 20:54:19    418s] Initializing multi-corner capacitance tables ... 
[04/07 20:54:20    419s] Initializing multi-corner resistance tables ...
[04/07 20:54:20    419s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:54:20    420s] End AAE Lib Interpolated Model. (MEM=1974.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:20    420s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 1974.926M)
[04/07 20:54:20    420s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1974.9M)
[04/07 20:54:21    420s] Total number of fetched objects 659
[04/07 20:54:21    420s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:54:21    420s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:21    420s] End delay calculation. (MEM=2022.61 CPU=0:00:00.4 REAL=0:00:01.0)
[04/07 20:54:21    420s] End delay calculation (fullDC). (MEM=2022.61 CPU=0:00:01.7 REAL=0:00:02.0)
[04/07 20:54:21    420s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2022.6M) ***
[04/07 20:54:21    420s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2022.6M)
[04/07 20:54:21    420s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:54:21    420s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2022.6M)
[04/07 20:54:21    420s] Starting SI iteration 2
[04/07 20:54:21    420s] Calculate early delays in OCV mode...
[04/07 20:54:21    420s] Calculate late delays in OCV mode...
[04/07 20:54:21    420s] Start delay calculation (fullDC) (1 T). (MEM=1987.73)
[04/07 20:54:21    420s] End AAE Lib Interpolated Model. (MEM=1987.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:21    420s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
[04/07 20:54:21    420s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:54:21    420s] Total number of fetched objects 659
[04/07 20:54:21    420s] AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
[04/07 20:54:21    420s] End delay calculation. (MEM=1993.88 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:54:21    420s] End delay calculation (fullDC). (MEM=1993.88 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:54:21    420s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1993.9M) ***
[04/07 20:54:21    421s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:07:01 mem=1993.9M)
[04/07 20:54:21    421s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1993.9M
[04/07 20:54:22    421s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.267, MEM:1993.9M
[04/07 20:54:22    421s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 1539.5M, totSessionCpu=0:07:01 **
[04/07 20:54:22    421s] **optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 1539.5M, totSessionCpu=0:07:01 **
[04/07 20:54:22    421s] Executing marking Critical Nets1
[04/07 20:54:22    421s] *** Timing NOT met, worst failing slack is -1.365
[04/07 20:54:22    421s] *** Check timing (0:00:00.0)
[04/07 20:54:22    421s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/07 20:54:22    421s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[04/07 20:54:22    421s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:54:22    421s] Info: 25 io nets excluded
[04/07 20:54:22    421s] Info: 9 clock nets excluded from IPO operation.
[04/07 20:54:22    421s] End AAE Lib Interpolated Model. (MEM=1971.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:22    421s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:01.6/0:07:53.2 (0.9), mem = 1971.1M
[04/07 20:54:22    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28368.27
[04/07 20:54:22    421s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/07 20:54:22    421s] ### Creating PhyDesignMc. totSessionCpu=0:07:02 mem=1971.1M
[04/07 20:54:22    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.1M
[04/07 20:54:22    421s] z: 2, totalTracks: 1
[04/07 20:54:22    421s] z: 4, totalTracks: 1
[04/07 20:54:22    421s] z: 6, totalTracks: 1
[04/07 20:54:22    421s] z: 8, totalTracks: 1
[04/07 20:54:22    421s] #spOpts: N=28 autoPA advPA mergeVia=F 
[04/07 20:54:22    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.1M
[04/07 20:54:22    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.205, MEM:1971.1M
[04/07 20:54:22    421s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1971.1MB).
[04/07 20:54:22    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.227, MEM:1971.1M
[04/07 20:54:22    421s] TotalInstCnt at PhyDesignMc Initialization: 439
[04/07 20:54:22    421s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=1971.1M
[04/07 20:54:22    422s] ### Creating RouteCongInterface, started
[04/07 20:54:24    423s] ### Creating RouteCongInterface, finished
[04/07 20:54:27    426s] *info: 25 io nets excluded
[04/07 20:54:27    426s] Info: 10 top-level, potential tri-state nets excluded from IPO operation.
[04/07 20:54:27    426s] *info: 9 clock nets excluded
[04/07 20:54:27    426s] *info: 2 special nets excluded.
[04/07 20:54:27    426s] *info: 10 external nets with a tri-state driver excluded.
[04/07 20:54:27    426s] *info: 8 multi-driver nets excluded.
[04/07 20:54:27    426s] *info: 10 no-driver nets excluded.
[04/07 20:54:28    427s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28368.13
[04/07 20:54:28    427s] PathGroup :  INPUTS  TargetSlack : 0 
[04/07 20:54:28    427s] PathGroup :  OUTPUTS  TargetSlack : 0 
[04/07 20:54:28    427s] PathGroup :  in2out  TargetSlack : 0 
[04/07 20:54:28    427s] PathGroup :  in2reg  TargetSlack : 0 
[04/07 20:54:28    427s] PathGroup :  reg2out  TargetSlack : 0 
[04/07 20:54:28    427s] PathGroup :  reg2reg  TargetSlack : 0 
[04/07 20:54:28    427s] ** GigaOpt Optimizer WNS Slack -1.365 TNS Slack -11.749 Density 0.59
[04/07 20:54:28    427s] Optimizer TNS Opt
[04/07 20:54:28    427s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

[04/07 20:54:28    427s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2144.9M
[04/07 20:54:28    427s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2144.9M
[04/07 20:54:28    428s]   Timing Snapshot: (TGT)
[04/07 20:54:28    428s]      Weighted WNS: -0.136
[04/07 20:54:28    428s]       All  PG WNS: -1.365
[04/07 20:54:28    428s]       High PG WNS: 0.000
[04/07 20:54:28    428s]       All  PG TNS: -11.749
[04/07 20:54:28    428s]       High PG TNS: 0.000
[04/07 20:54:28    428s]    Category Slack: { [L, -1.365] [H, 0.001] }
[04/07 20:54:28    428s] 
[04/07 20:54:28    428s] Checking setup slack degradation ...
[04/07 20:54:28    428s] 
[04/07 20:54:28    428s] Recovery Manager:
[04/07 20:54:28    428s]   Low  Effort WNS Jump: 0.000 (REF: -1.365, TGT: -1.365, Threshold: 0.150) - Skip
[04/07 20:54:28    428s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/07 20:54:28    428s]   Low  Effort TNS Jump: 0.000 (REF: -11.751, TGT: -11.749, Threshold: 50.000) - Skip
[04/07 20:54:28    428s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/07 20:54:28    428s] 
[04/07 20:54:28    428s] 
[04/07 20:54:28    428s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2160.9M) ***
[04/07 20:54:28    428s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

[04/07 20:54:28    428s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-------+
|Path Group                      |   WNS|    TNS|
+--------------------------------+------+-------+
|INPUTS OUTPUTS ..reg2out default|-1.365|-11.749|
|reg2reg                         | 0.001|  0.000|
|HEPG                            | 0.001|  0.000|
|All Paths                       |-1.365|-11.749|
+--------------------------------+------+-------+

[04/07 20:54:28    428s] **** Begin NDR-Layer Usage Statistics ****
[04/07 20:54:28    428s] Layer 3 has 3 constrained nets 
[04/07 20:54:28    428s] Layer 5 has 6 constrained nets 
[04/07 20:54:28    428s] Layer 7 has 10 constrained nets 
[04/07 20:54:28    428s] **** End NDR-Layer Usage Statistics ****
[04/07 20:54:28    428s] 
[04/07 20:54:28    428s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2160.9M) ***
[04/07 20:54:28    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28368.13
[04/07 20:54:28    428s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2141.8M
[04/07 20:54:29    428s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.048, MEM:2141.8M
[04/07 20:54:29    428s] TotalInstCnt at PhyDesignMc Destruction: 439
[04/07 20:54:29    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28368.27
[04/07 20:54:29    428s] *** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.6 (1.0), totSession cpu/real = 0:07:08.2/0:07:59.8 (0.9), mem = 2141.8M
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] =============================================================================================
[04/07 20:54:29    428s]  Step TAT Report for TnsOpt #9
[04/07 20:54:29    428s] =============================================================================================
[04/07 20:54:29    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[04/07 20:54:29    428s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:29    428s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:54:29    428s] [ RouteCongInterfaceInit ]      1   0:00:01.1  (  17.2 % )     0:00:01.1 /  0:00:01.1    1.0
[04/07 20:54:29    428s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/07 20:54:29    428s] [ TransformInit          ]      1   0:00:04.6  (  68.8 % )     0:00:04.6 /  0:00:04.6    1.0
[04/07 20:54:29    428s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[04/07 20:54:29    428s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:29    428s] [ MISC                   ]          0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    0.9
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s]  TnsOpt #9 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.7    1.0
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] End: GigaOpt Optimization in post-eco TNS mode
[04/07 20:54:29    428s] Running postRoute recovery in postEcoRoute mode
[04/07 20:54:29    428s] **optDesign ... cpu = 0:01:05, real = 0:01:08, mem = 1646.1M, totSessionCpu=0:07:08 **
[04/07 20:54:29    428s]   Timing/DRV Snapshot: (TGT)
[04/07 20:54:29    428s]      Weighted WNS: -0.136
[04/07 20:54:29    428s]       All  PG WNS: -1.365
[04/07 20:54:29    428s]       High PG WNS: 0.000
[04/07 20:54:29    428s]       All  PG TNS: -11.749
[04/07 20:54:29    428s]       High PG TNS: 0.000
[04/07 20:54:29    428s]          Tran DRV: 0
[04/07 20:54:29    428s]           Cap DRV: 64
[04/07 20:54:29    428s]        Fanout DRV: 0
[04/07 20:54:29    428s]            Glitch: 1
[04/07 20:54:29    428s]    Category Slack: { [L, -1.365] [H, 0.001] }
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] Checking setup slack degradation ...
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] Recovery Manager:
[04/07 20:54:29    428s]   Low  Effort WNS Jump: 0.000 (REF: -1.365, TGT: -1.365, Threshold: 0.150) - Skip
[04/07 20:54:29    428s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/07 20:54:29    428s]   Low  Effort TNS Jump: 0.000 (REF: -11.751, TGT: -11.749, Threshold: 50.000) - Skip
[04/07 20:54:29    428s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] Checking DRV degradation...
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] Recovery Manager:
[04/07 20:54:29    428s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/07 20:54:29    428s]      Cap DRV degradation : 0 (64 -> 64, Margin 20) - Skip
[04/07 20:54:29    428s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/07 20:54:29    428s]       Glitch degradation : 0 (1 -> 1, Margin 20) - Skip
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/07 20:54:29    428s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2068.84M, totSessionCpu=0:07:08).
[04/07 20:54:29    428s] **optDesign ... cpu = 0:01:06, real = 0:01:08, mem = 1646.1M, totSessionCpu=0:07:08 **
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] Latch borrow mode reset to max_borrow
[04/07 20:54:29    428s] Reported timing to dir ./timingReports
[04/07 20:54:29    428s] **optDesign ... cpu = 0:01:06, real = 0:01:08, mem = 1646.1M, totSessionCpu=0:07:08 **
[04/07 20:54:29    428s] End AAE Lib Interpolated Model. (MEM=2068.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:29    428s] Begin: glitch net info
[04/07 20:54:29    428s] glitchNet fifomem/FE_OFN81_n_26 slk -0.0266 siFix 0 extSpace 0 prio 0
[04/07 20:54:29    428s] glitch slack range: number of glitch nets
[04/07 20:54:29    428s] glitch slack < -0.32 : 0
[04/07 20:54:29    428s] -0.32 < glitch slack < -0.28 : 0
[04/07 20:54:29    428s] -0.28 < glitch slack < -0.24 : 0
[04/07 20:54:29    428s] -0.24 < glitch slack < -0.2 : 0
[04/07 20:54:29    428s] -0.2 < glitch slack < -0.16 : 0
[04/07 20:54:29    428s] -0.16 < glitch slack < -0.12 : 0
[04/07 20:54:29    428s] -0.12 < glitch slack < -0.08 : 0
[04/07 20:54:29    428s] -0.08 < glitch slack < -0.04 : 0
[04/07 20:54:29    428s] -0.04 < glitch slack : 1
[04/07 20:54:29    428s] End: glitch net info
[04/07 20:54:29    428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2068.9M
[04/07 20:54:29    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.192, MEM:2068.9M
[04/07 20:54:29    428s] End AAE Lib Interpolated Model. (MEM=2068.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:29    428s] **INFO: Starting Blocking QThread with 1 CPU
[04/07 20:54:29    428s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/07 20:54:29    428s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[04/07 20:54:29    428s] Starting delay calculation for Hold views
[04/07 20:54:29    428s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:54:29    428s] #################################################################################
[04/07 20:54:29    428s] # Design Stage: PostRoute
[04/07 20:54:29    428s] # Design Name: fifo1_sram
[04/07 20:54:29    428s] # Design Mode: 28nm
[04/07 20:54:29    428s] # Analysis Mode: MMMC OCV 
[04/07 20:54:29    428s] # Parasitics Mode: SPEF/RCDB
[04/07 20:54:29    428s] # Signoff Settings: SI On 
[04/07 20:54:29    428s] #################################################################################
[04/07 20:54:29    428s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:54:29    428s] Setting infinite Tws ...
[04/07 20:54:29    428s] First Iteration Infinite Tw... 
[04/07 20:54:29    428s] Calculate late delays in OCV mode...
[04/07 20:54:29    428s] Calculate early delays in OCV mode...
[04/07 20:54:29    428s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/07 20:54:29    428s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/07 20:54:29    428s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:54:29    428s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:29    428s] Total number of fetched objects 659
[04/07 20:54:29    428s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:54:29    428s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:29    428s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[04/07 20:54:29    428s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[04/07 20:54:29    428s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[04/07 20:54:29    428s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/07 20:54:29    428s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:54:29    428s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/07 20:54:29    428s] Starting SI iteration 2
[04/07 20:54:29    428s] Calculate late delays in OCV mode...
[04/07 20:54:29    428s] Calculate early delays in OCV mode...
[04/07 20:54:29    428s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/07 20:54:29    428s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:29    428s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/07 20:54:29    428s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:54:29    428s] Total number of fetched objects 659
[04/07 20:54:29    428s] AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
[04/07 20:54:29    428s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:54:29    428s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:54:29    428s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[04/07 20:54:29    428s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:04.3 mem=0.0M)
[04/07 20:54:29    428s] *** QThread HoldRpt [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), mem = 0.0M
[04/07 20:54:29    428s] 
[04/07 20:54:29    428s] =============================================================================================
[04/07 20:54:29    428s]  Step TAT Report for QThreadWorker #1
[04/07 20:54:29    428s] =============================================================================================
[04/07 20:54:29    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:29    428s] [ TimingUpdate           ]      1   0:00:00.1  (   4.3 % )     0:00:02.1 /  0:00:02.1    1.0
[04/07 20:54:29    428s] [ FullDelayCalc          ]      1   0:00:02.0  (  78.8 % )     0:00:02.0 /  0:00:02.0    1.0
[04/07 20:54:29    428s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:54:29    428s] [ GenerateReports        ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.7
[04/07 20:54:29    428s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.0
[04/07 20:54:29    428s] [ MISC                   ]          0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s]  QThreadWorker #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.4    1.0
[04/07 20:54:29    428s] ---------------------------------------------------------------------------------------------
[04/07 20:54:29    428s] 
[04/07 20:54:32    430s]  
_______________________________________________________________________
[04/07 20:54:34    430s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 
Hold  views included:
 func_min_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:05.0, MEM=2068.9M
[04/07 20:54:34    430s] **optDesign ... cpu = 0:01:08, real = 0:01:13, mem = 1646.4M, totSessionCpu=0:07:11 **
[04/07 20:54:34    430s]  ReSet Options after AAE Based Opt flow 
[04/07 20:54:34    430s] Deleting Cell Server ...
[04/07 20:54:34    430s] Deleting Lib Analyzer.
[04/07 20:54:34    431s] Opt: RC extraction mode changed to 'detail'
[04/07 20:54:34    431s] *** Finished optDesign ***
[04/07 20:54:34    431s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/07 20:54:34    431s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:54:34    431s] Info: Destroy the CCOpt slew target map.
[04/07 20:54:34    431s] clean pInstBBox. size 0
[04/07 20:54:34    431s] All LLGs are deleted
[04/07 20:54:34    431s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2068.9M
[04/07 20:54:34    431s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2063.3M
[04/07 20:54:34    431s] 
[04/07 20:54:34    431s] =============================================================================================
[04/07 20:54:34    431s]  Final TAT Report for optDesign
[04/07 20:54:34    431s] =============================================================================================
[04/07 20:54:34    431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:54:34    431s] ---------------------------------------------------------------------------------------------
[04/07 20:54:34    431s] [ WnsOpt                 ]      1   0:00:10.9  (  15.0 % )     0:00:10.9 /  0:00:10.9    1.0
[04/07 20:54:34    431s] [ TnsOpt                 ]      2   0:00:15.9  (  21.9 % )     0:00:15.9 /  0:00:16.0    1.0
[04/07 20:54:34    431s] [ DrvOpt                 ]      1   0:00:06.6  (   9.1 % )     0:00:06.6 /  0:00:06.6    1.0
[04/07 20:54:34    431s] [ HoldOpt                ]      1   0:00:02.8  (   3.8 % )     0:00:06.1 /  0:00:05.3    0.9
[04/07 20:54:34    431s] [ ClockDrv               ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:34    431s] [ ViewPruning            ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:54:34    431s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:54:34    431s] [ RefinePlace            ]      3   0:00:01.2  (   1.6 % )     0:00:01.2 /  0:00:01.2    1.0
[04/07 20:54:34    431s] [ LayerAssignment        ]      2   0:00:02.3  (   3.2 % )     0:00:02.3 /  0:00:02.3    1.0
[04/07 20:54:34    431s] [ EcoRoute               ]      1   0:00:03.8  (   5.1 % )     0:00:03.8 /  0:00:03.7    1.0
[04/07 20:54:34    431s] [ ExtractRC              ]      2   0:00:06.5  (   8.9 % )     0:00:06.5 /  0:00:05.5    0.9
[04/07 20:54:34    431s] [ TimingUpdate           ]     16   0:00:00.4  (   0.6 % )     0:00:06.6 /  0:00:06.4    1.0
[04/07 20:54:34    431s] [ FullDelayCalc          ]      2   0:00:06.2  (   8.5 % )     0:00:06.2 /  0:00:06.0    1.0
[04/07 20:54:34    431s] [ QThreadMaster          ]      2   0:00:05.8  (   7.9 % )     0:00:05.8 /  0:00:04.1    0.7
[04/07 20:54:34    431s] [ OptSummaryReport       ]      6   0:00:01.9  (   2.7 % )     0:00:07.0 /  0:00:04.5    0.6
[04/07 20:54:34    431s] [ TimingReport           ]      6   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/07 20:54:34    431s] [ DrvReport              ]      6   0:00:01.7  (   2.4 % )     0:00:01.7 /  0:00:00.1    0.1
[04/07 20:54:34    431s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.7
[04/07 20:54:34    431s] [ MISC                   ]          0:00:06.4  (   8.7 % )     0:00:06.4 /  0:00:06.0    1.0
[04/07 20:54:34    431s] ---------------------------------------------------------------------------------------------
[04/07 20:54:34    431s]  optDesign TOTAL                    0:01:12.9  ( 100.0 % )     0:01:12.9 /  0:01:08.2    0.9
[04/07 20:54:34    431s] ---------------------------------------------------------------------------------------------
[04/07 20:54:34    431s] 
[04/07 20:54:34    431s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/07 20:54:34    431s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/07 20:54:34    431s] <CMD> saveDesign fifo1_sram_route.innovus
[04/07 20:54:34    431s] The in-memory database contained RC information but was not saved. To save 
[04/07 20:54:34    431s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/07 20:54:34    431s] so it should only be saved when it is really desired.
[04/07 20:54:34    431s] #% Begin save design ... (date=04/07 20:54:34, mem=1549.0M)
[04/07 20:54:34    431s] % Begin Save ccopt configuration ... (date=04/07 20:54:34, mem=1549.0M)
[04/07 20:54:34    431s] % End Save ccopt configuration ... (date=04/07 20:54:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1549.5M, current mem=1549.5M)
[04/07 20:54:34    431s] % Begin Save netlist data ... (date=04/07 20:54:34, mem=1549.5M)
[04/07 20:54:34    431s] Writing Binary DB to fifo1_sram_route.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/07 20:54:35    431s] % End Save netlist data ... (date=04/07 20:54:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=1549.5M, current mem=1549.5M)
[04/07 20:54:35    431s] Saving congestion map file fifo1_sram_route.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/07 20:54:35    431s] % Begin Save AAE data ... (date=04/07 20:54:35, mem=1549.8M)
[04/07 20:54:35    431s] Saving AAE Data ...
[04/07 20:54:35    431s] % End Save AAE data ... (date=04/07 20:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1549.8M, current mem=1549.8M)
[04/07 20:54:35    431s] % Begin Save clock tree data ... (date=04/07 20:54:35, mem=1588.4M)
[04/07 20:54:35    431s] % End Save clock tree data ... (date=04/07 20:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.4M, current mem=1588.4M)
[04/07 20:54:35    431s] Saving preference file fifo1_sram_route.innovus.dat/gui.pref.tcl ...
[04/07 20:54:35    431s] Saving mode setting ...
[04/07 20:54:35    431s] Saving global file ...
[04/07 20:54:36    431s] % Begin Save floorplan data ... (date=04/07 20:54:36, mem=1588.5M)
[04/07 20:54:36    431s] Saving floorplan file ...
[04/07 20:54:36    431s] % End Save floorplan data ... (date=04/07 20:54:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1588.5M, current mem=1588.5M)
[04/07 20:54:36    431s] Saving PG file fifo1_sram_route.innovus.dat/fifo1_sram.pg.gz
[04/07 20:54:36    431s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1990.3M) ***
[04/07 20:54:36    431s] Saving Drc markers ...
[04/07 20:54:36    431s] ... No Drc file written since there is no markers found.
[04/07 20:54:36    432s] % Begin Save placement data ... (date=04/07 20:54:36, mem=1588.5M)
[04/07 20:54:36    432s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/07 20:54:36    432s] Save Adaptive View Pruing View Names to Binary file
[04/07 20:54:36    432s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1993.3M) ***
[04/07 20:54:36    432s] % End Save placement data ... (date=04/07 20:54:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.5M, current mem=1588.5M)
[04/07 20:54:36    432s] % Begin Save routing data ... (date=04/07 20:54:36, mem=1588.5M)
[04/07 20:54:36    432s] Saving route file ...
[04/07 20:54:37    432s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1990.3M) ***
[04/07 20:54:37    432s] % End Save routing data ... (date=04/07 20:54:37, total cpu=0:00:00.1, real=0:00:01.0, peak res=1588.5M, current mem=1588.5M)
[04/07 20:54:37    432s] Saving property file fifo1_sram_route.innovus.dat/fifo1_sram.prop
[04/07 20:54:37    432s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1993.3M) ***
[04/07 20:54:37    432s] #Saving pin access data to file fifo1_sram_route.innovus.dat/fifo1_sram.apa ...
[04/07 20:54:37    432s] #
[04/07 20:54:37    432s] % Begin Save power constraints data ... (date=04/07 20:54:37, mem=1588.6M)
[04/07 20:54:37    432s] % End Save power constraints data ... (date=04/07 20:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.6M, current mem=1588.6M)
[04/07 20:54:40    434s] Generated self-contained design fifo1_sram_route.innovus.dat
[04/07 20:54:40    434s] #% End save design ... (date=04/07 20:54:40, total cpu=0:00:03.6, real=0:00:06.0, peak res=1589.1M, current mem=1589.1M)
[04/07 20:54:40    434s] *** Message Summary: 0 warning(s), 0 error(s)
[04/07 20:54:40    434s] 
[04/07 20:54:40    434s] <CMD> report_ccopt_skew_groups -summary -file ../reports/fifo1_sram.innovus.route.ccopt_skew_groups.rpt
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/07 20:54:40    434s] End AAE Lib Interpolated Model. (MEM=1990.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] <CMD> report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.route.ccopt_clock_trees.rpt
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.early...
[04/07 20:54:40    434s] End AAE Lib Interpolated Model. (MEM=2028.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.early...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.late...
[04/07 20:54:40    434s] Clock tree timing engine global stage delay update for min_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/07 20:54:40    434s] (I)       Initializing Steiner engine. 
[04/07 20:54:41    436s] <CMD> verify_drc -limit 100000 -report ../reports/fifo1_sram.innovus.route.drc.all.rpt
[04/07 20:54:41    436s] #-limit 100000                           # int, default=100000, user setting
[04/07 20:54:41    436s] #-report ../reports/fifo1_sram.innovus.route.drc.all.rpt # string, default="", user setting
[04/07 20:54:41    436s]  *** Starting Verify DRC (MEM: 2092.4) ***
[04/07 20:54:41    436s] 
[04/07 20:54:41    436s]   VERIFY DRC ...... Starting Verification
[04/07 20:54:41    436s]   VERIFY DRC ...... Initializing
[04/07 20:54:41    436s]   VERIFY DRC ...... Deleting Existing Violations
[04/07 20:54:41    436s]   VERIFY DRC ...... Creating Sub-Areas
[04/07 20:54:41    436s]   VERIFY DRC ...... Using new threading
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 67.200} 1 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 67.200} 2 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 67.200} 3 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 67.200} 4 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 67.200} 5 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 67.200} 6 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 67.200} 7 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 67.200} 8 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 67.200} 9 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 67.200} 10 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 67.200} 11 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 67.200} 12 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {806.400 0.000 873.600 67.200} 13 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {873.600 0.000 940.800 67.200} 14 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {940.800 0.000 1008.000 67.200} 15 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1008.000 0.000 1075.200 67.200} 16 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1075.200 0.000 1142.400 67.200} 17 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1142.400 0.000 1200.096 67.200} 18 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 67.200 67.200 134.400} 19 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {67.200 67.200 134.400 134.400} 20 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {134.400 67.200 201.600 134.400} 21 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {201.600 67.200 268.800 134.400} 22 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {268.800 67.200 336.000 134.400} 23 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {336.000 67.200 403.200 134.400} 24 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {403.200 67.200 470.400 134.400} 25 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {470.400 67.200 537.600 134.400} 26 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {537.600 67.200 604.800 134.400} 27 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {604.800 67.200 672.000 134.400} 28 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {672.000 67.200 739.200 134.400} 29 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {739.200 67.200 806.400 134.400} 30 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {806.400 67.200 873.600 134.400} 31 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {873.600 67.200 940.800 134.400} 32 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {940.800 67.200 1008.000 134.400} 33 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1008.000 67.200 1075.200 134.400} 34 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1075.200 67.200 1142.400 134.400} 35 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1142.400 67.200 1200.096 134.400} 36 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 134.400 67.200 201.600} 37 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {67.200 134.400 134.400 201.600} 38 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {134.400 134.400 201.600 201.600} 39 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {201.600 134.400 268.800 201.600} 40 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {268.800 134.400 336.000 201.600} 41 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {336.000 134.400 403.200 201.600} 42 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {403.200 134.400 470.400 201.600} 43 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {470.400 134.400 537.600 201.600} 44 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {537.600 134.400 604.800 201.600} 45 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {604.800 134.400 672.000 201.600} 46 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {672.000 134.400 739.200 201.600} 47 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {739.200 134.400 806.400 201.600} 48 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {806.400 134.400 873.600 201.600} 49 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {873.600 134.400 940.800 201.600} 50 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {940.800 134.400 1008.000 201.600} 51 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1008.000 134.400 1075.200 201.600} 52 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1075.200 134.400 1142.400 201.600} 53 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1142.400 134.400 1200.096 201.600} 54 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 201.600 67.200 268.800} 55 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {67.200 201.600 134.400 268.800} 56 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {134.400 201.600 201.600 268.800} 57 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {201.600 201.600 268.800 268.800} 58 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {268.800 201.600 336.000 268.800} 59 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {336.000 201.600 403.200 268.800} 60 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {403.200 201.600 470.400 268.800} 61 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {470.400 201.600 537.600 268.800} 62 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {537.600 201.600 604.800 268.800} 63 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {604.800 201.600 672.000 268.800} 64 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {672.000 201.600 739.200 268.800} 65 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {739.200 201.600 806.400 268.800} 66 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {806.400 201.600 873.600 268.800} 67 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {873.600 201.600 940.800 268.800} 68 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {940.800 201.600 1008.000 268.800} 69 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1008.000 201.600 1075.200 268.800} 70 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1075.200 201.600 1142.400 268.800} 71 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {1142.400 201.600 1200.096 268.800} 72 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 268.800 67.200 336.000} 73 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {67.200 268.800 134.400 336.000} 74 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {134.400 268.800 201.600 336.000} 75 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {201.600 268.800 268.800 336.000} 76 of 324
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[04/07 20:54:41    436s]   VERIFY DRC ...... Sub-Area: {268.800 268.800 336.000 336.000} 77 of 324
[04/07 20:54:42    436s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[04/07 20:54:42    436s]   VERIFY DRC ...... Sub-Area: {336.000 268.800 403.200 336.000} 78 of 324
[04/07 20:54:42    437s]   VERIFY DRC ...... Sub-Area : 78 complete 40 Viols.
[04/07 20:54:42    437s]   VERIFY DRC ...... Sub-Area: {403.200 268.800 470.400 336.000} 79 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {470.400 268.800 537.600 336.000} 80 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 80 complete 42 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {537.600 268.800 604.800 336.000} 81 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {604.800 268.800 672.000 336.000} 82 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {672.000 268.800 739.200 336.000} 83 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {739.200 268.800 806.400 336.000} 84 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {806.400 268.800 873.600 336.000} 85 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {873.600 268.800 940.800 336.000} 86 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {940.800 268.800 1008.000 336.000} 87 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {1008.000 268.800 1075.200 336.000} 88 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {1075.200 268.800 1142.400 336.000} 89 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {1142.400 268.800 1200.096 336.000} 90 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {0.000 336.000 67.200 403.200} 91 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {67.200 336.000 134.400 403.200} 92 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {134.400 336.000 201.600 403.200} 93 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {201.600 336.000 268.800 403.200} 94 of 324
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[04/07 20:54:43    437s]   VERIFY DRC ...... Sub-Area: {268.800 336.000 336.000 403.200} 95 of 324
[04/07 20:54:44    438s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[04/07 20:54:44    438s]   VERIFY DRC ...... Sub-Area: {336.000 336.000 403.200 403.200} 96 of 324
[04/07 20:54:44    439s]   VERIFY DRC ...... Sub-Area : 96 complete 128 Viols.
[04/07 20:54:44    439s]   VERIFY DRC ...... Sub-Area: {403.200 336.000 470.400 403.200} 97 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {470.400 336.000 537.600 403.200} 98 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 98 complete 132 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {537.600 336.000 604.800 403.200} 99 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {604.800 336.000 672.000 403.200} 100 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {672.000 336.000 739.200 403.200} 101 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {739.200 336.000 806.400 403.200} 102 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {806.400 336.000 873.600 403.200} 103 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {873.600 336.000 940.800 403.200} 104 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {940.800 336.000 1008.000 403.200} 105 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {1008.000 336.000 1075.200 403.200} 106 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {1075.200 336.000 1142.400 403.200} 107 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {1142.400 336.000 1200.096 403.200} 108 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 67.200 470.400} 109 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {67.200 403.200 134.400 470.400} 110 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {134.400 403.200 201.600 470.400} 111 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {201.600 403.200 268.800 470.400} 112 of 324
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[04/07 20:54:45    439s]   VERIFY DRC ...... Sub-Area: {268.800 403.200 336.000 470.400} 113 of 324
[04/07 20:54:46    440s]   VERIFY DRC ...... Sub-Area : 113 complete 10 Viols.
[04/07 20:54:46    440s]   VERIFY DRC ...... Sub-Area: {336.000 403.200 403.200 470.400} 114 of 324
[04/07 20:54:46    441s]   VERIFY DRC ...... Sub-Area : 114 complete 148 Viols.
[04/07 20:54:46    441s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 470.400 470.400} 115 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {470.400 403.200 537.600 470.400} 116 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 116 complete 207 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {537.600 403.200 604.800 470.400} 117 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {604.800 403.200 672.000 470.400} 118 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {672.000 403.200 739.200 470.400} 119 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {739.200 403.200 806.400 470.400} 120 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {806.400 403.200 873.600 470.400} 121 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {873.600 403.200 940.800 470.400} 122 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {940.800 403.200 1008.000 470.400} 123 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {1008.000 403.200 1075.200 470.400} 124 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {1075.200 403.200 1142.400 470.400} 125 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {1142.400 403.200 1200.096 470.400} 126 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {0.000 470.400 67.200 537.600} 127 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {67.200 470.400 134.400 537.600} 128 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {134.400 470.400 201.600 537.600} 129 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {201.600 470.400 268.800 537.600} 130 of 324
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[04/07 20:54:47    441s]   VERIFY DRC ...... Sub-Area: {268.800 470.400 336.000 537.600} 131 of 324
[04/07 20:54:48    442s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[04/07 20:54:48    442s]   VERIFY DRC ...... Sub-Area: {336.000 470.400 403.200 537.600} 132 of 324
[04/07 20:54:48    443s]   VERIFY DRC ...... Sub-Area : 132 complete 152 Viols.
[04/07 20:54:48    443s]   VERIFY DRC ...... Sub-Area: {403.200 470.400 470.400 537.600} 133 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {470.400 470.400 537.600 537.600} 134 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 134 complete 152 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {537.600 470.400 604.800 537.600} 135 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {604.800 470.400 672.000 537.600} 136 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {672.000 470.400 739.200 537.600} 137 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {739.200 470.400 806.400 537.600} 138 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {806.400 470.400 873.600 537.600} 139 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {873.600 470.400 940.800 537.600} 140 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {940.800 470.400 1008.000 537.600} 141 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {1008.000 470.400 1075.200 537.600} 142 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {1075.200 470.400 1142.400 537.600} 143 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {1142.400 470.400 1200.096 537.600} 144 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {0.000 537.600 67.200 604.800} 145 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {67.200 537.600 134.400 604.800} 146 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {134.400 537.600 201.600 604.800} 147 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {201.600 537.600 268.800 604.800} 148 of 324
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[04/07 20:54:49    443s]   VERIFY DRC ...... Sub-Area: {268.800 537.600 336.000 604.800} 149 of 324
[04/07 20:54:50    444s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[04/07 20:54:50    444s]   VERIFY DRC ...... Sub-Area: {336.000 537.600 403.200 604.800} 150 of 324
[04/07 20:54:51    445s]   VERIFY DRC ...... Sub-Area : 150 complete 120 Viols.
[04/07 20:54:51    445s]   VERIFY DRC ...... Sub-Area: {403.200 537.600 470.400 604.800} 151 of 324
[04/07 20:54:53    447s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[04/07 20:54:53    447s]   VERIFY DRC ...... Sub-Area: {470.400 537.600 537.600 604.800} 152 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 152 complete 78 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {537.600 537.600 604.800 604.800} 153 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {604.800 537.600 672.000 604.800} 154 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {672.000 537.600 739.200 604.800} 155 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {739.200 537.600 806.400 604.800} 156 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {806.400 537.600 873.600 604.800} 157 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {873.600 537.600 940.800 604.800} 158 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {940.800 537.600 1008.000 604.800} 159 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {1008.000 537.600 1075.200 604.800} 160 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {1075.200 537.600 1142.400 604.800} 161 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {1142.400 537.600 1200.096 604.800} 162 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 67.200 672.000} 163 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {67.200 604.800 134.400 672.000} 164 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {134.400 604.800 201.600 672.000} 165 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {201.600 604.800 268.800 672.000} 166 of 324
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[04/07 20:54:53    448s]   VERIFY DRC ...... Sub-Area: {268.800 604.800 336.000 672.000} 167 of 324
[04/07 20:54:54    449s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[04/07 20:54:54    449s]   VERIFY DRC ...... Sub-Area: {336.000 604.800 403.200 672.000} 168 of 324
[04/07 20:54:54    449s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[04/07 20:54:54    449s]   VERIFY DRC ...... Sub-Area: {403.200 604.800 470.400 672.000} 169 of 324
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area: {470.400 604.800 537.600 672.000} 170 of 324
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area : 170 complete 148 Viols.
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area: {537.600 604.800 604.800 672.000} 171 of 324
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area: {604.800 604.800 672.000 672.000} 172 of 324
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[04/07 20:54:55    449s]   VERIFY DRC ...... Sub-Area: {672.000 604.800 739.200 672.000} 173 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {739.200 604.800 806.400 672.000} 174 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {806.400 604.800 873.600 672.000} 175 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {873.600 604.800 940.800 672.000} 176 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {940.800 604.800 1008.000 672.000} 177 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {1008.000 604.800 1075.200 672.000} 178 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {1075.200 604.800 1142.400 672.000} 179 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {1142.400 604.800 1200.096 672.000} 180 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {0.000 672.000 67.200 739.200} 181 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {67.200 672.000 134.400 739.200} 182 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {134.400 672.000 201.600 739.200} 183 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {201.600 672.000 268.800 739.200} 184 of 324
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[04/07 20:54:55    450s]   VERIFY DRC ...... Sub-Area: {268.800 672.000 336.000 739.200} 185 of 324
[04/07 20:54:56    450s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[04/07 20:54:56    450s]   VERIFY DRC ...... Sub-Area: {336.000 672.000 403.200 739.200} 186 of 324
[04/07 20:54:56    451s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[04/07 20:54:56    451s]   VERIFY DRC ...... Sub-Area: {403.200 672.000 470.400 739.200} 187 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {470.400 672.000 537.600 739.200} 188 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 188 complete 150 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {537.600 672.000 604.800 739.200} 189 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {604.800 672.000 672.000 739.200} 190 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {672.000 672.000 739.200 739.200} 191 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {739.200 672.000 806.400 739.200} 192 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {806.400 672.000 873.600 739.200} 193 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {873.600 672.000 940.800 739.200} 194 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {940.800 672.000 1008.000 739.200} 195 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {1008.000 672.000 1075.200 739.200} 196 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {1075.200 672.000 1142.400 739.200} 197 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {1142.400 672.000 1200.096 739.200} 198 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {0.000 739.200 67.200 806.400} 199 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {67.200 739.200 134.400 806.400} 200 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {134.400 739.200 201.600 806.400} 201 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {201.600 739.200 268.800 806.400} 202 of 324
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[04/07 20:54:57    451s]   VERIFY DRC ...... Sub-Area: {268.800 739.200 336.000 806.400} 203 of 324
[04/07 20:54:58    452s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[04/07 20:54:58    452s]   VERIFY DRC ...... Sub-Area: {336.000 739.200 403.200 806.400} 204 of 324
[04/07 20:54:58    453s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[04/07 20:54:58    453s]   VERIFY DRC ...... Sub-Area: {403.200 739.200 470.400 806.400} 205 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {470.400 739.200 537.600 806.400} 206 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 206 complete 149 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {537.600 739.200 604.800 806.400} 207 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {604.800 739.200 672.000 806.400} 208 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {672.000 739.200 739.200 806.400} 209 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {739.200 739.200 806.400 806.400} 210 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {806.400 739.200 873.600 806.400} 211 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {873.600 739.200 940.800 806.400} 212 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {940.800 739.200 1008.000 806.400} 213 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {1008.000 739.200 1075.200 806.400} 214 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {1075.200 739.200 1142.400 806.400} 215 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {1142.400 739.200 1200.096 806.400} 216 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {0.000 806.400 67.200 873.600} 217 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {67.200 806.400 134.400 873.600} 218 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {134.400 806.400 201.600 873.600} 219 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {201.600 806.400 268.800 873.600} 220 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {268.800 806.400 336.000 873.600} 221 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {336.000 806.400 403.200 873.600} 222 of 324
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[04/07 20:54:59    453s]   VERIFY DRC ...... Sub-Area: {403.200 806.400 470.400 873.600} 223 of 324
[04/07 20:54:59    454s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[04/07 20:54:59    454s]   VERIFY DRC ...... Sub-Area: {470.400 806.400 537.600 873.600} 224 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 224 complete 136 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {537.600 806.400 604.800 873.600} 225 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {604.800 806.400 672.000 873.600} 226 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {672.000 806.400 739.200 873.600} 227 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {739.200 806.400 806.400 873.600} 228 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {806.400 806.400 873.600 873.600} 229 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {873.600 806.400 940.800 873.600} 230 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {940.800 806.400 1008.000 873.600} 231 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1008.000 806.400 1075.200 873.600} 232 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1075.200 806.400 1142.400 873.600} 233 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1142.400 806.400 1200.096 873.600} 234 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {0.000 873.600 67.200 940.800} 235 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {67.200 873.600 134.400 940.800} 236 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {134.400 873.600 201.600 940.800} 237 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {201.600 873.600 268.800 940.800} 238 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {268.800 873.600 336.000 940.800} 239 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 239 complete 2 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {336.000 873.600 403.200 940.800} 240 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {403.200 873.600 470.400 940.800} 241 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {470.400 873.600 537.600 940.800} 242 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 242 complete 22 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {537.600 873.600 604.800 940.800} 243 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {604.800 873.600 672.000 940.800} 244 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {672.000 873.600 739.200 940.800} 245 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {739.200 873.600 806.400 940.800} 246 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {806.400 873.600 873.600 940.800} 247 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {873.600 873.600 940.800 940.800} 248 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 248 complete 2 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {940.800 873.600 1008.000 940.800} 249 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1008.000 873.600 1075.200 940.800} 250 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1075.200 873.600 1142.400 940.800} 251 of 324
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[04/07 20:55:00    454s]   VERIFY DRC ...... Sub-Area: {1142.400 873.600 1200.096 940.800} 252 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 67.200 1008.000} 253 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 940.800 134.400 1008.000} 254 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 940.800 201.600 1008.000} 255 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 940.800 268.800 1008.000} 256 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 940.800 336.000 1008.000} 257 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 940.800 403.200 1008.000} 258 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 940.800 470.400 1008.000} 259 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 940.800 537.600 1008.000} 260 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 940.800 604.800 1008.000} 261 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 940.800 672.000 1008.000} 262 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 940.800 739.200 1008.000} 263 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 940.800 806.400 1008.000} 264 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 940.800 873.600 1008.000} 265 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 940.800 940.800 1008.000} 266 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 940.800 1008.000 1008.000} 267 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 940.800 1075.200 1008.000} 268 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 940.800 1142.400 1008.000} 269 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 940.800 1200.096 1008.000} 270 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 1008.000 67.200 1075.200} 271 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 1008.000 134.400 1075.200} 272 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 1008.000 201.600 1075.200} 273 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 1008.000 268.800 1075.200} 274 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 1008.000 336.000 1075.200} 275 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 1008.000 403.200 1075.200} 276 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 1008.000 470.400 1075.200} 277 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 1008.000 537.600 1075.200} 278 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 1008.000 604.800 1075.200} 279 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 1008.000 672.000 1075.200} 280 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 1008.000 739.200 1075.200} 281 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 1008.000 806.400 1075.200} 282 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 1008.000 873.600 1075.200} 283 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 1008.000 940.800 1075.200} 284 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 1008.000 1008.000 1075.200} 285 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 1008.000 1075.200 1075.200} 286 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 1008.000 1142.400 1075.200} 287 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 1008.000 1200.096 1075.200} 288 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 1075.200 67.200 1142.400} 289 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 1075.200 134.400 1142.400} 290 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 1075.200 201.600 1142.400} 291 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 1075.200 268.800 1142.400} 292 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 1075.200 336.000 1142.400} 293 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 1075.200 403.200 1142.400} 294 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 1075.200 470.400 1142.400} 295 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 1075.200 537.600 1142.400} 296 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 1075.200 604.800 1142.400} 297 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 1075.200 672.000 1142.400} 298 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 1075.200 739.200 1142.400} 299 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 1075.200 806.400 1142.400} 300 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 1075.200 873.600 1142.400} 301 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 1075.200 940.800 1142.400} 302 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 1075.200 1008.000 1142.400} 303 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 1075.200 1075.200 1142.400} 304 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 1075.200 1142.400 1142.400} 305 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 1075.200 1200.096 1142.400} 306 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 1142.400 67.200 1200.096} 307 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 1142.400 134.400 1200.096} 308 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 1142.400 201.600 1200.096} 309 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 1142.400 268.800 1200.096} 310 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 1142.400 336.000 1200.096} 311 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 1142.400 403.200 1200.096} 312 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 1142.400 470.400 1200.096} 313 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 1142.400 537.600 1200.096} 314 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 1142.400 604.800 1200.096} 315 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 1142.400 672.000 1200.096} 316 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 1142.400 739.200 1200.096} 317 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 1142.400 806.400 1200.096} 318 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 1142.400 873.600 1200.096} 319 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 1142.400 940.800 1200.096} 320 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 1142.400 1008.000 1200.096} 321 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 1142.400 1075.200 1200.096} 322 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 1142.400 1142.400 1200.096} 323 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 1142.400 1200.096 1200.096} 324 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[04/07 20:55:00    455s] 
[04/07 20:55:00    455s]   Verification Complete : 1818 Viols.
[04/07 20:55:00    455s] 
[04/07 20:55:00    455s]  *** End Verify DRC (CPU: 0:00:19.2  ELAPSED TIME: 19.00  MEM: 0.0M) ***
[04/07 20:55:00    455s] 
[04/07 20:55:00    455s] <CMD> verify_drc -limit 100000 -check_only regular -report ../reports/fifo1_sram.innovus.route.drc.regular.rpt
[04/07 20:55:00    455s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[04/07 20:55:00    455s] #-limit 100000                           # int, default=100000, user setting
[04/07 20:55:00    455s] #-report ../reports/fifo1_sram.innovus.route.drc.regular.rpt # string, default="", user setting
[04/07 20:55:00    455s]  *** Starting Verify DRC (MEM: 1986.4) ***
[04/07 20:55:00    455s] 
[04/07 20:55:00    455s]   VERIFY DRC ...... Starting Verification
[04/07 20:55:00    455s]   VERIFY DRC ...... Initializing
[04/07 20:55:00    455s]   VERIFY DRC ...... Deleting Existing Violations
[04/07 20:55:00    455s]   VERIFY DRC ...... Creating Sub-Areas
[04/07 20:55:00    455s]   VERIFY DRC ...... Using new threading
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 67.200 67.200} 1 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 0.000 134.400 67.200} 2 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 0.000 201.600 67.200} 3 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 0.000 268.800 67.200} 4 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 0.000 336.000 67.200} 5 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 0.000 403.200 67.200} 6 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 470.400 67.200} 7 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 0.000 537.600 67.200} 8 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 0.000 604.800 67.200} 9 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 0.000 672.000 67.200} 10 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 0.000 739.200 67.200} 11 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 0.000 806.400 67.200} 12 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 0.000 873.600 67.200} 13 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 0.000 940.800 67.200} 14 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 0.000 1008.000 67.200} 15 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 0.000 1075.200 67.200} 16 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 0.000 1142.400 67.200} 17 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 0.000 1200.096 67.200} 18 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 67.200 67.200 134.400} 19 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 67.200 134.400 134.400} 20 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 67.200 201.600 134.400} 21 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 67.200 268.800 134.400} 22 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 67.200 336.000 134.400} 23 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 67.200 403.200 134.400} 24 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 67.200 470.400 134.400} 25 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 67.200 537.600 134.400} 26 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 67.200 604.800 134.400} 27 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 67.200 672.000 134.400} 28 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 67.200 739.200 134.400} 29 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 67.200 806.400 134.400} 30 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 67.200 873.600 134.400} 31 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 67.200 940.800 134.400} 32 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 67.200 1008.000 134.400} 33 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 67.200 1075.200 134.400} 34 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 67.200 1142.400 134.400} 35 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 67.200 1200.096 134.400} 36 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 134.400 67.200 201.600} 37 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 134.400 134.400 201.600} 38 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 134.400 201.600 201.600} 39 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 134.400 268.800 201.600} 40 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 134.400 336.000 201.600} 41 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 134.400 403.200 201.600} 42 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 134.400 470.400 201.600} 43 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 134.400 537.600 201.600} 44 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 134.400 604.800 201.600} 45 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 134.400 672.000 201.600} 46 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 134.400 739.200 201.600} 47 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 134.400 806.400 201.600} 48 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 134.400 873.600 201.600} 49 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 134.400 940.800 201.600} 50 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 134.400 1008.000 201.600} 51 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 134.400 1075.200 201.600} 52 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 134.400 1142.400 201.600} 53 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 134.400 1200.096 201.600} 54 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 201.600 67.200 268.800} 55 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 201.600 134.400 268.800} 56 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 201.600 201.600 268.800} 57 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 201.600 268.800 268.800} 58 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 201.600 336.000 268.800} 59 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 201.600 403.200 268.800} 60 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 201.600 470.400 268.800} 61 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 201.600 537.600 268.800} 62 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 201.600 604.800 268.800} 63 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 201.600 672.000 268.800} 64 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 201.600 739.200 268.800} 65 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 201.600 806.400 268.800} 66 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {806.400 201.600 873.600 268.800} 67 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {873.600 201.600 940.800 268.800} 68 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {940.800 201.600 1008.000 268.800} 69 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1008.000 201.600 1075.200 268.800} 70 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1075.200 201.600 1142.400 268.800} 71 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {1142.400 201.600 1200.096 268.800} 72 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {0.000 268.800 67.200 336.000} 73 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {67.200 268.800 134.400 336.000} 74 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {134.400 268.800 201.600 336.000} 75 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {201.600 268.800 268.800 336.000} 76 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {268.800 268.800 336.000 336.000} 77 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {336.000 268.800 403.200 336.000} 78 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {403.200 268.800 470.400 336.000} 79 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {470.400 268.800 537.600 336.000} 80 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {537.600 268.800 604.800 336.000} 81 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {604.800 268.800 672.000 336.000} 82 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {672.000 268.800 739.200 336.000} 83 of 324
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[04/07 20:55:00    455s]   VERIFY DRC ...... Sub-Area: {739.200 268.800 806.400 336.000} 84 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {806.400 268.800 873.600 336.000} 85 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {873.600 268.800 940.800 336.000} 86 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {940.800 268.800 1008.000 336.000} 87 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1008.000 268.800 1075.200 336.000} 88 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1075.200 268.800 1142.400 336.000} 89 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1142.400 268.800 1200.096 336.000} 90 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {0.000 336.000 67.200 403.200} 91 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {67.200 336.000 134.400 403.200} 92 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {134.400 336.000 201.600 403.200} 93 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {201.600 336.000 268.800 403.200} 94 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {268.800 336.000 336.000 403.200} 95 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {336.000 336.000 403.200 403.200} 96 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {403.200 336.000 470.400 403.200} 97 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {470.400 336.000 537.600 403.200} 98 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {537.600 336.000 604.800 403.200} 99 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {604.800 336.000 672.000 403.200} 100 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {672.000 336.000 739.200 403.200} 101 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {739.200 336.000 806.400 403.200} 102 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {806.400 336.000 873.600 403.200} 103 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {873.600 336.000 940.800 403.200} 104 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {940.800 336.000 1008.000 403.200} 105 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1008.000 336.000 1075.200 403.200} 106 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1075.200 336.000 1142.400 403.200} 107 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1142.400 336.000 1200.096 403.200} 108 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 67.200 470.400} 109 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {67.200 403.200 134.400 470.400} 110 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {134.400 403.200 201.600 470.400} 111 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {201.600 403.200 268.800 470.400} 112 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {268.800 403.200 336.000 470.400} 113 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {336.000 403.200 403.200 470.400} 114 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 470.400 470.400} 115 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {470.400 403.200 537.600 470.400} 116 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {537.600 403.200 604.800 470.400} 117 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {604.800 403.200 672.000 470.400} 118 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {672.000 403.200 739.200 470.400} 119 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {739.200 403.200 806.400 470.400} 120 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {806.400 403.200 873.600 470.400} 121 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {873.600 403.200 940.800 470.400} 122 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {940.800 403.200 1008.000 470.400} 123 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1008.000 403.200 1075.200 470.400} 124 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1075.200 403.200 1142.400 470.400} 125 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1142.400 403.200 1200.096 470.400} 126 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {0.000 470.400 67.200 537.600} 127 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {67.200 470.400 134.400 537.600} 128 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {134.400 470.400 201.600 537.600} 129 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {201.600 470.400 268.800 537.600} 130 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {268.800 470.400 336.000 537.600} 131 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {336.000 470.400 403.200 537.600} 132 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {403.200 470.400 470.400 537.600} 133 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {470.400 470.400 537.600 537.600} 134 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {537.600 470.400 604.800 537.600} 135 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {604.800 470.400 672.000 537.600} 136 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {672.000 470.400 739.200 537.600} 137 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {739.200 470.400 806.400 537.600} 138 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {806.400 470.400 873.600 537.600} 139 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {873.600 470.400 940.800 537.600} 140 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {940.800 470.400 1008.000 537.600} 141 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1008.000 470.400 1075.200 537.600} 142 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1075.200 470.400 1142.400 537.600} 143 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {1142.400 470.400 1200.096 537.600} 144 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {0.000 537.600 67.200 604.800} 145 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {67.200 537.600 134.400 604.800} 146 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {134.400 537.600 201.600 604.800} 147 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {201.600 537.600 268.800 604.800} 148 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {268.800 537.600 336.000 604.800} 149 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {336.000 537.600 403.200 604.800} 150 of 324
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[04/07 20:55:01    455s]   VERIFY DRC ...... Sub-Area: {403.200 537.600 470.400 604.800} 151 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {470.400 537.600 537.600 604.800} 152 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {537.600 537.600 604.800 604.800} 153 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {604.800 537.600 672.000 604.800} 154 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {672.000 537.600 739.200 604.800} 155 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {739.200 537.600 806.400 604.800} 156 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {806.400 537.600 873.600 604.800} 157 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {873.600 537.600 940.800 604.800} 158 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {940.800 537.600 1008.000 604.800} 159 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {1008.000 537.600 1075.200 604.800} 160 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {1075.200 537.600 1142.400 604.800} 161 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {1142.400 537.600 1200.096 604.800} 162 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 67.200 672.000} 163 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {67.200 604.800 134.400 672.000} 164 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {134.400 604.800 201.600 672.000} 165 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {201.600 604.800 268.800 672.000} 166 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {268.800 604.800 336.000 672.000} 167 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {336.000 604.800 403.200 672.000} 168 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {403.200 604.800 470.400 672.000} 169 of 324
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[04/07 20:55:03    457s]   VERIFY DRC ...... Sub-Area: {470.400 604.800 537.600 672.000} 170 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 604.800 604.800 672.000} 171 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 604.800 672.000 672.000} 172 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 604.800 739.200 672.000} 173 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 604.800 806.400 672.000} 174 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 604.800 873.600 672.000} 175 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 604.800 940.800 672.000} 176 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 604.800 1008.000 672.000} 177 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 604.800 1075.200 672.000} 178 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 604.800 1142.400 672.000} 179 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 604.800 1200.096 672.000} 180 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 672.000 67.200 739.200} 181 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 672.000 134.400 739.200} 182 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 672.000 201.600 739.200} 183 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 672.000 268.800 739.200} 184 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 672.000 336.000 739.200} 185 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 672.000 403.200 739.200} 186 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 672.000 470.400 739.200} 187 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 672.000 537.600 739.200} 188 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 672.000 604.800 739.200} 189 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 672.000 672.000 739.200} 190 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 672.000 739.200 739.200} 191 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 672.000 806.400 739.200} 192 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 672.000 873.600 739.200} 193 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 672.000 940.800 739.200} 194 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 672.000 1008.000 739.200} 195 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 672.000 1075.200 739.200} 196 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 672.000 1142.400 739.200} 197 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 672.000 1200.096 739.200} 198 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 739.200 67.200 806.400} 199 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 739.200 134.400 806.400} 200 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 739.200 201.600 806.400} 201 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 739.200 268.800 806.400} 202 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 739.200 336.000 806.400} 203 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 739.200 403.200 806.400} 204 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 739.200 470.400 806.400} 205 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 739.200 537.600 806.400} 206 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 739.200 604.800 806.400} 207 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 739.200 672.000 806.400} 208 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 739.200 739.200 806.400} 209 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 739.200 806.400 806.400} 210 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 739.200 873.600 806.400} 211 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 739.200 940.800 806.400} 212 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 739.200 1008.000 806.400} 213 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 739.200 1075.200 806.400} 214 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 739.200 1142.400 806.400} 215 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 739.200 1200.096 806.400} 216 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 806.400 67.200 873.600} 217 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 806.400 134.400 873.600} 218 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 806.400 201.600 873.600} 219 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 806.400 268.800 873.600} 220 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 806.400 336.000 873.600} 221 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 806.400 403.200 873.600} 222 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 806.400 470.400 873.600} 223 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 806.400 537.600 873.600} 224 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 806.400 604.800 873.600} 225 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 806.400 672.000 873.600} 226 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 806.400 739.200 873.600} 227 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 806.400 806.400 873.600} 228 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 806.400 873.600 873.600} 229 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 806.400 940.800 873.600} 230 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 806.400 1008.000 873.600} 231 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 806.400 1075.200 873.600} 232 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 806.400 1142.400 873.600} 233 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 806.400 1200.096 873.600} 234 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 873.600 67.200 940.800} 235 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 873.600 134.400 940.800} 236 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 873.600 201.600 940.800} 237 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 873.600 268.800 940.800} 238 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 873.600 336.000 940.800} 239 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 873.600 403.200 940.800} 240 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 873.600 470.400 940.800} 241 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 873.600 537.600 940.800} 242 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 873.600 604.800 940.800} 243 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 873.600 672.000 940.800} 244 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 873.600 739.200 940.800} 245 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 873.600 806.400 940.800} 246 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 873.600 873.600 940.800} 247 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 873.600 940.800 940.800} 248 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 873.600 1008.000 940.800} 249 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 873.600 1075.200 940.800} 250 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 873.600 1142.400 940.800} 251 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 873.600 1200.096 940.800} 252 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 940.800 67.200 1008.000} 253 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 940.800 134.400 1008.000} 254 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 940.800 201.600 1008.000} 255 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 940.800 268.800 1008.000} 256 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 940.800 336.000 1008.000} 257 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 940.800 403.200 1008.000} 258 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 940.800 470.400 1008.000} 259 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 940.800 537.600 1008.000} 260 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 940.800 604.800 1008.000} 261 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 940.800 672.000 1008.000} 262 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 940.800 739.200 1008.000} 263 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 940.800 806.400 1008.000} 264 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 940.800 873.600 1008.000} 265 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 940.800 940.800 1008.000} 266 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {940.800 940.800 1008.000 1008.000} 267 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1008.000 940.800 1075.200 1008.000} 268 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1075.200 940.800 1142.400 1008.000} 269 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {1142.400 940.800 1200.096 1008.000} 270 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {0.000 1008.000 67.200 1075.200} 271 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {67.200 1008.000 134.400 1075.200} 272 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {134.400 1008.000 201.600 1075.200} 273 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {201.600 1008.000 268.800 1075.200} 274 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {268.800 1008.000 336.000 1075.200} 275 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {336.000 1008.000 403.200 1075.200} 276 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {403.200 1008.000 470.400 1075.200} 277 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {470.400 1008.000 537.600 1075.200} 278 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {537.600 1008.000 604.800 1075.200} 279 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {604.800 1008.000 672.000 1075.200} 280 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {672.000 1008.000 739.200 1075.200} 281 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {739.200 1008.000 806.400 1075.200} 282 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {806.400 1008.000 873.600 1075.200} 283 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area: {873.600 1008.000 940.800 1075.200} 284 of 324
[04/07 20:55:03    458s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {940.800 1008.000 1008.000 1075.200} 285 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1008.000 1008.000 1075.200 1075.200} 286 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1075.200 1008.000 1142.400 1075.200} 287 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1142.400 1008.000 1200.096 1075.200} 288 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {0.000 1075.200 67.200 1142.400} 289 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {67.200 1075.200 134.400 1142.400} 290 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {134.400 1075.200 201.600 1142.400} 291 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {201.600 1075.200 268.800 1142.400} 292 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {268.800 1075.200 336.000 1142.400} 293 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {336.000 1075.200 403.200 1142.400} 294 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {403.200 1075.200 470.400 1142.400} 295 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {470.400 1075.200 537.600 1142.400} 296 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {537.600 1075.200 604.800 1142.400} 297 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {604.800 1075.200 672.000 1142.400} 298 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {672.000 1075.200 739.200 1142.400} 299 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {739.200 1075.200 806.400 1142.400} 300 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {806.400 1075.200 873.600 1142.400} 301 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {873.600 1075.200 940.800 1142.400} 302 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {940.800 1075.200 1008.000 1142.400} 303 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1008.000 1075.200 1075.200 1142.400} 304 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1075.200 1075.200 1142.400 1142.400} 305 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1142.400 1075.200 1200.096 1142.400} 306 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {0.000 1142.400 67.200 1200.096} 307 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {67.200 1142.400 134.400 1200.096} 308 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {134.400 1142.400 201.600 1200.096} 309 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {201.600 1142.400 268.800 1200.096} 310 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {268.800 1142.400 336.000 1200.096} 311 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {336.000 1142.400 403.200 1200.096} 312 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {403.200 1142.400 470.400 1200.096} 313 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {470.400 1142.400 537.600 1200.096} 314 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {537.600 1142.400 604.800 1200.096} 315 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {604.800 1142.400 672.000 1200.096} 316 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {672.000 1142.400 739.200 1200.096} 317 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {739.200 1142.400 806.400 1200.096} 318 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {806.400 1142.400 873.600 1200.096} 319 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {873.600 1142.400 940.800 1200.096} 320 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {940.800 1142.400 1008.000 1200.096} 321 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1008.000 1142.400 1075.200 1200.096} 322 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1075.200 1142.400 1142.400 1200.096} 323 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area: {1142.400 1142.400 1200.096 1200.096} 324 of 324
[04/07 20:55:04    458s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s]   Verification Complete : 0 Viols.
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s]  *** End Verify DRC (CPU: 0:00:03.1  ELAPSED TIME: 4.00  MEM: 0.0M) ***
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] <CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/fifo1_sram.innovus.route.connectivity.rpt
[04/07 20:55:04    458s] VERIFY_CONNECTIVITY use new engine.
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] ******** Start: VERIFY CONNECTIVITY ********
[04/07 20:55:04    458s] Start Time: Fri Apr  7 20:55:04 2023
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] Design Name: fifo1_sram
[04/07 20:55:04    458s] Database Units: 1000
[04/07 20:55:04    458s] Design Boundary: (0.0000, 0.0000) (1200.0960, 1200.0960)
[04/07 20:55:04    458s] Error Limit = 100000; Warning Limit = 50
[04/07 20:55:04    458s] Check all nets
[04/07 20:55:04    458s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[04/07 20:55:04    458s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] Begin Summary 
[04/07 20:55:04    458s]     1618 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[04/07 20:55:04    458s]     12 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[04/07 20:55:04    458s]     33 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[04/07 20:55:04    458s]     1663 total info(s) created.
[04/07 20:55:04    458s] End Summary
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] End Time: Fri Apr  7 20:55:04 2023
[04/07 20:55:04    458s] Time Elapsed: 0:00:00.0
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] ******** End: VERIFY CONNECTIVITY ********
[04/07 20:55:04    458s]   Verification Complete : 1663 Viols.  0 Wrngs.
[04/07 20:55:04    458s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[04/07 20:55:04    458s] 
[04/07 20:55:04    458s] <CMD> timeDesign -postRoute -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:55:04    458s]  Reset EOS DB
[04/07 20:55:04    458s] Ignoring AAE DB Resetting ...
[04/07 20:55:04    458s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 1395 access done (mem: 1986.406M)
[04/07 20:55:04    458s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:55:04    458s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:55:04    458s] Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
[04/07 20:55:04    458s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/07 20:55:04    458s] RC Extraction called in multi-corner(2) mode.
[04/07 20:55:04    458s] Process corner(s) are loaded.
[04/07 20:55:04    458s]  Corner: cmax
[04/07 20:55:04    458s]  Corner: cmin
[04/07 20:55:04    458s] extractDetailRC Option : -outfile /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d -maxResLength 200  -extended
[04/07 20:55:04    458s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/07 20:55:04    458s]       RC Corner Indexes            0       1   
[04/07 20:55:04    458s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:55:04    458s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/07 20:55:04    458s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:04    458s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:04    458s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:04    458s] Shrink Factor                : 1.00000
[04/07 20:55:04    458s] LayerId::1 widthSet size::4
[04/07 20:55:04    458s] LayerId::2 widthSet size::4
[04/07 20:55:04    458s] LayerId::3 widthSet size::5
[04/07 20:55:04    458s] LayerId::4 widthSet size::5
[04/07 20:55:04    458s] LayerId::5 widthSet size::5
[04/07 20:55:04    458s] LayerId::6 widthSet size::5
[04/07 20:55:04    458s] LayerId::7 widthSet size::5
[04/07 20:55:04    458s] LayerId::8 widthSet size::5
[04/07 20:55:04    458s] LayerId::9 widthSet size::4
[04/07 20:55:04    458s] LayerId::10 widthSet size::2
[04/07 20:55:04    458s] Initializing multi-corner capacitance tables ... 
[04/07 20:55:05    459s] Initializing multi-corner resistance tables ...
[04/07 20:55:05    459s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:55:05    459s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1984.4M)
[04/07 20:55:05    459s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for storing RC.
[04/07 20:55:05    459s] Extracted 10.0439% (CPU Time= 0:00:01.1  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 20.0416% (CPU Time= 0:00:01.1  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 30.0393% (CPU Time= 0:00:01.2  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 40.0369% (CPU Time= 0:00:01.2  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 50.0346% (CPU Time= 0:00:01.2  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 60.0323% (CPU Time= 0:00:01.2  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 70.03% (CPU Time= 0:00:01.2  MEM= 2422.1M)
[04/07 20:55:05    459s] Extracted 80.0277% (CPU Time= 0:00:01.3  MEM= 2422.1M)
[04/07 20:55:05    460s] Extracted 90.0254% (CPU Time= 0:00:01.4  MEM= 2422.1M)
[04/07 20:55:06    460s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 2422.1M)
[04/07 20:55:06    460s] Number of Extracted Resistors     : 7475
[04/07 20:55:06    460s] Number of Extracted Ground Cap.   : 7742
[04/07 20:55:06    460s] Number of Extracted Coupling Cap. : 20834
[04/07 20:55:06    460s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2390.793M)
[04/07 20:55:06    460s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/07 20:55:06    460s]  Corner: cmax
[04/07 20:55:06    460s]  Corner: cmin
[04/07 20:55:06    460s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2390.8M)
[04/07 20:55:06    460s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb_Filter.rcdb.d' for storing RC.
[04/07 20:55:06    460s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 2390.793M)
[04/07 20:55:06    460s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2390.793M)
[04/07 20:55:06    460s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2390.793M)
[04/07 20:55:06    460s] processing rcdb (/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/07 20:55:07    461s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 0 access done (mem: 2390.793M)
[04/07 20:55:07    461s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2390.793M)
[04/07 20:55:07    461s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 2390.793M)
[04/07 20:55:07    461s] Starting delay calculation for Setup views
[04/07 20:55:07    461s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:55:07    461s] #################################################################################
[04/07 20:55:07    461s] # Design Stage: PostRoute
[04/07 20:55:07    461s] # Design Name: fifo1_sram
[04/07 20:55:07    461s] # Design Mode: 28nm
[04/07 20:55:07    461s] # Analysis Mode: MMMC OCV 
[04/07 20:55:07    461s] # Parasitics Mode: SPEF/RCDB
[04/07 20:55:07    461s] # Signoff Settings: SI On 
[04/07 20:55:07    461s] #################################################################################
[04/07 20:55:07    461s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:55:07    461s] Setting infinite Tws ...
[04/07 20:55:07    461s] First Iteration Infinite Tw... 
[04/07 20:55:07    461s] Calculate early delays in OCV mode...
[04/07 20:55:07    461s] Calculate late delays in OCV mode...
[04/07 20:55:07    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 2371.1M, InitMEM = 2371.1M)
[04/07 20:55:07    461s] Start delay calculation (fullDC) (1 T). (MEM=2371.07)
[04/07 20:55:07    461s] LayerId::1 widthSet size::4
[04/07 20:55:07    461s] LayerId::2 widthSet size::4
[04/07 20:55:07    461s] LayerId::3 widthSet size::5
[04/07 20:55:07    461s] LayerId::4 widthSet size::5
[04/07 20:55:07    461s] LayerId::5 widthSet size::5
[04/07 20:55:07    461s] LayerId::6 widthSet size::5
[04/07 20:55:07    461s] LayerId::7 widthSet size::5
[04/07 20:55:07    461s] LayerId::8 widthSet size::5
[04/07 20:55:07    461s] LayerId::9 widthSet size::4
[04/07 20:55:07    461s] LayerId::10 widthSet size::2
[04/07 20:55:07    461s] Initializing multi-corner capacitance tables ... 
[04/07 20:55:08    462s] Initializing multi-corner resistance tables ...
[04/07 20:55:08    462s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:55:08    462s] End AAE Lib Interpolated Model. (MEM=2382.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:08    462s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2382.676M)
[04/07 20:55:08    462s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2382.7M)
[04/07 20:55:09    463s] Total number of fetched objects 659
[04/07 20:55:09    463s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:55:09    463s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:09    463s] End delay calculation. (MEM=2382.66 CPU=0:00:00.4 REAL=0:00:01.0)
[04/07 20:55:09    463s] End delay calculation (fullDC). (MEM=2382.66 CPU=0:00:01.4 REAL=0:00:02.0)
[04/07 20:55:09    463s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2382.7M) ***
[04/07 20:55:09    463s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2382.7M)
[04/07 20:55:09    463s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:55:09    463s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2382.7M)
[04/07 20:55:09    463s] Starting SI iteration 2
[04/07 20:55:09    463s] Calculate early delays in OCV mode...
[04/07 20:55:09    463s] Calculate late delays in OCV mode...
[04/07 20:55:09    463s] Start delay calculation (fullDC) (1 T). (MEM=1991.78)
[04/07 20:55:09    463s] End AAE Lib Interpolated Model. (MEM=1991.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:09    463s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
[04/07 20:55:09    463s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:55:09    463s] Total number of fetched objects 659
[04/07 20:55:09    463s] AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
[04/07 20:55:09    463s] End delay calculation. (MEM=1997.93 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:55:09    463s] End delay calculation (fullDC). (MEM=1997.93 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:55:09    463s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1997.9M) ***
[04/07 20:55:09    463s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:44 mem=1997.9M)
[04/07 20:55:09    463s] End AAE Lib Interpolated Model. (MEM=1959.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:10    463s] Begin: glitch net info
[04/07 20:55:10    463s] glitchNet fifomem/FE_OFN81_n_26 slk -0.0266 siFix 0 extSpace 0 prio 0
[04/07 20:55:10    463s] glitch slack range: number of glitch nets
[04/07 20:55:10    463s] glitch slack < -0.32 : 0
[04/07 20:55:10    463s] -0.32 < glitch slack < -0.28 : 0
[04/07 20:55:10    463s] -0.28 < glitch slack < -0.24 : 0
[04/07 20:55:10    463s] -0.24 < glitch slack < -0.2 : 0
[04/07 20:55:10    463s] -0.2 < glitch slack < -0.16 : 0
[04/07 20:55:10    463s] -0.16 < glitch slack < -0.12 : 0
[04/07 20:55:10    463s] -0.12 < glitch slack < -0.08 : 0
[04/07 20:55:10    463s] -0.08 < glitch slack < -0.04 : 0
[04/07 20:55:10    463s] -0.04 < glitch slack : 1
[04/07 20:55:10    463s] End: glitch net info
[04/07 20:55:10    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1959.9M
[04/07 20:55:10    463s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1959.9M
[04/07 20:55:10    464s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1965.5M
[04/07 20:55:10    464s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.071, MEM:1965.5M
[04/07 20:55:10    464s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.237, MEM:1965.5M
[04/07 20:55:10    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.245, MEM:1965.5M
[04/07 20:55:10    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1965.5M
[04/07 20:55:10    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1959.9M
[04/07 20:55:12    464s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):| -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   | -1.365  |  0.001  | -0.029  | -1.365  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    | -11.749 |  0.000  | -0.029  | -11.720 |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |   11    |    0    |    1    |   10    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   376   |   262   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.589%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
[04/07 20:55:12    464s] Total CPU time: 5.88 sec
[04/07 20:55:12    464s] Total Real time: 8.0 sec
[04/07 20:55:12    464s] Total Memory Usage: 1974.269531 Mbytes
[04/07 20:55:12    464s] Info: pop threads available for lower-level modules during optimization.
[04/07 20:55:12    464s] Reset AAE Options
[04/07 20:55:12    464s] 
[04/07 20:55:12    464s] =============================================================================================
[04/07 20:55:12    464s]  Final TAT Report for timeDesign
[04/07 20:55:12    464s] =============================================================================================
[04/07 20:55:12    464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:55:12    464s] ---------------------------------------------------------------------------------------------
[04/07 20:55:12    464s] [ ExtractRC              ]      1   0:00:03.0  (  37.5 % )     0:00:03.0 /  0:00:02.6    0.9
[04/07 20:55:12    464s] [ TimingUpdate           ]      2   0:00:00.0  (   0.5 % )     0:00:02.5 /  0:00:02.5    1.0
[04/07 20:55:12    464s] [ FullDelayCalc          ]      1   0:00:02.5  (  30.7 % )     0:00:02.5 /  0:00:02.4    1.0
[04/07 20:55:12    464s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.1 % )     0:00:02.1 /  0:00:00.5    0.2
[04/07 20:55:12    464s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.1
[04/07 20:55:12    464s] [ DrvReport              ]      1   0:00:01.6  (  19.9 % )     0:00:01.6 /  0:00:00.1    0.0
[04/07 20:55:12    464s] [ GenerateReports        ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.7
[04/07 20:55:12    464s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:55:12    464s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:55:12    464s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.4
[04/07 20:55:12    464s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/07 20:55:12    464s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.0    0.0
[04/07 20:55:12    464s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[04/07 20:55:12    464s] [ ReportAnalysisSummary  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[04/07 20:55:12    464s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    0.9
[04/07 20:55:12    464s] ---------------------------------------------------------------------------------------------
[04/07 20:55:12    464s]  timeDesign TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:05.8    0.7
[04/07 20:55:12    464s] ---------------------------------------------------------------------------------------------
[04/07 20:55:12    464s] 
[04/07 20:55:12    464s] <CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:55:12    464s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[04/07 20:55:12    464s] <CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:55:12    464s]  Reset EOS DB
[04/07 20:55:12    464s] Ignoring AAE DB Resetting ...
[04/07 20:55:12    464s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 1974.270M)
[04/07 20:55:12    464s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/07 20:55:12    464s] Type 'man IMPEXT-6191' for more detail.
[04/07 20:55:12    464s] Extraction called for design 'fifo1_sram' of instances=472 and nets=669 using extraction engine 'postRoute' at effort level 'low' .
[04/07 20:55:12    464s] PostRoute (effortLevel low) RC Extraction called for design fifo1_sram.
[04/07 20:55:12    464s] RC Extraction called in multi-corner(2) mode.
[04/07 20:55:12    464s] Process corner(s) are loaded.
[04/07 20:55:12    464s]  Corner: cmax
[04/07 20:55:12    464s]  Corner: cmin
[04/07 20:55:12    464s] extractDetailRC Option : -outfile /tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d -maxResLength 200  -extended
[04/07 20:55:12    464s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[04/07 20:55:12    464s]       RC Corner Indexes            0       1   
[04/07 20:55:12    464s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/07 20:55:12    464s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[04/07 20:55:12    464s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:12    464s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:12    464s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/07 20:55:12    464s] Shrink Factor                : 1.00000
[04/07 20:55:12    464s] LayerId::1 widthSet size::4
[04/07 20:55:12    464s] LayerId::2 widthSet size::4
[04/07 20:55:12    464s] LayerId::3 widthSet size::5
[04/07 20:55:12    464s] LayerId::4 widthSet size::5
[04/07 20:55:12    464s] LayerId::5 widthSet size::5
[04/07 20:55:12    464s] LayerId::6 widthSet size::5
[04/07 20:55:12    464s] LayerId::7 widthSet size::5
[04/07 20:55:12    464s] LayerId::8 widthSet size::5
[04/07 20:55:12    464s] LayerId::9 widthSet size::4
[04/07 20:55:12    464s] LayerId::10 widthSet size::2
[04/07 20:55:12    464s] Initializing multi-corner capacitance tables ... 
[04/07 20:55:12    464s] Initializing multi-corner resistance tables ...
[04/07 20:55:12    465s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:55:12    465s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1972.3M)
[04/07 20:55:13    465s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for storing RC.
[04/07 20:55:13    465s] Extracted 10.0439% (CPU Time= 0:00:00.8  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 20.0416% (CPU Time= 0:00:00.9  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 30.0393% (CPU Time= 0:00:00.9  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 40.0369% (CPU Time= 0:00:01.0  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 50.0346% (CPU Time= 0:00:01.0  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 60.0323% (CPU Time= 0:00:01.0  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 70.03% (CPU Time= 0:00:01.0  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 80.0277% (CPU Time= 0:00:01.1  MEM= 2417.9M)
[04/07 20:55:13    465s] Extracted 90.0254% (CPU Time= 0:00:01.1  MEM= 2417.9M)
[04/07 20:55:14    466s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 2417.9M)
[04/07 20:55:14    466s] Number of Extracted Resistors     : 7475
[04/07 20:55:14    466s] Number of Extracted Ground Cap.   : 7742
[04/07 20:55:14    466s] Number of Extracted Coupling Cap. : 20834
[04/07 20:55:14    466s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2394.660M)
[04/07 20:55:14    466s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/07 20:55:14    466s]  Corner: cmax
[04/07 20:55:14    466s]  Corner: cmin
[04/07 20:55:14    466s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2394.7M)
[04/07 20:55:14    466s] Creating parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb_Filter.rcdb.d' for storing RC.
[04/07 20:55:14    466s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 2394.660M)
[04/07 20:55:14    466s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2394.660M)
[04/07 20:55:14    466s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 2394.660M)
[04/07 20:55:14    466s] processing rcdb (/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d) for hinst (top) of cell (fifo1_sram);
[04/07 20:55:15    467s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 0 access done (mem: 2394.660M)
[04/07 20:55:15    467s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2394.660M)
[04/07 20:55:15    467s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 2394.660M)
[04/07 20:55:15    467s] All LLGs are deleted
[04/07 20:55:15    467s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1944.9M
[04/07 20:55:15    467s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1944.9M
[04/07 20:55:15    467s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1944.9M
[04/07 20:55:15    467s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1944.9M
[04/07 20:55:15    467s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1950.5M
[04/07 20:55:15    467s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.084, MEM:1950.5M
[04/07 20:55:15    467s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.350, REAL:0.347, MEM:1950.5M
[04/07 20:55:15    467s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.380, REAL:0.364, MEM:1950.5M
[04/07 20:55:15    467s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1950.5M
[04/07 20:55:15    467s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:1944.9M
[04/07 20:55:15    467s] Starting delay calculation for Hold views
[04/07 20:55:16    467s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:55:16    468s] #################################################################################
[04/07 20:55:16    468s] # Design Stage: PostRoute
[04/07 20:55:16    468s] # Design Name: fifo1_sram
[04/07 20:55:16    468s] # Design Mode: 28nm
[04/07 20:55:16    468s] # Analysis Mode: MMMC OCV 
[04/07 20:55:16    468s] # Parasitics Mode: SPEF/RCDB
[04/07 20:55:16    468s] # Signoff Settings: SI On 
[04/07 20:55:16    468s] #################################################################################
[04/07 20:55:16    468s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:55:16    468s] Setting infinite Tws ...
[04/07 20:55:16    468s] First Iteration Infinite Tw... 
[04/07 20:55:16    468s] Calculate late delays in OCV mode...
[04/07 20:55:16    468s] Calculate early delays in OCV mode...
[04/07 20:55:16    468s] Topological Sorting (REAL = 0:00:00.0, MEM = 1956.5M, InitMEM = 1956.5M)
[04/07 20:55:16    468s] Start delay calculation (fullDC) (1 T). (MEM=1956.49)
[04/07 20:55:16    468s] *** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
[04/07 20:55:16    468s] LayerId::1 widthSet size::4
[04/07 20:55:16    468s] LayerId::2 widthSet size::4
[04/07 20:55:16    468s] LayerId::3 widthSet size::5
[04/07 20:55:16    468s] LayerId::4 widthSet size::5
[04/07 20:55:16    468s] LayerId::5 widthSet size::5
[04/07 20:55:16    468s] LayerId::6 widthSet size::5
[04/07 20:55:16    468s] LayerId::7 widthSet size::5
[04/07 20:55:16    468s] LayerId::8 widthSet size::5
[04/07 20:55:16    468s] LayerId::9 widthSet size::4
[04/07 20:55:16    468s] LayerId::10 widthSet size::2
[04/07 20:55:16    468s] Initializing multi-corner capacitance tables ... 
[04/07 20:55:17    469s] Initializing multi-corner resistance tables ...
[04/07 20:55:17    469s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296703 ; uaWl: 0.864385 ; uaWlH: 0.099651 ; aWlH: 0.020561 ; Pmax: 0.822000 ; wcR: 0.472500 ; newSi: 0.086100 ; pMod: 82 ; 
[04/07 20:55:17    469s] End AAE Lib Interpolated Model. (MEM=1968.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:17    469s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 1968.098M)
[04/07 20:55:17    469s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1968.1M)
[04/07 20:55:18    470s] Total number of fetched objects 659
[04/07 20:55:18    470s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:55:18    470s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:18    470s] End delay calculation. (MEM=2015.78 CPU=0:00:00.4 REAL=0:00:00.0)
[04/07 20:55:18    470s] End delay calculation (fullDC). (MEM=2015.78 CPU=0:00:01.7 REAL=0:00:02.0)
[04/07 20:55:18    470s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2015.8M) ***
[04/07 20:55:18    470s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.8M)
[04/07 20:55:18    470s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:55:18    470s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.8M)
[04/07 20:55:18    470s] Starting SI iteration 2
[04/07 20:55:18    470s] Calculate late delays in OCV mode...
[04/07 20:55:18    470s] Calculate early delays in OCV mode...
[04/07 20:55:18    470s] Start delay calculation (fullDC) (1 T). (MEM=1979.9)
[04/07 20:55:18    470s] End AAE Lib Interpolated Model. (MEM=1979.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:18    470s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Skipped = 8. 
[04/07 20:55:18    470s] Glitch Analysis: View func_min_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:55:18    470s] Total number of fetched objects 659
[04/07 20:55:18    470s] AAE_INFO-618: Total number of nets in the design is 669,  15.2 percent of the nets selected for SI analysis
[04/07 20:55:18    470s] End delay calculation. (MEM=1986.05 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:55:18    470s] End delay calculation (fullDC). (MEM=1986.05 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:55:18    470s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1986.1M) ***
[04/07 20:55:18    470s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:07:51 mem=1986.1M)
[04/07 20:55:19    470s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_min_scenario   |  0.001  |  0.006  |  0.001  |  0.435  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |    0    |   N/A   |    0    |   N/A   |   N/A   |
|                    |   360   |   246   |   152   |   10    |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 0.589%
------------------------------------------------------------
Reported timing to dir ../reports/fifo1_sram.innovus
[04/07 20:55:19    471s] Total CPU time: 6.49 sec
[04/07 20:55:19    471s] Total Real time: 7.0 sec
[04/07 20:55:19    471s] Total Memory Usage: 1915.378906 Mbytes
[04/07 20:55:19    471s] Reset AAE Options
[04/07 20:55:19    471s] 
[04/07 20:55:19    471s] =============================================================================================
[04/07 20:55:19    471s]  Final TAT Report for timeDesign
[04/07 20:55:19    471s] =============================================================================================
[04/07 20:55:19    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/07 20:55:19    471s] ---------------------------------------------------------------------------------------------
[04/07 20:55:19    471s] [ ExtractRC              ]      1   0:00:03.0  (  43.3 % )     0:00:03.0 /  0:00:02.6    0.9
[04/07 20:55:19    471s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:03.0 /  0:00:03.0    1.0
[04/07 20:55:19    471s] [ FullDelayCalc          ]      1   0:00:03.0  (  42.9 % )     0:00:03.0 /  0:00:02.9    1.0
[04/07 20:55:19    471s] [ OptSummaryReport       ]      1   0:00:00.5  (   7.2 % )     0:00:03.8 /  0:00:03.7    1.0
[04/07 20:55:19    471s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/07 20:55:19    471s] [ GenerateReports        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    0.8
[04/07 20:55:19    471s] [ ReportAnalysisSummary  ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/07 20:55:19    471s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.8
[04/07 20:55:19    471s] ---------------------------------------------------------------------------------------------
[04/07 20:55:19    471s]  timeDesign TOTAL                   0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:06.5    0.9
[04/07 20:55:19    471s] ---------------------------------------------------------------------------------------------
[04/07 20:55:19    471s] 
[04/07 20:55:19    471s] <CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/07 20:55:19    471s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[04/07 20:55:19    471s] <CMD> report_power > ../reports/fifo1_sram.innovus.route.power.rpt
[04/07 20:55:19    471s] 
[04/07 20:55:19    471s] Power Net Detected:
[04/07 20:55:19    471s]         Voltage	    Name
[04/07 20:55:19    471s]              0V	    VSS
[04/07 20:55:19    471s]           0.75V	    VDD
[04/07 20:55:19    471s] Starting SI iteration 1 using Infinite Timing Windows
[04/07 20:55:20    471s] #################################################################################
[04/07 20:55:20    471s] # Design Stage: PostRoute
[04/07 20:55:20    471s] # Design Name: fifo1_sram
[04/07 20:55:20    471s] # Design Mode: 28nm
[04/07 20:55:20    471s] # Analysis Mode: MMMC OCV 
[04/07 20:55:20    471s] # Parasitics Mode: SPEF/RCDB
[04/07 20:55:20    471s] # Signoff Settings: SI On 
[04/07 20:55:20    471s] #################################################################################
[04/07 20:55:20    471s] AAE_INFO: 1 threads acquired from CTE.
[04/07 20:55:20    471s] Setting infinite Tws ...
[04/07 20:55:20    471s] First Iteration Infinite Tw... 
[04/07 20:55:20    471s] Calculate early delays in OCV mode...
[04/07 20:55:20    471s] Calculate late delays in OCV mode...
[04/07 20:55:20    471s] Topological Sorting (REAL = 0:00:00.0, MEM = 1929.9M, InitMEM = 1929.9M)
[04/07 20:55:20    471s] Start delay calculation (fullDC) (1 T). (MEM=1929.93)
[04/07 20:55:20    471s] *** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
[04/07 20:55:20    472s] End AAE Lib Interpolated Model. (MEM=1941.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:21    472s] Total number of fetched objects 659
[04/07 20:55:21    472s] AAE_INFO-618: Total number of nets in the design is 669,  100.0 percent of the nets selected for SI analysis
[04/07 20:55:21    472s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:21    472s] End delay calculation. (MEM=2021.24 CPU=0:00:00.3 REAL=0:00:01.0)
[04/07 20:55:21    472s] End delay calculation (fullDC). (MEM=2021.24 CPU=0:00:00.8 REAL=0:00:01.0)
[04/07 20:55:21    472s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2021.2M) ***
[04/07 20:55:21    472s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2021.2M)
[04/07 20:55:21    472s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/07 20:55:21    472s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2021.2M)
[04/07 20:55:21    472s] Starting SI iteration 2
[04/07 20:55:21    472s] Calculate early delays in OCV mode...
[04/07 20:55:21    472s] Calculate late delays in OCV mode...
[04/07 20:55:21    472s] Start delay calculation (fullDC) (1 T). (MEM=1984.36)
[04/07 20:55:21    472s] End AAE Lib Interpolated Model. (MEM=1984.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/07 20:55:21    473s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Skipped = 14. 
[04/07 20:55:21    473s] Glitch Analysis: View func_max_scenario -- Total Number of Nets Analyzed = 659. 
[04/07 20:55:21    473s] Total number of fetched objects 659
[04/07 20:55:21    473s] AAE_INFO-618: Total number of nets in the design is 669,  11.1 percent of the nets selected for SI analysis
[04/07 20:55:21    473s] End delay calculation. (MEM=1990.51 CPU=0:00:00.1 REAL=0:00:00.0)
[04/07 20:55:21    473s] End delay calculation (fullDC). (MEM=1990.51 CPU=0:00:00.2 REAL=0:00:00.0)
[04/07 20:55:21    473s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1990.5M) ***
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Power Analysis
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s]              0V	    VSS
[04/07 20:55:21    473s]           0.75V	    VDD
[04/07 20:55:21    473s] Begin Processing Timing Library for Power Calculation
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing Timing Library for Power Calculation
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing Power Net/Grid for Power Calculation
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1532.86MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing Timing Window Data for Power Calculation
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] wclk2x(1694.92MHz) wclk(847.458MHz) rclk(819.672MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1532.98MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing User Attributes
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1533.03MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing Signal Activity
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1533.29MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Power Computation
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s]       ----------------------------------------------------------
[04/07 20:55:21    473s]       # of cell(s) missing both power/leakage table: 0
[04/07 20:55:21    473s]       # of cell(s) missing power table: 0
[04/07 20:55:21    473s]       # of cell(s) missing leakage table: 1
[04/07 20:55:21    473s]       # of MSMV cell(s) missing power_level: 0
[04/07 20:55:21    473s]       ----------------------------------------------------------
[04/07 20:55:21    473s] CellName                                  Missing Table(s)
[04/07 20:55:21    473s] SRAM2RW128x8                              leakge power, 
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1533.83MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Begin Processing User Attributes
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1533.83MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1533.90MB/3217.20MB/1896.06MB)
[04/07 20:55:21    473s] 
[04/07 20:55:21    473s] *



[04/07 20:55:21    473s] Total Power
[04/07 20:55:21    473s] -----------------------------------------------------------------------------------------
[04/07 20:55:21    473s] Total Internal Power:       22.07378079 	   89.3845%
[04/07 20:55:21    473s] Total Switching Power:       1.33018453 	    5.3864%
[04/07 20:55:21    473s] Total Leakage Power:         1.29133785 	    5.2291%
[04/07 20:55:21    473s] Total Power:                24.69530370
[04/07 20:55:21    473s] -----------------------------------------------------------------------------------------
[04/07 20:55:21    473s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.route.density.rpt { reportDensityMap }
[04/07 20:55:22    473s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.route.summary.rpt
[04/07 20:55:22    473s] Start to collect the design information.
[04/07 20:55:22    473s] Build netlist information for Cell fifo1_sram.
[04/07 20:55:22    473s] Finished collecting the design information.
[04/07 20:55:22    473s] Generating macro cells used in the design report.
[04/07 20:55:22    473s] Generating standard cells used in the design report.
[04/07 20:55:22    473s] Generating IO cells used in the design report.
[04/07 20:55:22    473s] Analyze library ... 
[04/07 20:55:22    473s] Analyze netlist ... 
[04/07 20:55:22    473s] Generate no-driven nets information report.
[04/07 20:55:22    473s] Generate multi-driven nets information report.
[04/07 20:55:22    473s] Analyze timing ... 
[04/07 20:55:22    473s] Analyze floorplan/placement ... 
[04/07 20:55:22    474s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1990.5M
[04/07 20:55:22    474s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1990.5M
[04/07 20:55:22    474s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1996.1M
[04/07 20:55:22    474s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.120, REAL:0.118, MEM:1996.1M
[04/07 20:55:22    474s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.350, REAL:0.350, MEM:1996.1M
[04/07 20:55:22    474s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.360, REAL:0.364, MEM:1996.1M
[04/07 20:55:22    474s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1996.1M
[04/07 20:55:22    474s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1990.5M
[04/07 20:55:22    474s] Analysis Routing ...
[04/07 20:55:22    474s] Report saved in file ../reports/fifo1_sram.innovus.route.summary.rpt.
[04/07 20:55:22    474s] <CMD> saveNetlist ../outputs/fifo1_sram.route.innovus.vg
[04/07 20:55:22    474s] Writing Netlist "../outputs/fifo1_sram.route.innovus.vg" ...
[04/07 20:55:22    474s] <CMD> saveModel -spef -dir fifo1_sram_route_spef
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] (saveModel) Begin generating models for fifo1_sram (04/07/2023 20:55:22).
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] (saveModel) Running write_lef_abstract...
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] ******* START VERIFY ANTENNA ********
[04/07 20:55:23    474s] Report File: fifo1_sram.antenna.rpt
[04/07 20:55:23    474s] **WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
[04/07 20:55:23    474s] Type 'man IMPVPA-55' for more detail.
[04/07 20:55:23    474s] LEF Macro File: fifo1_sram_route_spef/library/fifo1_sram_antenna.lef
[04/07 20:55:23    474s] Verification Complete: 0 Violations
[04/07 20:55:23    474s] ******* DONE VERIFY ANTENNA ********
[04/07 20:55:23    474s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] (saveModel) Running defOut...
[04/07 20:55:23    474s] 
[04/07 20:55:23    474s] Writing DEF file 'fifo1_sram_route_spef/fifo1_sram.def', current time is Fri Apr  7 20:55:23 2023 ...
[04/07 20:55:23    474s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/07 20:55:23    474s] DEF file 'fifo1_sram_route_spef/fifo1_sram.def' is written, current time is Fri Apr  7 20:55:23 2023 ...
[04/07 20:55:23    474s] The in-memory database contained RC information but was not saved. To save 
[04/07 20:55:23    474s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/07 20:55:23    474s] so it should only be saved when it is really desired.
[04/07 20:55:23    474s] #% Begin save design ... (date=04/07 20:55:23, mem=1545.1M)
[04/07 20:55:23    474s] % Begin Save ccopt configuration ... (date=04/07 20:55:23, mem=1545.1M)
[04/07 20:55:23    474s] % End Save ccopt configuration ... (date=04/07 20:55:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1545.5M, current mem=1545.5M)
[04/07 20:55:23    475s] % Begin Save netlist data ... (date=04/07 20:55:23, mem=1545.5M)
[04/07 20:55:23    475s] Writing Binary DB to fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.v.bin in single-threaded mode...
[04/07 20:55:23    475s] % End Save netlist data ... (date=04/07 20:55:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.5M, current mem=1545.5M)
[04/07 20:55:23    475s] Saving congestion map file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.route.congmap.gz ...
[04/07 20:55:24    475s] % Begin Save AAE data ... (date=04/07 20:55:24, mem=1545.6M)
[04/07 20:55:24    475s] Saving AAE Data ...
[04/07 20:55:24    475s] % End Save AAE data ... (date=04/07 20:55:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1545.6M, current mem=1545.6M)
[04/07 20:55:24    475s] % Begin Save clock tree data ... (date=04/07 20:55:24, mem=1587.5M)
[04/07 20:55:24    475s] % End Save clock tree data ... (date=04/07 20:55:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
[04/07 20:55:24    475s] Saving preference file fifo1_sram_route_spef/fifo1_sram.enc.dat/gui.pref.tcl ...
[04/07 20:55:24    475s] Saving mode setting ...
[04/07 20:55:24    475s] Saving global file ...
[04/07 20:55:24    475s] % Begin Save floorplan data ... (date=04/07 20:55:24, mem=1587.5M)
[04/07 20:55:24    475s] Saving floorplan file ...
[04/07 20:55:25    475s] % End Save floorplan data ... (date=04/07 20:55:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1587.5M, current mem=1587.5M)
[04/07 20:55:25    475s] Saving PG file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.pg.gz
[04/07 20:55:25    475s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1952.5M) ***
[04/07 20:55:25    475s] Saving Drc markers ...
[04/07 20:55:25    475s] ... 1655 markers are saved ...
[04/07 20:55:25    475s] ... 0 geometry drc markers are saved ...
[04/07 20:55:25    475s] ... 0 antenna drc markers are saved ...
[04/07 20:55:25    475s] % Begin Save placement data ... (date=04/07 20:55:25, mem=1587.5M)
[04/07 20:55:25    475s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/07 20:55:25    475s] Save Adaptive View Pruing View Names to Binary file
[04/07 20:55:25    475s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1955.5M) ***
[04/07 20:55:25    475s] % End Save placement data ... (date=04/07 20:55:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
[04/07 20:55:25    475s] % Begin Save routing data ... (date=04/07 20:55:25, mem=1587.5M)
[04/07 20:55:25    475s] Saving route file ...
[04/07 20:55:25    475s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1952.5M) ***
[04/07 20:55:26    475s] % End Save routing data ... (date=04/07 20:55:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1587.5M, current mem=1587.5M)
[04/07 20:55:26    475s] Saving property file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.prop
[04/07 20:55:26    475s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1955.5M) ***
[04/07 20:55:26    475s] #Saving pin access data to file fifo1_sram_route_spef/fifo1_sram.enc.dat/fifo1_sram.apa ...
[04/07 20:55:26    475s] #
[04/07 20:55:26    476s] % Begin Save power constraints data ... (date=04/07 20:55:26, mem=1587.5M)
[04/07 20:55:26    476s] % End Save power constraints data ... (date=04/07 20:55:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1587.5M, current mem=1587.5M)
[04/07 20:55:29    478s] Generated self-contained design fifo1_sram.enc.dat
[04/07 20:55:29    478s] #% End save design ... (date=04/07 20:55:29, total cpu=0:00:03.7, real=0:00:06.0, peak res=1588.3M, current mem=1588.3M)
[04/07 20:55:29    478s] *** Message Summary: 0 warning(s), 0 error(s)
[04/07 20:55:29    478s] 
[04/07 20:55:29    478s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 1952.543M)
[04/07 20:55:29    478s] RC Out has the following PVT Info:
[04/07 20:55:29    478s]    RC:cmin, Operating temperature -40 C
[04/07 20:55:29    478s] Dumping Spef file.....
[04/07 20:55:29    478s] Printing D_NET...
[04/07 20:55:29    478s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1988.6M)
[04/07 20:55:29    478s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 1988.559M)
[04/07 20:55:29    478s] Opening parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d' for reading (mem: 1988.559M)
[04/07 20:55:29    478s] RC Out has the following PVT Info:
[04/07 20:55:29    478s]    RC:cmax, Operating temperature -40 C
[04/07 20:55:29    478s] Dumping Spef file.....
[04/07 20:55:29    478s] Printing D_NET...
[04/07 20:55:29    478s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1988.6M)
[04/07 20:55:29    478s] Closing parasitic data file '/tmp/innovus_temp_28368_auto.ece.pdx.edu_reethika_VhnRa1/fifo1_sram_28368_hI0hRL.rcdb.d': 488 access done (mem: 1988.559M)
[04/07 20:55:29    478s] no files matched glob pattern "../outputs/fifo1_sram*innovus*.spef.gz"
[04/07 20:55:40    480s] 
[04/07 20:55:40    480s] *** Memory Usage v#1 (Current mem = 1988.574M, initial mem = 289.684M) ***
[04/07 20:55:40    480s] 
[04/07 20:55:40    480s] *** Summary of all messages that are not suppressed in this session:
[04/07 20:55:40    480s] Severity  ID               Count  Summary                                  
[04/07 20:55:40    480s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/07 20:55:40    480s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[04/07 20:55:40    480s] WARNING   IMPEXT-6191         11  Using a captable file is not recommended...
[04/07 20:55:40    480s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/07 20:55:40    480s] WARNING   IMPEXT-6140      18965  The RC table is not interpolated for wir...
[04/07 20:55:40    480s] WARNING   IMPVPA-55            1  Option -leffile for command verifyProces...
[04/07 20:55:40    480s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/07 20:55:40    480s] WARNING   IMPSP-5140          14  Global net connect rules have not been c...
[04/07 20:55:40    480s] WARNING   IMPSP-315           14  Found %d instances insts with no PG Term...
[04/07 20:55:40    480s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/07 20:55:40    480s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/07 20:55:40    480s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/07 20:55:40    480s] WARNING   IMPOPT-7017          2  The command 'timeDesign -postRoute -si [...
[04/07 20:55:40    480s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1033        3  Did not meet the max_capacitance constra...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1304        6  Net %s unexpectedly has no routing prese...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1361       18  Routing configuration for %s nets in clo...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2171       22  Unable to get/extract RC parasitics for ...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2169       22  Cannot extract parasitics for %s net '%s...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2199        1  Aborting ccopt_pro: Not enough clocktree...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2220        3  CCOpt/PRO cannot construct a Route/RC gr...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2245        3  Cannot perform post-route optimization o...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-4313        6  %s cannot determine the drive strength o...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[04/07 20:55:40    480s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[04/07 20:55:40    480s] WARNING   IMPRM-143           27  %s is not defined on cut layer "%s" in t...
[04/07 20:55:40    480s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/07 20:55:40    480s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/07 20:55:40    480s] WARNING   TCLCMD-958           6  Previously defined source objects for cl...
[04/07 20:55:40    480s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/07 20:55:40    480s] WARNING   TCLCMD-1598          6  A clock with name %s was already defined...
[04/07 20:55:40    480s] WARNING   TECHLIB-302         74  No function defined for cell '%s'. The c...
[04/07 20:55:40    480s] WARNING   TECHLIB-1161        54  The library level attribute %s on line %...
[04/07 20:55:40    480s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[04/07 20:55:40    480s] *** Message Summary: 19422 warning(s), 0 error(s)
[04/07 20:55:40    480s] 
[04/07 20:55:40    480s] --- Ending "Innovus" (totcpu=0:08:00, real=0:09:13, mem=1988.6M) ---
