Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May 23 13:55:46 2025
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1595)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3732)
5. checking no_input_delay (13)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1595)
---------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1495 register/latch pins with no clock driven by root clock pin: clk_divider/clk_4_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: im/scan_seg_1/clkout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3732)
---------------------------------------------------
 There are 3732 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3772          inf        0.000                      0                 3772           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3772 Endpoints
Min Delay          3772 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.316ns  (logic 14.849ns (21.422%)  route 54.467ns (78.578%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.332    63.245    im/n_array[5]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.369 r  im/g0_b7/O
                         net (fo=2, routed)           2.384    65.753    D4_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.563    69.316 r  B4_OBUF_inst/O
                         net (fo=0)                   0.000    69.316    B4
    B4                                                                r  B4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.110ns  (logic 14.845ns (21.481%)  route 54.265ns (78.519%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.329    63.242    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.366 r  im/g0_b4/O
                         net (fo=2, routed)           2.185    65.551    F4_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    69.110 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000    69.110    B1
    B1                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.057ns  (logic 14.853ns (21.508%)  route 54.204ns (78.492%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.343    63.256    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.380 r  im/g0_b5/O
                         net (fo=2, routed)           2.110    65.490    D3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.567    69.057 r  A3_OBUF_inst/O
                         net (fo=0)                   0.000    69.057    A3
    A3                                                                r  A3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.039ns  (logic 14.847ns (21.505%)  route 54.193ns (78.495%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.330    63.243    im/n_array[5]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.367 r  im/g0_b6/O
                         net (fo=2, routed)           2.112    65.479    E3_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.561    69.039 r  A4_OBUF_inst/O
                         net (fo=0)                   0.000    69.039    A4
    A4                                                                r  A4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.999ns  (logic 14.851ns (21.523%)  route 54.148ns (78.477%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.334    63.247    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.371 r  im/g0_b2/O
                         net (fo=2, routed)           2.063    65.434    E2_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.565    68.999 r  B3_OBUF_inst/O
                         net (fo=0)                   0.000    68.999    B3
    B3                                                                r  B3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.882ns  (logic 14.829ns (21.529%)  route 54.053ns (78.471%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.343    63.256    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.380 r  im/g0_b5/O
                         net (fo=2, routed)           1.959    65.339    D3_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.543    68.882 r  D3_OBUF_inst/O
                         net (fo=0)                   0.000    68.882    D3
    D3                                                                r  D3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.840ns  (logic 14.846ns (21.566%)  route 53.994ns (78.434%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.192    63.105    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.229 r  im/g0_b3/O
                         net (fo=2, routed)           2.051    65.280    F3_OBUF
    A1                   OBUF (Prop_obuf_I_O)         3.560    68.840 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000    68.840    A1
    A1                                                                r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.813ns  (logic 14.832ns (21.554%)  route 53.981ns (78.446%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.332    63.245    im/n_array[5]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.369 r  im/g0_b7/O
                         net (fo=2, routed)           1.898    65.267    D4_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    68.813 r  D4_OBUF_inst/O
                         net (fo=0)                   0.000    68.813    D4
    D4                                                                r  D4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            F4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.716ns  (logic 14.821ns (21.568%)  route 53.896ns (78.432%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.329    63.242    im/n_array[5]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.366 r  im/g0_b4/O
                         net (fo=2, routed)           1.816    65.182    F4_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.535    68.716 r  F4_OBUF_inst/O
                         net (fo=0)                   0.000    68.716    F4
    F4                                                                r  F4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            E3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.682ns  (logic 14.830ns (21.592%)  route 53.852ns (78.408%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=3 LUT5=20 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top/mem_wb_0/rd_index_out_reg[4]/Q
                         net (fo=50, routed)          2.686     3.105    top/mem_wb_0/MEM_WB_WB_rd_index[4]
    SLICE_X48Y16         LUT5 (Prop_lut5_I0_O)        0.296     3.401 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         2.776     6.176    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.300 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         6.994    13.294    top/mem_wb_0/regs_reg[351][3]
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    13.418 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.418    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.950 r  top/mem_wb_0/g0_b0_i_1769/CO[3]
                         net (fo=1, routed)           0.000    13.950    top/mem_wb_0/g0_b0_i_1769_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.064 r  top/mem_wb_0/g0_b0_i_1742/CO[3]
                         net (fo=1, routed)           0.000    14.064    top/mem_wb_0/g0_b0_i_1742_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.398 r  top/mem_wb_0/g0_b0_i_1190/O[1]
                         net (fo=65, routed)          4.638    19.036    top/mem_wb_0/im/data_to_display0[14]
    SLICE_X57Y40         LUT3 (Prop_lut3_I0_O)        0.303    19.339 r  top/mem_wb_0/g0_b0_i_1038/O
                         net (fo=85, routed)          2.978    22.317    top/mem_wb_0/im/p_0_in[14]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124    22.441 r  top/mem_wb_0/g0_b0_i_5813/O
                         net (fo=1, routed)           0.000    22.441    top/mem_wb_0/g0_b0_i_5813_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.839 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    22.839    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.953 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    22.953    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.287 r  top/mem_wb_0/g0_b0_i_1733/O[1]
                         net (fo=3, routed)           1.153    24.439    top/mem_wb_0/g0_b0_i_1733_n_6
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.303    24.742 r  top/mem_wb_0/g0_b0_i_1735/O
                         net (fo=2, routed)           0.833    25.576    top/mem_wb_0/g0_b0_i_1735_n_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.700 r  top/mem_wb_0/g0_b0_i_921/O
                         net (fo=2, routed)           1.061    26.761    top/mem_wb_0/g0_b0_i_921_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.124    26.885 r  top/mem_wb_0/g0_b0_i_925/O
                         net (fo=1, routed)           0.000    26.885    top/mem_wb_0/g0_b0_i_925_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.265 r  top/mem_wb_0/g0_b0_i_495/CO[3]
                         net (fo=1, routed)           0.000    27.265    top/mem_wb_0/g0_b0_i_495_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.382 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.382    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.499 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.499    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.616 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.616    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.939 r  top/mem_wb_0/g0_b0_i_2912/O[1]
                         net (fo=20, routed)          1.197    29.136    top/mem_wb_0/g0_b0_i_2912_n_6
    SLICE_X57Y60         LUT3 (Prop_lut3_I1_O)        0.306    29.442 r  top/mem_wb_0/g0_b0_i_7055/O
                         net (fo=1, routed)           0.553    29.995    top/mem_wb_0/g0_b0_i_7055_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.502 r  top/mem_wb_0/g0_b0_i_5832/CO[3]
                         net (fo=1, routed)           0.000    30.502    top/mem_wb_0/g0_b0_i_5832_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.836 r  top/mem_wb_0/g0_b0_i_4383/O[1]
                         net (fo=3, routed)           1.008    31.844    top/mem_wb_0/g0_b0_i_4383_n_6
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.303    32.147 r  top/mem_wb_0/g0_b0_i_2906/O
                         net (fo=1, routed)           0.556    32.703    top/mem_wb_0/g0_b0_i_2906_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.253 r  top/mem_wb_0/g0_b0_i_1797/CO[3]
                         net (fo=1, routed)           0.000    33.253    top/mem_wb_0/g0_b0_i_1797_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.370 r  top/mem_wb_0/g0_b0_i_944/CO[3]
                         net (fo=1, routed)           0.000    33.370    top/mem_wb_0/g0_b0_i_944_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.693 r  top/mem_wb_0/g0_b0_i_504/O[1]
                         net (fo=3, routed)           0.993    34.686    top/mem_wb_0/g0_b0_i_504_n_6
    SLICE_X52Y63         LUT4 (Prop_lut4_I0_O)        0.306    34.992 r  top/mem_wb_0/g0_b0_i_509/O
                         net (fo=1, routed)           0.613    35.606    top/mem_wb_0/g0_b0_i_509_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.113 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.045    38.157    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.124    38.281 r  top/mem_wb_0/g0_b0_i_258/O
                         net (fo=21, routed)          1.106    39.387    top/mem_wb_0/g0_b0_i_258_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    39.511 r  top/mem_wb_0/g0_b0_i_8793/O
                         net (fo=1, routed)           0.897    40.408    top/mem_wb_0/g0_b0_i_8793_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    40.532 r  top/mem_wb_0/g0_b0_i_8696/O
                         net (fo=4, routed)           0.606    41.139    top/mem_wb_0/g0_b0_i_8696_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.124    41.263 r  top/mem_wb_0/g0_b0_i_8692/O
                         net (fo=1, routed)           1.029    42.291    top/mem_wb_0/g0_b0_i_8692_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I3_O)        0.124    42.415 r  top/mem_wb_0/g0_b0_i_8439/O
                         net (fo=4, routed)           0.868    43.284    top/mem_wb_0/g0_b0_i_8439_n_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I4_O)        0.124    43.408 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           0.728    44.136    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    44.260 r  top/mem_wb_0/g0_b0_i_7963/O
                         net (fo=4, routed)           0.783    45.043    top/mem_wb_0/g0_b0_i_7963_n_0
    SLICE_X59Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.167 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.683    45.850    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.974 r  top/mem_wb_0/g0_b0_i_5931/O
                         net (fo=4, routed)           1.073    47.047    top/mem_wb_0/g0_b0_i_5931_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    47.171 r  top/mem_wb_0/g0_b0_i_5925/O
                         net (fo=1, routed)           0.670    47.842    top/mem_wb_0/g0_b0_i_5925_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.124    47.966 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.717    48.682    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.124    48.806 r  top/mem_wb_0/g0_b0_i_4497/O
                         net (fo=1, routed)           0.797    49.604    top/mem_wb_0/g0_b0_i_4497_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I3_O)        0.124    49.728 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.811    50.539    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124    50.663 r  top/mem_wb_0/g0_b0_i_1947/O
                         net (fo=4, routed)           1.020    51.683    top/mem_wb_0/g0_b0_i_1947_n_0
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.124    51.807 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           0.822    52.629    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.124    52.753 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.658    53.410    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.124    53.534 r  top/mem_wb_0/g0_b0_i_539/O
                         net (fo=4, routed)           0.816    54.351    top/mem_wb_0/g0_b0_i_539_n_0
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.124    54.475 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.829    55.304    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    55.428 r  top/mem_wb_0/g0_b0_i_256/O
                         net (fo=3, routed)           0.807    56.235    top/mem_wb_0/g0_b0_i_256_n_0
    SLICE_X59Y60         LUT5 (Prop_lut5_I4_O)        0.124    56.359 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.913    58.271    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I1_O)        0.152    58.423 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           1.270    59.693    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.332    60.025 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.764    60.789    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I3_O)        0.124    60.913 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.330    63.243    im/n_array[5]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.124    63.367 r  im/g0_b6/O
                         net (fo=2, routed)           1.771    65.138    E3_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.544    68.682 r  E3_OBUF_inst/O
                         net (fo=0)                   0.000    68.682    E3
    E3                                                                r  E3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/id_alu_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/rd_index_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/id_alu_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/id_alu_0/rd_index_out_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    top/alu_mem_0/rd_index_out_reg[4]_1[4]
    SLICE_X47Y1          FDCE                                         r  top/alu_mem_0/rd_index_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[4]/C
    SLICE_X47Y1          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  top/alu_mem_0/rd_index_out_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    top/mem_wb_0/rd_index_out_reg[4]_1[4]
    SLICE_X47Y1          FDCE                                         r  top/mem_wb_0/rd_index_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[2]/C
    SLICE_X49Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/rd_index_out_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    top/mem_wb_0/rd_index_out_reg[4]_1[2]
    SLICE_X49Y0          FDCE                                         r  top/mem_wb_0/rd_index_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[13]/C
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[13]/Q
                         net (fo=1, routed)           0.086     0.227    top/if_id_0/IF_ID_ID_pc[13]
    SLICE_X5Y6           LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  top/if_id_0/pc_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.272    top/id_alu_0/pc_out_reg[31]_3[13]
    SLICE_X5Y6           FDCE                                         r  top/id_alu_0/pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[23]/C
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[23]/Q
                         net (fo=1, routed)           0.087     0.228    top/if_id_0/IF_ID_ID_pc[23]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  top/if_id_0/pc_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.273    top/id_alu_0/pc_out_reg[31]_3[23]
    SLICE_X10Y9          FDCE                                         r  top/id_alu_0/pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[3]/C
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[3]/Q
                         net (fo=1, routed)           0.087     0.228    top/if_id_0/IF_ID_ID_pc[3]
    SLICE_X8Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  top/if_id_0/pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    top/id_alu_0/pc_out_reg[31]_3[3]
    SLICE_X8Y1           FDCE                                         r  top/id_alu_0/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[0]/C
    SLICE_X50Y2          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/alu_mem_0/rd_index_out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    top/mem_wb_0/rd_index_out_reg[4]_1[0]
    SLICE_X50Y2          FDCE                                         r  top/mem_wb_0/rd_index_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_0/reg_status_reg[70]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_0/reg_status_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.540%)  route 0.089ns (32.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y0          FDCE                         0.000     0.000 r  top/id_0/reg_status_reg[70]/C
    SLICE_X44Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/id_0/reg_status_reg[70]/Q
                         net (fo=5, routed)           0.089     0.230    top/if_id_0/reg_status_reg[71]_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I3_O)        0.045     0.275 r  top/if_id_0/reg_status[69]_i_1/O
                         net (fo=1, routed)           0.000     0.275    top/id_0/reg_status_reg[69]_1
    SLICE_X45Y0          FDCE                                         r  top/id_0/reg_status_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/wb_0/regs_reg[872]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/wb_0/regs_reg[872]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE                         0.000     0.000 r  top/wb_0/regs_reg[872]/C
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/wb_0/regs_reg[872]/Q
                         net (fo=1, routed)           0.108     0.249    top/mem_wb_0/regs[840]
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.045     0.294 r  top/mem_wb_0/regs[872]_i_1/O
                         net (fo=3, routed)           0.000     0.294    top/wb_0/D[836]
    SLICE_X59Y13         FDCE                                         r  top/wb_0/regs_reg[872]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/wb_0/regs_reg[487]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/wb_0/regs_reg[487]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE                         0.000     0.000 r  top/wb_0/regs_reg[487]/C
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/wb_0/regs_reg[487]/Q
                         net (fo=1, routed)           0.110     0.251    top/mem_wb_0/regs[455]
    SLICE_X63Y10         LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  top/mem_wb_0/regs[487]_i_1/O
                         net (fo=3, routed)           0.000     0.296    top/wb_0/D[455]
    SLICE_X63Y10         FDCE                                         r  top/wb_0/regs_reg[487]/D
  -------------------------------------------------------------------    -------------------





