`timescale 1ns/1ps 

module data_memory(
    output reg [31:0] data_out,
    input [31:0] address,
    input [31:0] data_in, 
    input write_enable,
    input clk
);
    reg [31:0] memory [0:255];

    always @(posedge clk) begin
        if (write_enable) begin
            memory[address] <= data_in;
        end
        data_out <= memory[address];
    end

endmodule