Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  1 02:33:26 2022
| Host         : LAPTOP-A68MG3HE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: m_meditation/my_clk/clkout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic_in/sclk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mode2/my_clk/clkout_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: s_clk_12p5mhz/clkout_reg/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: s_clk_20khz/clkout_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: s_clk_25mhz/clkout_reg/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: s_clk_50khz/clkout_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: s_clk_6p25mhz/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1012 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.666        0.000                      0                  723        0.060        0.000                      0                  723        4.500        0.000                       0                   439  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.666        0.000                      0                  723        0.060        0.000                      0                  723        4.500        0.000                       0                   439  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 1.586ns (17.265%)  route 7.600ns (82.735%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 f  mode2/finished_i_3/O
                         net (fo=117, routed)         2.334    12.105    mode2/finished_i_3_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  mode2/oled_hiit[7]_i_8/O
                         net (fo=1, routed)           0.794    13.023    mode2/oled_hiit[7]_i_8_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.147 r  mode2/oled_hiit[7]_i_2/O
                         net (fo=1, routed)           1.003    14.149    my_oled_unit/work_or_rest_reg
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.273 r  my_oled_unit/oled_hiit[7]_i_1/O
                         net (fo=1, routed)           0.000    14.273    mode2/D[0]
    SLICE_X36Y68         FDRE                                         r  mode2/oled_hiit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.425    14.766    mode2/CLK
    SLICE_X36Y68         FDRE                                         r  mode2/oled_hiit_reg[7]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)        0.029    14.939    mode2/oled_hiit_reg[7]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 1.586ns (17.529%)  route 7.462ns (82.471%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.352     9.574    mode2/finished_i_5_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.698 f  mode2/reps[1]_i_2/O
                         net (fo=116, routed)         2.297    11.995    mode2/reps[1]_i_2_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mode2/oled_hiit[0]_i_8/O
                         net (fo=1, routed)           1.154    13.273    mode2/oled_hiit[0]_i_8_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.397 r  mode2/oled_hiit[0]_i_2/O
                         net (fo=1, routed)           0.614    14.011    mode2/oled_hiit[0]_i_2_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.135 r  mode2/oled_hiit[0]_i_1/O
                         net (fo=1, routed)           0.000    14.135    mode2/p_1_in[0]
    SLICE_X34Y66         FDRE                                         r  mode2/oled_hiit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.427    14.768    mode2/CLK
    SLICE_X34Y66         FDRE                                         r  mode2/oled_hiit_reg[0]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.077    14.989    mode2/oled_hiit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 1.586ns (17.660%)  route 7.395ns (82.340%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 f  mode2/finished_i_3/O
                         net (fo=117, routed)         2.332    12.103    mode2/finished_i_3_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.227 r  mode2/oled_hiit[1]_i_22/O
                         net (fo=1, routed)           0.797    13.024    mode2/oled_hiit[1]_i_22_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.148 r  mode2/oled_hiit[1]_i_5/O
                         net (fo=1, routed)           0.796    13.944    mode2/oled_hiit[1]_i_5_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.068 r  mode2/oled_hiit[1]_i_1/O
                         net (fo=1, routed)           0.000    14.068    mode2/p_1_in[1]
    SLICE_X35Y67         FDRE                                         r  mode2/oled_hiit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.426    14.767    mode2/CLK
    SLICE_X35Y67         FDRE                                         r  mode2/oled_hiit_reg[1]/C
                         clock pessimism              0.180    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X35Y67         FDRE (Setup_fdre_C_D)        0.029    14.940    mode2/oled_hiit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 1.586ns (17.560%)  route 7.446ns (82.440%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 r  mode2/finished_i_3/O
                         net (fo=117, routed)         2.323    12.093    mode2/finished_i_3_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.217 r  mode2/oled_hiit[6]_i_18/O
                         net (fo=1, routed)           0.943    13.160    mode2/oled_hiit[6]_i_18_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.284 r  mode2/oled_hiit[6]_i_5/O
                         net (fo=1, routed)           0.711    13.995    mode2/oled_hiit[6]_i_5_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I3_O)        0.124    14.119 r  mode2/oled_hiit[6]_i_1/O
                         net (fo=1, routed)           0.000    14.119    mode2/p_1_in[6]
    SLICE_X34Y67         FDRE                                         r  mode2/oled_hiit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.426    14.767    mode2/CLK
    SLICE_X34Y67         FDRE                                         r  mode2/oled_hiit_reg[6]/C
                         clock pessimism              0.180    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X34Y67         FDRE (Setup_fdre_C_D)        0.081    14.992    mode2/oled_hiit_reg[6]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 1.586ns (17.794%)  route 7.327ns (82.206%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 f  mode2/finished_i_3/O
                         net (fo=117, routed)         1.921    11.691    mode2/finished_i_3_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.815 r  mode2/oled_hiit[14]_i_8/O
                         net (fo=8, routed)           1.056    12.870    my_oled_unit/selected_workout_reg[1]
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.994 r  my_oled_unit/oled_hiit[4]_i_4/O
                         net (fo=1, routed)           0.882    13.876    mode2/finished_reg_5
    SLICE_X37Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.000 r  mode2/oled_hiit[4]_i_1/O
                         net (fo=1, routed)           0.000    14.000    mode2/p_1_in[4]
    SLICE_X37Y68         FDRE                                         r  mode2/oled_hiit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.425    14.766    mode2/CLK
    SLICE_X37Y68         FDRE                                         r  mode2/oled_hiit_reg[4]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)        0.029    14.939    mode2/oled_hiit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.586ns (18.010%)  route 7.220ns (81.990%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 f  mode2/finished_i_3/O
                         net (fo=117, routed)         1.921    11.691    mode2/finished_i_3_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.815 r  mode2/oled_hiit[14]_i_8/O
                         net (fo=8, routed)           0.889    12.704    mode2/oled_hiit_reg[14]_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.828 r  mode2/oled_hiit[2]_i_2/O
                         net (fo=1, routed)           0.942    13.769    mode2/oled_hiit[2]_i_2_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.893 r  mode2/oled_hiit[2]_i_1/O
                         net (fo=1, routed)           0.000    13.893    mode2/p_1_in[2]
    SLICE_X33Y67         FDRE                                         r  mode2/oled_hiit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.427    14.768    mode2/CLK
    SLICE_X33Y67         FDRE                                         r  mode2/oled_hiit_reg[2]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029    14.941    mode2/oled_hiit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 1.586ns (17.959%)  route 7.245ns (82.041%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.352     9.574    mode2/finished_i_5_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.698 r  mode2/reps[1]_i_2/O
                         net (fo=116, routed)         2.072    11.770    mode2/reps[1]_i_2_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.894 r  mode2/oled_hiit[10]_i_13/O
                         net (fo=2, routed)           0.975    12.869    mode2/oled_hiit[10]_i_13_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I1_O)        0.124    12.993 r  mode2/oled_hiit[10]_i_4/O
                         net (fo=1, routed)           0.802    13.795    mode2/oled_hiit[10]_i_4_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  mode2/oled_hiit[10]_i_1/O
                         net (fo=1, routed)           0.000    13.919    mode2/p_1_in[10]
    SLICE_X34Y68         FDRE                                         r  mode2/oled_hiit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.424    14.765    mode2/CLK
    SLICE_X34Y68         FDRE                                         r  mode2/oled_hiit_reg[10]/C
                         clock pessimism              0.180    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)        0.077    14.986    mode2/oled_hiit_reg[10]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 1.586ns (18.168%)  route 7.143ns (81.832%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.424     9.646    mode2/finished_i_5_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.770 f  mode2/finished_i_3/O
                         net (fo=117, routed)         1.921    11.691    mode2/finished_i_3_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.815 r  mode2/oled_hiit[14]_i_8/O
                         net (fo=8, routed)           1.156    12.971    mode2/oled_hiit_reg[14]_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I3_O)        0.124    13.095 r  mode2/oled_hiit[11]_i_2/O
                         net (fo=1, routed)           0.598    13.693    mode2/oled_hiit[11]_i_2_n_0
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  mode2/oled_hiit[11]_i_1/O
                         net (fo=1, routed)           0.000    13.817    mode2/p_1_in[11]
    SLICE_X32Y69         FDRE                                         r  mode2/oled_hiit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.424    14.765    mode2/CLK
    SLICE_X32Y69         FDRE                                         r  mode2/oled_hiit_reg[11]/C
                         clock pessimism              0.180    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)        0.029    14.938    mode2/oled_hiit_reg[11]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 1.586ns (18.184%)  route 7.136ns (81.816%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.352     9.574    mode2/finished_i_5_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.698 f  mode2/reps[1]_i_2/O
                         net (fo=116, routed)         2.247    11.945    mode2/reps[1]_i_2_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124    12.069 r  mode2/oled_hiit[12]_i_10/O
                         net (fo=1, routed)           1.032    13.101    mode2/oled_hiit[12]_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.225 r  mode2/oled_hiit[12]_i_2/O
                         net (fo=1, routed)           0.460    13.685    mode2/oled_hiit[12]_i_2_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.809 r  mode2/oled_hiit[12]_i_1/O
                         net (fo=1, routed)           0.000    13.809    mode2/p_1_in[12]
    SLICE_X33Y68         FDRE                                         r  mode2/oled_hiit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.425    14.766    mode2/CLK
    SLICE_X33Y68         FDRE                                         r  mode2/oled_hiit_reg[12]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)        0.029    14.939    mode2/oled_hiit_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 selected_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode2/oled_hiit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 1.586ns (18.212%)  route 7.123ns (81.788%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.566     5.087    basys_clock_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  selected_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  selected_mode_reg[1]/Q
                         net (fo=48, routed)          0.485     5.991    mode2/selected_mode_reg[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.290 f  mode2/selected_workout[1]_i_2/O
                         net (fo=106, routed)         1.325     7.615    mode2/selected_workout[1]_i_2_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.739 r  mode2/timer[19]_i_17/O
                         net (fo=2, routed)           0.602     8.341    mode2/timer[19]_i_17_n_0
    SLICE_X46Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.465 r  mode2/finished_i_6/O
                         net (fo=1, routed)           0.633     9.098    mode2/finished_i_6_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.222 r  mode2/finished_i_5/O
                         net (fo=5, routed)           0.352     9.574    mode2/finished_i_5_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     9.698 r  mode2/reps[1]_i_2/O
                         net (fo=116, routed)         1.657    11.355    mode2/reps[1]_i_2_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.479 f  mode2/oled_hiit[14]_i_18/O
                         net (fo=13, routed)          0.817    12.295    my_oled_unit/work_or_rest_reg_15
    SLICE_X30Y65         LUT6 (Prop_lut6_I3_O)        0.124    12.419 r  my_oled_unit/oled_hiit[8]_i_3/O
                         net (fo=1, routed)           1.253    13.672    mode2/work_or_rest_reg_13
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    13.796 r  mode2/oled_hiit[8]_i_1/O
                         net (fo=1, routed)           0.000    13.796    mode2/p_1_in[8]
    SLICE_X39Y63         FDRE                                         r  mode2/oled_hiit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         1.430    14.771    mode2/CLK
    SLICE_X39Y63         FDRE                                         r  mode2/oled_hiit_reg[8]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    14.944    mode2/oled_hiit_reg[8]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mode2/led_hiit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.640%)  route 0.222ns (54.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.558     1.441    mode2/CLK
    SLICE_X37Y33         FDRE                                         r  mode2/led_hiit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mode2/led_hiit_reg[3]/Q
                         net (fo=1, routed)           0.222     1.804    m_freq_cnt/led_hiit_reg[11][1]
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  m_freq_cnt/led[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    led0_in[3]
    SLICE_X35Y29         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.820     1.947    basys_clock_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091     1.789    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  s_clk_50khz/cnt_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.919    s_clk_50khz/cnt_reg[24]_i_1__1_n_7
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  s_clk_50khz/cnt_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.930    s_clk_50khz/cnt_reg[24]_i_1__1_n_5
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mode2/led_hiit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.643%)  route 0.283ns (60.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.559     1.442    mode2/CLK
    SLICE_X39Y34         FDRE                                         r  mode2/led_hiit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mode2/led_hiit_reg[1]/Q
                         net (fo=1, routed)           0.283     1.866    mode2/led_hiit[1]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  mode2/led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    led0_in[1]
    SLICE_X33Y35         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.827     1.954    basys_clock_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091     1.796    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mode2/led_hiit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.387%)  route 0.299ns (61.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.558     1.441    mode2/CLK
    SLICE_X37Y33         FDRE                                         r  mode2/led_hiit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mode2/led_hiit_reg[6]/Q
                         net (fo=1, routed)           0.299     1.881    m_freq_cnt/led_hiit_reg[11][3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.926 r  m_freq_cnt/led[6]_i_1/O
                         net (fo=1, routed)           0.000     1.926    led0_in[6]
    SLICE_X35Y29         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.820     1.947    basys_clock_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  led_reg[6]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.092     1.790    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  s_clk_50khz/cnt_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.955    s_clk_50khz/cnt_reg[24]_i_1__1_n_6
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  s_clk_50khz/cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.955    s_clk_50khz/cnt_reg[24]_i_1__1_n_4
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y50         FDRE                                         r  s_clk_50khz/cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  s_clk_50khz/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.904    s_clk_50khz/cnt_reg[24]_i_1__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  s_clk_50khz/cnt_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.958    s_clk_50khz/cnt_reg[28]_i_1__1_n_7
    SLICE_X35Y51         FDRE                                         r  s_clk_50khz/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y51         FDRE                                         r  s_clk_50khz/cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 s_clk_50khz/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_50khz/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.563     1.446    s_clk_50khz/CLK
    SLICE_X35Y49         FDRE                                         r  s_clk_50khz/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_clk_50khz/cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    s_clk_50khz/cnt_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  s_clk_50khz/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.865    s_clk_50khz/cnt_reg[20]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  s_clk_50khz/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.904    s_clk_50khz/cnt_reg[24]_i_1__1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  s_clk_50khz/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.969    s_clk_50khz/cnt_reg[28]_i_1__1_n_5
    SLICE_X35Y51         FDRE                                         r  s_clk_50khz/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.829     1.957    s_clk_50khz/CLK
    SLICE_X35Y51         FDRE                                         r  s_clk_50khz/cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    s_clk_50khz/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mode2/led_hiit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.651%)  route 0.351ns (65.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.559     1.442    mode2/CLK
    SLICE_X39Y34         FDRE                                         r  mode2/led_hiit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mode2/led_hiit_reg[0]/Q
                         net (fo=1, routed)           0.351     1.934    mode2/led_hiit[0]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.979 r  mode2/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    led0_in[0]
    SLICE_X34Y29         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=438, routed)         0.820     1.947    basys_clock_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.121     1.819    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y31   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y36   mode2/remaining_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   mode2/remaining_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   mode2/remaining_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36   mode2/remaining_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   mode2/remaining_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   mode2/remaining_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   mode2/remaining_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   mode2/remaining_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y39   mode2/remaining_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y39   mode2/remaining_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y39   mode2/remaining_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y39   mode2/remaining_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   mode2/remaining_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   mode2/reps_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y43   mode2/reps_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   an_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   an_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36   mode2/remaining_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   mode2/remaining_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   mode2/remaining_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   mode2/remaining_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   mode2/remaining_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y34   led_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   led_reg[11]/C



