set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {MIPS.vo MIPS_v.sdo}}
	{{"Fast Model"} {MIPS_fast.vo MIPS_v_fast.sdo}}
}
