# Perl-Python
A program in both perl and python which generates the synthesizable Verilog code for a multistage pipelined shift register with variable number of stages and depth of pipeline which was obtained as input from user or configuration file. User manual was embedded in the program using perldoc and pydoc.


COPYRIGHT:
This	perl	code	is	free	to	use and	can	be	used	under	the	terms	of	Rochester	Institute	of	
Technology	Copyright	policy	C03.2.
