Time resolution is 1 ps
Enabling write signal
Correct value: 00 

Correct value: 01 

Correct value: 02 

Correct value: 03 

Correct value: 04 

Correct value: 05 

Correct value: 06 

Correct value: 07 

Correct value: 08 

Correct value: 09 

Correct value: 0a 

Correct value: 0b 

Correct value: 0c 

Correct value: 0d 

Correct value: 0e 

Correct value: 0f 

Enabling write signal
Correct value: 0f 

Correct value: 10 

Correct value: 11 

Correct value: 12 

Correct value: 13 

Correct value: 14 

Correct value: 15 

Correct value: 16 

Correct value: 17 

Correct value: 18 

Correct value: 19 

Correct value: 1a 

Correct value: 1b 

Correct value: 1c 

Correct value: 1d 

Correct value: 1e 

Enabling write signal
Expected value: 10 ;; Value read: 0f ;; Pos:           0 

Expected value: 11 ;; Value read: 10 ;; Pos:           1 

Expected value: 12 ;; Value read: 11 ;; Pos:           2 

Expected value: 13 ;; Value read: 12 ;; Pos:           3 

Expected value: 14 ;; Value read: 13 ;; Pos:           4 

Expected value: 15 ;; Value read: 14 ;; Pos:           5 

Expected value: 16 ;; Value read: 15 ;; Pos:           6 

Expected value: 17 ;; Value read: 16 ;; Pos:           7 

Expected value: 18 ;; Value read: 17 ;; Pos:           8 

Expected value: 19 ;; Value read: 18 ;; Pos:           9 

Expected value: 1a ;; Value read: 19 ;; Pos:          10 

Expected value: 1b ;; Value read: 1a ;; Pos:          11 

Expected value: 1c ;; Value read: 1b ;; Pos:          12 

Expected value: 1d ;; Value read: 1c ;; Pos:          13 

Expected value: 1e ;; Value read: 1d ;; Pos:          14 

Expected value: 1f ;; Value read: 1e ;; Pos:          15 

$finish called at time : 1390 ns : File "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_mod_reg16.sv" Line 136
