#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5ce94f8131f0 .scope module, "SimpleCPU" "SimpleCPU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "data_out";
    .port_info 3 /OUTPUT 1 "rw_enable";
    .port_info 4 /OUTPUT 8 "address";
    .port_info 5 /OUTPUT 16 "data_in";
o0x73d2ff700858 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5ce94f839a80 .functor BUFZ 16, o0x73d2ff700858, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ce94f838dd0_0 .net "ALU_op", 3 0, L_0x5ce94f839dd0;  1 drivers
v0x5ce94f838eb0_0 .net "ALU_result", 15 0, L_0x5ce94f83a090;  1 drivers
v0x5ce94f838fc0_0 .net "address", 7 0, L_0x5ce94f839b60;  1 drivers
o0x73d2ff7004f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce94f839060_0 .net "clk", 0 0, o0x73d2ff7004f8;  0 drivers
o0x73d2ff700828 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5ce94f839150_0 .net "data_in", 15 0, o0x73d2ff700828;  0 drivers
v0x5ce94f839260_0 .net "data_out", 15 0, o0x73d2ff700858;  0 drivers
v0x5ce94f839340_0 .net "instruction", 15 0, L_0x5ce94f839a80;  1 drivers
v0x5ce94f839400_0 .net "reg_read1", 2 0, L_0x5ce94f839c40;  1 drivers
v0x5ce94f8394f0_0 .net "reg_read2", 2 0, L_0x5ce94f839cd0;  1 drivers
v0x5ce94f839640_0 .net "reg_write", 2 0, L_0x5ce94f839d60;  1 drivers
v0x5ce94f839750_0 .net "reg_write_enable", 0 0, L_0x5ce94f839e70;  1 drivers
o0x73d2ff700588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce94f839840_0 .net "reset", 0 0, o0x73d2ff700588;  0 drivers
o0x73d2ff700888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ce94f8398e0_0 .net "rw_enable", 0 0, o0x73d2ff700888;  0 drivers
S_0x5ce94f7f9f70 .scope module, "alu_inst" "ALU" 2 48, 3 1 0, S_0x5ce94f8131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
L_0x5ce94f83a090 .functor BUFZ 16, v0x5ce94f80bb70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ce94f80c7d0_0 .net "A", 15 0, L_0x5ce94f839f10;  1 drivers
v0x5ce94f80ecb0_0 .net "B", 15 0, L_0x5ce94f839fd0;  1 drivers
v0x5ce94f7fbab0_0 .net "opcode", 3 0, L_0x5ce94f839dd0;  alias, 1 drivers
v0x5ce94f8075e0_0 .net "result", 15 0, L_0x5ce94f83a090;  alias, 1 drivers
v0x5ce94f80bb70_0 .var "result_r", 15 0;
E_0x5ce94f7f5300 .event anyedge, v0x5ce94f7fbab0_0, v0x5ce94f80ecb0_0, v0x5ce94f80c7d0_0;
S_0x5ce94f836c60 .scope module, "cu_inst" "CU" 2 26, 4 1 0, S_0x5ce94f8131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Ins";
    .port_info 1 /OUTPUT 1 "Register_write_enable";
    .port_info 2 /OUTPUT 4 "ALU_opcode";
    .port_info 3 /OUTPUT 3 "r1";
    .port_info 4 /OUTPUT 3 "r2";
    .port_info 5 /OUTPUT 3 "r3";
L_0x5ce94f839c40 .functor BUFZ 3, v0x5ce94f837510_0, C4<000>, C4<000>, C4<000>;
L_0x5ce94f839cd0 .functor BUFZ 3, v0x5ce94f837760_0, C4<000>, C4<000>, C4<000>;
L_0x5ce94f839d60 .functor BUFZ 3, v0x5ce94f837920_0, C4<000>, C4<000>, C4<000>;
L_0x5ce94f839dd0 .functor BUFZ 4, v0x5ce94f837000_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5ce94f839e70 .functor BUFZ 1, v0x5ce94f837240_0, C4<0>, C4<0>, C4<0>;
v0x5ce94f836f20_0 .net "ALU_opcode", 3 0, L_0x5ce94f839dd0;  alias, 1 drivers
v0x5ce94f837000_0 .var "ALU_opcode_r", 3 0;
v0x5ce94f8370c0_0 .net "Ins", 15 0, L_0x5ce94f839a80;  alias, 1 drivers
v0x5ce94f837180_0 .net "Register_write_enable", 0 0, L_0x5ce94f839e70;  alias, 1 drivers
v0x5ce94f837240_0 .var "Register_write_enable_r", 0 0;
v0x5ce94f837350_0 .var "opcode", 6 0;
v0x5ce94f837430_0 .net "r1", 2 0, L_0x5ce94f839c40;  alias, 1 drivers
v0x5ce94f837510_0 .var "r1_r", 2 0;
v0x5ce94f8375f0_0 .net "r2", 2 0, L_0x5ce94f839cd0;  alias, 1 drivers
v0x5ce94f837760_0 .var "r2_r", 2 0;
v0x5ce94f837840_0 .net "r3", 2 0, L_0x5ce94f839d60;  alias, 1 drivers
v0x5ce94f837920_0 .var "r3_r", 2 0;
E_0x5ce94f8151a0 .event anyedge, v0x5ce94f8370c0_0;
S_0x5ce94f837ac0 .scope module, "pc_inst" "PC" 2 19, 5 1 0, S_0x5ce94f8131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
L_0x5ce94f839b60 .functor BUFZ 8, v0x5ce94f837ea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5ce94f837ce0_0 .net "clk", 0 0, o0x73d2ff7004f8;  alias, 0 drivers
v0x5ce94f837dc0_0 .net "pc", 7 0, L_0x5ce94f839b60;  alias, 1 drivers
v0x5ce94f837ea0_0 .var "pc_r", 7 0;
v0x5ce94f837f60_0 .net "reset", 0 0, o0x73d2ff700588;  alias, 0 drivers
E_0x5ce94f814d70 .event posedge, v0x5ce94f837f60_0, v0x5ce94f837ce0_0;
S_0x5ce94f8380a0 .scope module, "rf_inst" "RegisterFile" 2 36, 6 1 0, S_0x5ce94f8131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "readAddr1";
    .port_info 2 /INPUT 3 "readAddr2";
    .port_info 3 /INPUT 3 "writeAddr";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 16 "writeData";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_0x5ce94f839f10 .functor BUFZ 16, v0x5ce94f8386c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5ce94f839fd0 .functor BUFZ 16, v0x5ce94f838870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ce94f8383c0_0 .net "clk", 0 0, o0x73d2ff7004f8;  alias, 0 drivers
v0x5ce94f838480_0 .net "readAddr1", 2 0, L_0x5ce94f839c40;  alias, 1 drivers
v0x5ce94f838520_0 .net "readAddr2", 2 0, L_0x5ce94f839cd0;  alias, 1 drivers
v0x5ce94f8385f0_0 .net "readData1", 15 0, L_0x5ce94f839f10;  alias, 1 drivers
v0x5ce94f8386c0_0 .var "readData1_r", 15 0;
v0x5ce94f8387b0_0 .net "readData2", 15 0, L_0x5ce94f839fd0;  alias, 1 drivers
v0x5ce94f838870_0 .var "readData2_r", 15 0;
v0x5ce94f838930 .array "registers", 0 7, 15 0;
v0x5ce94f8389f0_0 .net "writeAddr", 2 0, L_0x5ce94f839d60;  alias, 1 drivers
v0x5ce94f838b70_0 .net "writeData", 15 0, L_0x5ce94f83a090;  alias, 1 drivers
v0x5ce94f838c40_0 .net "writeEnable", 0 0, L_0x5ce94f839e70;  alias, 1 drivers
E_0x5ce94f8156c0 .event posedge, v0x5ce94f837ce0_0;
    .scope S_0x5ce94f837ac0;
T_0 ;
    %wait E_0x5ce94f814d70;
    %load/vec4 v0x5ce94f837f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ce94f837ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ce94f837ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5ce94f837ea0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ce94f837ea0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ce94f836c60;
T_1 ;
    %wait E_0x5ce94f8151a0;
    %load/vec4 v0x5ce94f8370c0_0;
    %parti/s 7, 9, 5;
    %store/vec4 v0x5ce94f837350_0, 0, 7;
    %load/vec4 v0x5ce94f8370c0_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x5ce94f837510_0, 0, 3;
    %load/vec4 v0x5ce94f8370c0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5ce94f837760_0, 0, 3;
    %load/vec4 v0x5ce94f8370c0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5ce94f837920_0, 0, 3;
    %load/vec4 v0x5ce94f837350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ce94f837000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce94f837240_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5ce94f8380a0;
T_2 ;
    %wait E_0x5ce94f8156c0;
    %load/vec4 v0x5ce94f838480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5ce94f838930, 4;
    %assign/vec4 v0x5ce94f8386c0_0, 0;
    %load/vec4 v0x5ce94f838520_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5ce94f838930, 4;
    %assign/vec4 v0x5ce94f838870_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ce94f8380a0;
T_3 ;
    %wait E_0x5ce94f8156c0;
    %load/vec4 v0x5ce94f838c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5ce94f838b70_0;
    %load/vec4 v0x5ce94f8389f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ce94f838930, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ce94f7f9f70;
T_4 ;
    %wait E_0x5ce94f7f5300;
    %load/vec4 v0x5ce94f7fbab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %load/vec4 v0x5ce94f80ecb0_0;
    %add;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %load/vec4 v0x5ce94f80ecb0_0;
    %sub;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %load/vec4 v0x5ce94f80ecb0_0;
    %and;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %load/vec4 v0x5ce94f80ecb0_0;
    %or;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %ix/getv 4, v0x5ce94f80ecb0_0;
    %shiftl 4;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5ce94f80c7d0_0;
    %ix/getv 4, v0x5ce94f80ecb0_0;
    %shiftr 4;
    %assign/vec4 v0x5ce94f80bb70_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "SimpleCPU.v";
    "./ALU.v";
    "./CU.v";
    "./PC.v";
    "./RegisterFile.v";
