// Seed: 4205252435
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_3 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  logic [7:0] id_6;
  module_0(
      id_3, id_1, id_3
  );
  always $display(1'b0);
  assign id_1 = 1;
  assign id_6 = id_5;
  wire id_8;
  tri1 id_9 = 1;
  wire id_10;
  wire id_11 = 1'd0;
  wire id_12, id_13;
  logic [7:0] id_14 = id_5;
  wire id_15, id_16, id_17;
  assign id_5[1'b0] = id_12;
  wire id_18, id_19, id_20, id_21, id_22, id_23;
endmodule
