<!DOCTYPE html>
<html>
<head>
   <title>Introduction &gt; Architecture Overview &gt; Chapter 21 – Debugging, Tracing, and Determinism</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="" />
   <meta name="description" content="Excellent — **Chapter 21** is the chapter that makes ASA-EmulatR *trustworthy*. Everything before this defines behavior; this chapter defines how you **prove** that behavior,..." />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        height:auto; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { background: #2C5D88; min-height: 59px }             
      #idheader h1 { color: #FFF }     
      #idnav {
        text-align: right;
        width: 126px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; font-size: 80%; text-decoration: none }      
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em }	  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "chapter-21---debugging_-tracin.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Chapter 21 – Debugging, Tracing, and Determinism</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:bottom">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?chapter-21---debugging_-tracin.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      
      <a href="introduction.html">Introduction</a> &gt; <a href="architecture-overview.html">Architecture Overview</a>&nbsp;&gt;</p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Chapter 21 – Debugging, Tracing, and Determinism</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <a href="20_11-repository-directory-map.html" title="Previous Topic"><span class="hmbtnprev"></span></a>
      <a href="architecture-overview.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <a href="chapter-22---testing_-validati.html" title="Next Topic"><span class="hmbtnnext"></span></a>
      
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal">Excellent — **Chapter 21** is the chapter that makes ASA-EmulatR *trustworthy*. Everything before this defines behavior; this chapter defines how you **prove** that behavior, **reproduce it**, and **understand failures without guessing**.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Below is a **clean, final, publication-ready Chapter 21 – Debugging, Tracing, and Determinism**, written to match your architecture, coding style, and stated goals. It is intentionally **normative**, explicit about guarantees, and honest about trade-offs.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"># Chapter 21 – Debugging, Tracing, and Determinism</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.1 Purpose and Philosophy</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This chapter defines how ASA-EmulatR enables **systematic debugging**, **high-fidelity tracing**, and **repeatable deterministic execution** across single-CPU and SMP configurations.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&gt; **Core Principle:**</p>
<p class="p_Normal">&gt; An emulator that cannot explain *why* something happened is not finished.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">ASA-EmulatR treats debugging and determinism as **first-class architectural features**, not optional tooling layered on afterward.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.2 Determinism as a Design Goal</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">### What Determinism Means Here</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Determinism means:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Given the same initial state</p>
<p class="p_Normal">* With the same inputs</p>
<p class="p_Normal">* And the same configuration</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">→ **The emulator produces the same architectural outcomes every time.**</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This includes:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Instruction retirement order</p>
<p class="p_Normal">* Exception delivery order</p>
<p class="p_Normal">* Interrupt timing (relative to cycles)</p>
<p class="p_Normal">* DMA visibility</p>
<p class="p_Normal">* SMP interactions</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Determinism is required for:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Debugging</p>
<p class="p_Normal">* Regression testing</p>
<p class="p_Normal">* Architectural validation</p>
<p class="p_Normal">* Long-running SMP correctness</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.3 Sources of Nondeterminism (Identified and Controlled)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">ASA-EmulatR explicitly identifies potential nondeterminism sources:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">| Source &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; | Control Strategy &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; |</p>
<p class="p_Normal">| ------------------ | -------------------------------- |</p>
<p class="p_Normal">| Device timing &nbsp; &nbsp; &nbsp;| Deterministic scheduling modes &nbsp; |</p>
<p class="p_Normal">| Interrupt arrival &nbsp;| Sampled at fixed run-loop points |</p>
<p class="p_Normal">| DMA completion &nbsp; &nbsp; | Explicit completion events &nbsp; &nbsp; &nbsp; |</p>
<p class="p_Normal">| SMP race windows &nbsp; | Architectural serialization &nbsp; &nbsp; &nbsp;|</p>
<p class="p_Normal">| Host thread timing | Emulator-controlled ordering &nbsp; &nbsp; |</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&gt; **Invariant:**</p>
<p class="p_Normal">&gt; Host scheduling must never influence architectural outcome.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.4 Deterministic Scheduling Model</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">### CPU Execution</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Each CPU:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Executes one architectural cycle per run-loop iteration</p>
<p class="p_Normal">* Advances pipeline stages in a fixed order</p>
<p class="p_Normal">* Samples interrupts only at defined boundaries</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">No instruction is:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Preempted mid-execution</p>
<p class="p_Normal">* Interrupted mid-pipeline stage</p>
<p class="p_Normal">* Reordered relative to architectural rules</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">### Device Execution</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Devices:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Execute asynchronously in *emulator time*</p>
<p class="p_Normal">* Signal completion via queued events</p>
<p class="p_Normal">* Deliver interrupts only at sampling points</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Optional deterministic mode:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Device progress advances only when CPU cycles advance</p>
<p class="p_Normal">* Eliminates host timing variance</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.5 Tracing Architecture (Observational Only)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Tracing in ASA-EmulatR is **strictly observational**.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&gt; **Rule:**</p>
<p class="p_Normal">&gt; Tracing must never affect architectural behavior.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">All trace hooks:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Observe committed state</p>
<p class="p_Normal">* Do not inject ordering</p>
<p class="p_Normal">* Do not alter timing</p>
<p class="p_Normal">* Do not allocate memory in hot paths</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.6 Instruction Tracing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Instruction tracing may record:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* PC at fetch</p>
<p class="p_Normal">* Decoded instruction</p>
<p class="p_Normal">* Grain identity</p>
<p class="p_Normal">* Operand values (optional)</p>
<p class="p_Normal">* Result values</p>
<p class="p_Normal">* Retirement cycle</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Granularity is configurable:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Fetch-level</p>
<p class="p_Normal">* Execute-level</p>
<p class="p_Normal">* Retirement-level</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Tracing may be:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Continuous</p>
<p class="p_Normal">* Conditional (PC range, opcode, CPU)</p>
<p class="p_Normal">* Triggered by events</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.7 Pipeline and Stall Tracing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Pipeline tracing can observe:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Slot occupancy</p>
<p class="p_Normal">* Stall reasons</p>
<p class="p_Normal">* Barrier engagement and release</p>
<p class="p_Normal">* Hazard detection</p>
<p class="p_Normal">* Flush events</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This is critical for:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Diagnosing deadlocks</p>
<p class="p_Normal">* Verifying barrier correctness</p>
<p class="p_Normal">* Understanding performance behavior</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.8 Exception and Fault Tracing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">FaultDispatcher integrates deeply with tracing.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Traceable events include:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Fault creation</p>
<p class="p_Normal">* Priority arbitration</p>
<p class="p_Normal">* Deliverability decisions</p>
<p class="p_Normal">* PAL vector selection</p>
<p class="p_Normal">* HW_REI restoration</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Each exception is traceable to:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Exact faulting instruction</p>
<p class="p_Normal">* Exact architectural state</p>
<p class="p_Normal">* Exact cycle</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.9 Interrupt and IPI Tracing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Interrupt tracing records:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* IRQ assertion</p>
<p class="p_Normal">* Masking decisions</p>
<p class="p_Normal">* Delivery cycle</p>
<p class="p_Normal">* PAL entry</p>
<p class="p_Normal">* Handler completion</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">IPI tracing includes:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Sender CPU</p>
<p class="p_Normal">* Target CPU(s)</p>
<p class="p_Normal">* Payload type</p>
<p class="p_Normal">* Acknowledgment timing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This is essential for SMP debugging.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.10 Memory and LL/SC Diagnostics</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Memory tracing supports:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Load/store address and size</p>
<p class="p_Normal">* Write buffer enqueue/drain</p>
<p class="p_Normal">* Barrier-forced drains</p>
<p class="p_Normal">* LL/SC reservation set/invalidate</p>
<p class="p_Normal">* Reservation failure diagnostics</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">False sharing and livelock scenarios are explicitly observable.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.11 Deterministic Replay</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">ASA-EmulatR supports **deterministic replay** by recording:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* External inputs</p>
<p class="p_Normal">* Device events</p>
<p class="p_Normal">* Interrupt injections</p>
<p class="p_Normal">* Timing metadata</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Replay guarantees:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Identical execution</p>
<p class="p_Normal">* Identical fault timing</p>
<p class="p_Normal">* Identical SMP interaction</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This enables:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Binary-level bug reproduction</p>
<p class="p_Normal">* Cross-version validation</p>
<p class="p_Normal">* Regression testing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.12 Breakpoints and Watchpoints</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">### Breakpoints</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Supported breakpoint types:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* PC breakpoints</p>
<p class="p_Normal">* Instruction-class breakpoints</p>
<p class="p_Normal">* PAL entry breakpoints</p>
<p class="p_Normal">* Exception breakpoints</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Breakpoints:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Trigger only at architectural boundaries</p>
<p class="p_Normal">* Never mid-instruction</p>
<p class="p_Normal">* Preserve precise semantics</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">### Watchpoints</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Watchpoints observe:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Memory reads</p>
<p class="p_Normal">* Memory writes</p>
<p class="p_Normal">* Register writes</p>
<p class="p_Normal">* IPR changes</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">They are observational and do not alter ordering.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.13 Debugger Interaction Model</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">When a debug event triggers:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Pipeline drains to a precise point</p>
<p class="p_Normal">* Architectural state is frozen</p>
<p class="p_Normal">* Debugger may inspect state</p>
<p class="p_Normal">* No partial instruction effects exist</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Single-step mode:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Executes exactly one instruction</p>
<p class="p_Normal">* Delivers a debug trap afterward</p>
<p class="p_Normal">* Preserves precise exception semantics</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.14 SMP Debugging Considerations</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">In SMP:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Each CPU has independent trace streams</p>
<p class="p_Normal">* Global ordering can be reconstructed via timestamps</p>
<p class="p_Normal">* Cross-CPU events are correlated explicitly</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">There is **no implicit global serialization** for debugging.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.15 Performance vs Observability</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Tracing is:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Compile-time configurable</p>
<p class="p_Normal">* Runtime filterable</p>
<p class="p_Normal">* Designed to be removable from hot paths</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">You can:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">* Run fully instrumented builds</p>
<p class="p_Normal">* Run near-production builds</p>
<p class="p_Normal">* Toggle determinism and tracing independently</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## 21.16 Architectural Invariants (Normative)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">1. Debugging must not alter behavior</p>
<p class="p_Normal">2. Tracing is observational only</p>
<p class="p_Normal">3. Determinism is enforceable</p>
<p class="p_Normal">4. Interrupt timing is sampled, not injected</p>
<p class="p_Normal">5. Replay must be exact</p>
<p class="p_Normal">6. SMP behavior must be reproducible</p>
<p class="p_Normal">7. Debug events occur only at precise boundaries</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Violating any invariant invalidates emulator credibility.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">---</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">## Topic Page Breakdown (Recommended)</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Each item should be a topic page:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">1. Debugging Philosophy</p>
<p class="p_Normal">2. Determinism Model</p>
<p class="p_Normal">3. Nondeterminism Sources</p>
<p class="p_Normal">4. CPU Scheduling Determinism</p>
<p class="p_Normal">5. Device Determinism</p>
<p class="p_Normal">6. Instruction Tracing</p>
<p class="p_Normal">7. Pipeline Tracing</p>
<p class="p_Normal">8. Exception Tracing</p>
<p class="p_Normal">9. Interrupt &amp; IPI Tracing</p>
<p class="p_Normal">10. Memory &amp; LL/SC Diagnostics</p>
<p class="p_Normal">11. Deterministic Replay</p>
<p class="p_Normal">12. Breakpoints</p>
<p class="p_Normal">13. Watchpoints</p>
<p class="p_Normal">14. Debugger Interaction</p>
<p class="p_Normal">15. SMP Debugging</p>
<p class="p_Normal">16. Performance Considerations</p>
<p class="p_Normal">17. Debugging Invariants</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">

  

  $(document).ready(function(){
    $(window).bind('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
	$('.hmanchor').css('padding-top', y+20);
      }
    });
    
    $(window).resize(); //trigger event for initially small displays
  });

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}

</script>
</body>
</html>
