{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710290075184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710290075198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 18:34:35 2024 " "Processing started: Tue Mar 12 18:34:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710290075198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290075198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_CONTROLLER -c VGA_CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_CONTROLLER -c VGA_CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290075198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710290076640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710290076640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/divfreq2/divfreq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/divfreq2/divfreq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ2-RTL " "Found design unit 1: DIVFREQ2-RTL" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090354 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ2 " "Found entity 1: DIVFREQ2" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-RTL " "Found design unit 1: FFD-RTL" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090370 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/mestadosvsync/mestadosvsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/mestadosvsync/mestadosvsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSVSYNC-ARC " "Found design unit 1: MESTADOSVSYNC-ARC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090385 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSVSYNC " "Found entity 1: MESTADOSVSYNC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/mestadoshsync/mestadoshsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/mestadoshsync/mestadoshsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHSYNC-ARC " "Found design unit 1: MESTADOSHSYNC-ARC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090401 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHSYNC " "Found entity 1: MESTADOSHSYNC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/cont800/cont800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/cont800/cont800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT800-RTL " "Found design unit 1: CONT800-RTL" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090416 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT800 " "Found entity 1: CONT800" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/contmod525/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/contmod525/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090432 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/conta10bits/conta10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/conta10bits/conta10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA10BITS-RTL " "Found design unit 1: CONTA10BITS-RTL" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTA10BITS/CONTA10BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090448 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA10BITS " "Found entity 1: CONTA10BITS" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTA10BITS/CONTA10BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/sumauno10/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/sumauno10/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090464 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONTROLLER-RTL " "Found design unit 1: VGA_CONTROLLER-RTL" {  } { { "VGA_CONTROLLER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090495 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710290090495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290090495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_CONTROLLER " "Elaborating entity \"VGA_CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710290090639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ2 DIVFREQ2:I0 " "Elaborating entity \"DIVFREQ2\" for hierarchy \"DIVFREQ2:I0\"" {  } { { "VGA_CONTROLLER.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290090694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DIVFREQ2:I0\|FFD:I0 " "Elaborating entity \"FFD\" for hierarchy \"DIVFREQ2:I0\|FFD:I0\"" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290090729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT800 CONT800:I1 " "Elaborating entity \"CONT800\" for hierarchy \"CONT800:I1\"" {  } { { "VGA_CONTROLLER.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290090832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONT800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\"" {  } { { "../CONT800/CONT800.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290090864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONT800:I1\|SUMAUNO10:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\|ha:I0\"" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290090903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "VGA_CONTROLLER.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290091005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710290091037 "|VGA_CONTROLLER|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA10BITS CONTMOD525:I2\|CONTA10BITS:I0 " "Elaborating entity \"CONTA10BITS\" for hierarchy \"CONTMOD525:I2\|CONTA10BITS:I0\"" {  } { { "../CONTMOD525/CONTMOD525.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290091037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSVSYNC MESTADOSVSYNC:I3 " "Elaborating entity \"MESTADOSVSYNC\" for hierarchy \"MESTADOSVSYNC:I3\"" {  } { { "VGA_CONTROLLER.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290091154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSHSYNC MESTADOSHSYNC:I4 " "Elaborating entity \"MESTADOSHSYNC\" for hierarchy \"MESTADOSHSYNC:I4\"" {  } { { "VGA_CONTROLLER.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290091222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710290092728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710290093885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710290093885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710290094020 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710290094020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710290094020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710290094020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710290094096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 18:34:54 2024 " "Processing ended: Tue Mar 12 18:34:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710290094096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710290094096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710290094096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710290094096 ""}
