Timing Analyzer report for ACDC-1v1
Tue Aug 11 09:18:53 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 13. Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clockIn.localOsc'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 17. Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'clockIn.localOsc'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 30. Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 31. Slow 1200mV 0C Model Setup: 'clockIn.localOsc'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 34. Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Hold: 'clockIn.localOsc'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 46. Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 47. Fast 1200mV 0C Model Setup: 'clockIn.localOsc'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'
 50. Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Hold: 'clockIn.localOsc'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ACDC-1v1                                                ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX110DF27C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ACDC.sdc      ; OK     ; Tue Aug 11 09:18:43 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                             ; Targets                                                              ;
+-------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                                                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { altera_reserved_tck }                                              ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clockIn.jcpll ; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0] ; { clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0] } ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clockIn.jcpll ; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0] ; { clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1] } ;
; clockIn.jcpll                                                                                               ; Base      ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { clockIn.jcpll }                                                    ;
; clockIn.localOsc                                                                                            ; Base      ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { clockIn.localOsc }                                                 ;
+-------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 77.77 MHz  ; 77.77 MHz       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ;      ;
; 84.37 MHz  ; 84.37 MHz       ; altera_reserved_tck                                                                                         ;      ;
; 126.42 MHz ; 126.42 MHz      ; clockIn.localOsc                                                                                            ;      ;
; 191.5 MHz  ; 191.5 MHz       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 1.028  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 1.558  ; 0.000         ;
; clockIn.localOsc                                                                                            ; 17.090 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 44.074 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.299 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.343 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 0.394 ; 0.000         ;
; clockIn.localOsc                                                                                            ; 0.972 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.364 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.986 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 2.557  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 12.113 ; 0.000         ;
; clockIn.localOsc                                                                                            ; 12.150 ; 0.000         ;
; clockIn.jcpll                                                                                               ; 12.315 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 49.719 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                            ;
+-------+------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                       ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[22] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.028 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.139      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[22] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.094 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.073      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[22] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.143 ; rxCommand:rx_cmd_map|i[5]                ; rxCommand:rx_cmd_map|dout[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 5.026      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[22] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.160 ; rxCommand:rx_cmd_map|i[3]                ; rxCommand:rx_cmd_map|dout[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 5.007      ;
; 1.170 ; uart:uart_map|rxData[1]                  ; rxCommand:rx_cmd_map|i[3]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.543      ;
; 1.170 ; uart:uart_map|rxData[1]                  ; rxCommand:rx_cmd_map|i[2]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.543      ;
; 1.171 ; uart:uart_map|\RX_PROCESS:samplesDone[1] ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.989      ;
; 1.173 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.997      ;
; 1.173 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.997      ;
; 1.173 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.997      ;
; 1.173 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.997      ;
; 1.178 ; uart:uart_map|rxData[7]                  ; rxCommand:rx_cmd_map|i[3]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.535      ;
; 1.178 ; uart:uart_map|rxData[7]                  ; rxCommand:rx_cmd_map|i[2]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.535      ;
; 1.204 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxError         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.089     ; 4.955      ;
; 1.240 ; uart:uart_map|\RX_PROCESS:bitsDone[0]    ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.927      ;
; 1.240 ; uart:uart_map|\RX_PROCESS:bitsDone[0]    ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.927      ;
; 1.240 ; uart:uart_map|\RX_PROCESS:bitsDone[0]    ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.927      ;
; 1.240 ; uart:uart_map|\RX_PROCESS:bitsDone[0]    ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.927      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[22] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.243 ; rxCommand:rx_cmd_map|i[2]                ; rxCommand:rx_cmd_map|dout[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.924      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[23] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.244 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.922      ;
; 1.259 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|rxData_valid    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.089     ; 4.900      ;
; 1.261 ; uart:uart_map|\RX_PROCESS:samplesDone[0] ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.899      ;
; 1.264 ; uart:uart_map|rxIn_z[0]                  ; uart:uart_map|\RX_PROCESS:err ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.089     ; 4.895      ;
; 1.265 ; uart:uart_map|\RX_PROCESS:sum[5]         ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.905      ;
; 1.265 ; uart:uart_map|\RX_PROCESS:sum[5]         ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.905      ;
; 1.265 ; uart:uart_map|\RX_PROCESS:sum[5]         ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.905      ;
; 1.265 ; uart:uart_map|\RX_PROCESS:sum[5]         ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.905      ;
; 1.280 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.885      ;
; 1.280 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.885      ;
; 1.280 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.885      ;
; 1.280 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.885      ;
; 1.292 ; uart:uart_map|\RX_PROCESS:sum[1]         ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.878      ;
; 1.292 ; uart:uart_map|\RX_PROCESS:sum[1]         ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.878      ;
; 1.292 ; uart:uart_map|\RX_PROCESS:sum[1]         ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.878      ;
; 1.292 ; uart:uart_map|\RX_PROCESS:sum[1]         ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.878      ;
; 1.296 ; uart:uart_map|\RX_PROCESS:sum[5]         ; uart:uart_map|rxError         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.089     ; 4.863      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[23] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.310 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.082     ; 4.856      ;
; 1.323 ; uart:uart_map|\RX_PROCESS:sum[1]         ; uart:uart_map|rxError         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.089     ; 4.836      ;
; 1.327 ; uart:uart_map|\RX_PROCESS:bitsDone[1]    ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.840      ;
; 1.327 ; uart:uart_map|\RX_PROCESS:bitsDone[1]    ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.840      ;
; 1.327 ; uart:uart_map|\RX_PROCESS:bitsDone[1]    ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.840      ;
; 1.327 ; uart:uart_map|\RX_PROCESS:bitsDone[1]    ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.081     ; 4.840      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[27] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[26] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[25] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.338 ; uart:uart_map|rxData[1]                  ; rxCommand:rx_cmd_map|i[0]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.375      ;
; 1.338 ; uart:uart_map|rxData[1]                  ; rxCommand:rx_cmd_map|i[4]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.375      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.338 ; rxCommand:rx_cmd_map|i[1]                ; rxCommand:rx_cmd_map|dout[6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.093     ; 4.817      ;
; 1.339 ; uart:uart_map|rxData[1]                  ; rxCommand:rx_cmd_map|i[1]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.535     ; 4.374      ;
; 1.340 ; uart:uart_map|\RX_PROCESS:sum[6]         ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.830      ;
; 1.340 ; uart:uart_map|\RX_PROCESS:sum[6]         ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.830      ;
; 1.340 ; uart:uart_map|\RX_PROCESS:sum[6]         ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.830      ;
; 1.340 ; uart:uart_map|\RX_PROCESS:sum[6]         ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.830      ;
; 1.343 ; uart:uart_map|\RX_PROCESS:sum[0]         ; uart:uart_map|rxData[5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.827      ;
; 1.343 ; uart:uart_map|\RX_PROCESS:sum[0]         ; uart:uart_map|rxData[3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.827      ;
; 1.343 ; uart:uart_map|\RX_PROCESS:sum[0]         ; uart:uart_map|rxData[2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.827      ;
; 1.343 ; uart:uart_map|\RX_PROCESS:sum[0]         ; uart:uart_map|rxData[4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.078     ; 4.827      ;
; 1.346 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.819      ;
; 1.346 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.819      ;
; 1.346 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.819      ;
; 1.346 ; rxCommand:rx_cmd_map|i[0]                ; rxCommand:rx_cmd_map|dout[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.819      ;
+-------+------------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                         ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.558 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[2][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.635     ; 4.055      ;
; 1.567 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[2][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.636     ; 4.045      ;
; 1.587 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[4][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.639     ; 4.022      ;
; 1.588 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[3][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.634     ; 4.026      ;
; 1.602 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[3][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.640     ; 4.006      ;
; 1.602 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|trigThreshold[3][5]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.640     ; 4.006      ;
; 1.616 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.419      ;
; 1.616 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.419      ;
; 1.616 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.419      ;
; 1.650 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.385      ;
; 1.650 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.385      ;
; 1.650 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.385      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.702 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.329      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.738 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.293      ;
; 1.786 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][8]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.208     ; 4.254      ;
; 1.809 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][4]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.234      ;
; 1.809 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.234      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][10]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][9]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][8]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][6]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][11]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.810 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.233      ;
; 1.812 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.214     ; 4.222      ;
; 1.812 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][1]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.214     ; 4.222      ;
; 1.813 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][10]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.236      ;
; 1.813 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][3]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.236      ;
; 1.820 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][8]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.208     ; 4.220      ;
; 1.821 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[1][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.222      ;
; 1.821 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[1][0]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.222      ;
; 1.835 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][2]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.202     ; 4.211      ;
; 1.839 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.207     ; 4.202      ;
; 1.841 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.211     ; 4.196      ;
; 1.844 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.191      ;
; 1.844 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.191      ;
; 1.844 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.213     ; 4.191      ;
; 1.846 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.214     ; 4.188      ;
; 1.846 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][1]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.214     ; 4.188      ;
; 1.847 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][10]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.202      ;
; 1.847 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][3]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.202      ;
; 1.848 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.201      ;
; 1.848 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.201      ;
; 1.848 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.201      ;
; 1.848 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.201      ;
; 1.855 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[1][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.188      ;
; 1.855 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[1][0]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.188      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][9]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][8]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][7]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.862 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.217     ; 4.169      ;
; 1.869 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][2]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.202     ; 4.177      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][4]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][6]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][8]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][9]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][10]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][11]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.204     ; 4.171      ;
; 1.873 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.207     ; 4.168      ;
; 1.875 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.211     ; 4.162      ;
; 1.882 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.167      ;
; 1.882 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.167      ;
; 1.882 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.167      ;
; 1.882 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.199     ; 4.167      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][4]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
; 1.885 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][6]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.205     ; 4.158      ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockIn.localOsc'                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 17.090 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.590      ;
; 17.101 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.579      ;
; 17.222 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.458      ;
; 17.232 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.448      ;
; 17.359 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.321      ;
; 17.366 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.314      ;
; 17.486 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.194      ;
; 17.498 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.182      ;
; 17.626 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 6.054      ;
; 17.856 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 5.824      ;
; 17.986 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 5.694      ;
; 18.077 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 5.603      ;
; 18.119 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 5.561      ;
; 18.205 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 5.475      ;
; 18.779 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 4.901      ;
; 19.120 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.318     ; 4.560      ;
; 19.181 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.525      ;
; 19.240 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.466      ;
; 19.249 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.457      ;
; 19.346 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.360      ;
; 19.361 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.546      ;
; 19.365 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.542      ;
; 19.370 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.336      ;
; 19.372 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.535      ;
; 19.376 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.531      ;
; 19.409 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.498      ;
; 19.420 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.487      ;
; 19.493 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.414      ;
; 19.497 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.410      ;
; 19.503 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.404      ;
; 19.506 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 4.200      ;
; 19.507 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.400      ;
; 19.524 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.383      ;
; 19.525 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.382      ;
; 19.527 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.380      ;
; 19.529 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.378      ;
; 19.532 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.375      ;
; 19.535 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.372      ;
; 19.536 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.371      ;
; 19.538 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.369      ;
; 19.540 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.367      ;
; 19.541 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.366      ;
; 19.543 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.364      ;
; 19.551 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.356      ;
; 19.612 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.295      ;
; 19.614 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.293      ;
; 19.623 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.284      ;
; 19.625 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.282      ;
; 19.630 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.277      ;
; 19.634 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.273      ;
; 19.637 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.270      ;
; 19.641 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.266      ;
; 19.656 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.251      ;
; 19.657 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.250      ;
; 19.659 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.248      ;
; 19.661 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.246      ;
; 19.664 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.243      ;
; 19.666 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.241      ;
; 19.667 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.240      ;
; 19.669 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.238      ;
; 19.671 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.236      ;
; 19.674 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.233      ;
; 19.678 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.229      ;
; 19.685 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.222      ;
; 19.715 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 3.991      ;
; 19.744 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.163      ;
; 19.746 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.161      ;
; 19.754 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.153      ;
; 19.756 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.151      ;
; 19.757 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.292     ; 3.949      ;
; 19.757 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.150      ;
; 19.761 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.146      ;
; 19.769 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.138      ;
; 19.772 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.135      ;
; 19.773 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.134      ;
; 19.773 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.134      ;
; 19.774 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.133      ;
; 19.775 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.132      ;
; 19.778 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.129      ;
; 19.783 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.124      ;
; 19.784 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.123      ;
; 19.785 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.122      ;
; 19.786 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.121      ;
; 19.789 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.118      ;
; 19.793 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.114      ;
; 19.794 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.113      ;
; 19.796 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.111      ;
; 19.798 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.109      ;
; 19.800 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.107      ;
; 19.801 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.106      ;
; 19.801 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.106      ;
; 19.803 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.104      ;
; 19.805 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.102      ;
; 19.805 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.102      ;
; 19.808 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.099      ;
; 19.817 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.090      ;
; 19.881 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.026      ;
; 19.883 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.024      ;
; 19.888 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.019      ;
; 19.890 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 5.017      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.848      ;
; 44.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.817      ;
; 44.163 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 5.773      ;
; 44.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.675      ;
; 44.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.664      ;
; 44.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.538      ;
; 44.416 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.100     ; 5.482      ;
; 44.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 5.423      ;
; 44.735 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 5.178      ;
; 44.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.206      ;
; 44.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.162      ;
; 44.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 5.004      ;
; 44.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.945      ;
; 45.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 4.886      ;
; 45.317 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 4.592      ;
; 45.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.581      ;
; 45.625 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.297      ;
; 45.891 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 4.015      ;
; 46.302 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.628      ;
; 46.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 3.627      ;
; 46.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.376      ;
; 46.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.364      ;
; 46.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.992      ;
; 47.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.676      ;
; 47.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.587      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.529      ;
; 47.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.406      ;
; 47.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.061      ;
; 47.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 2.045      ;
; 47.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.965      ;
; 93.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.724      ;
; 93.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.699      ;
; 93.277 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 6.951      ;
; 93.296 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 6.948      ;
; 93.305 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.916      ;
; 93.330 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 6.905      ;
; 93.354 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 6.905      ;
; 93.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.414      ;
; 93.637 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.611      ;
; 93.644 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 6.610      ;
; 93.744 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.477      ;
; 93.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.164      ;
; 93.776 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a24~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 6.418      ;
; 93.796 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 6.432      ;
; 93.798 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 6.478      ;
; 93.837 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.411      ;
; 93.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.018      ;
; 93.885 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[2]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.033      ;
; 93.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.993      ;
; 93.963 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                           ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.640      ;
; 94.000 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[0]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.918      ;
; 94.041 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.229      ; 6.226      ;
; 94.051 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 6.156      ;
; 94.067 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 6.140      ;
; 94.070 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a36~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 6.191      ;
; 94.072 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.128      ;
; 94.093 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.233      ; 6.178      ;
; 94.096 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 6.127      ;
; 94.101 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a104~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.229      ; 6.166      ;
; 94.103 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 6.110      ;
; 94.108 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a96~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 6.133      ;
; 94.116 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 6.119      ;
; 94.116 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[1]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.802      ;
; 94.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.799      ;
; 94.126 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 6.118      ;
; 94.127 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[4]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.791      ;
; 94.132 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[7]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.786      ;
; 94.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.780      ;
; 94.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.780      ;
; 94.145 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.076      ;
; 94.146 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 6.101      ;
; 94.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.777      ;
; 94.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.777      ;
; 94.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.767      ;
; 94.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.767      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.766      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.765      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.765      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.765      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.765      ;
; 94.166 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                           ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.381     ; 5.451      ;
; 94.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.774      ;
; 94.178 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a98~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 6.083      ;
; 94.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.755      ;
; 94.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.755      ;
; 94.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.700      ;
; 94.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.752      ;
; 94.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.752      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.738      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.738      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.738      ;
; 94.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.697      ;
; 94.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.742      ;
; 94.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.742      ;
; 94.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.741      ;
; 94.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.740      ;
; 94.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.740      ;
; 94.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.740      ;
; 94.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.740      ;
; 94.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.686      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.467      ; 0.988      ;
; 0.304 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][4]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.462      ; 0.988      ;
; 0.304 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][122]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.471      ; 0.997      ;
; 0.305 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][138]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.469      ; 0.996      ;
; 0.306 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][2]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 0.991      ;
; 0.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][29]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a28~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 0.994      ;
; 0.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][141]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.469      ; 1.000      ;
; 0.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][132]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.464      ; 0.995      ;
; 0.311 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][30]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.461      ; 0.994      ;
; 0.313 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][113]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a112~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.457      ; 0.992      ;
; 0.314 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][58]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a58~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.447      ; 0.983      ;
; 0.314 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][47]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 0.989      ;
; 0.314 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][40]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a40~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.459      ; 0.995      ;
; 0.315 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][123]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.469      ; 1.006      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][55]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.452      ; 0.992      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][103]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 0.996      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][85]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.455      ; 0.995      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][45]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 0.993      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][6]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a6~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 1.003      ;
; 0.319 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][66]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a66~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.451      ; 0.992      ;
; 0.319 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][87]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.458      ; 0.999      ;
; 0.320 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][133]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.451      ; 0.993      ;
; 0.320 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][49]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.457      ; 0.999      ;
; 0.321 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][43]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.454      ; 0.997      ;
; 0.321 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][15]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.449      ; 0.992      ;
; 0.322 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][60]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a60~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.467      ; 1.011      ;
; 0.322 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][88]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.451      ; 0.995      ;
; 0.322 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][10]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a10~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.449      ; 0.993      ;
; 0.323 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][12]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a12~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.462      ; 1.007      ;
; 0.325 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][118]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a118~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.458      ; 1.005      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][54]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.452      ; 1.000      ;
; 0.328 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][42]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.454      ; 1.004      ;
; 0.328 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][50]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a50~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.446      ; 0.996      ;
; 0.329 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][100]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 1.004      ;
; 0.329 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][57]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a56~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.452      ; 1.003      ;
; 0.330 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][26]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.462      ; 1.014      ;
; 0.330 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][101]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 1.008      ;
; 0.331 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][16]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.444      ; 0.997      ;
; 0.332 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][17]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.444      ; 0.998      ;
; 0.332 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][89]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.451      ; 1.005      ;
; 0.335 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][134]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.468      ; 1.025      ;
; 0.335 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][127]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.465      ; 1.022      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][145]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.465      ; 1.023      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][126]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.465      ; 1.023      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][65]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a64~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.451      ; 1.009      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][38]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 1.011      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][39]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 1.014      ;
; 0.337 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][34]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 1.012      ;
; 0.337 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][144]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.471      ; 1.030      ;
; 0.337 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][3]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 1.022      ;
; 0.338 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][52]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.454      ; 1.014      ;
; 0.339 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][5]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.468      ; 1.029      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][1]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a0~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.450      ; 1.012      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][102]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 1.018      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][53]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.457      ; 1.019      ;
; 0.341 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][33]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.457      ; 1.020      ;
; 0.343 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][140]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.464      ; 1.029      ;
; 0.343 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][14]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.449      ; 1.014      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][135]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.471      ; 1.039      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][84]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.455      ; 1.023      ;
; 0.348 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][59]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a58~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.450      ; 1.020      ;
; 0.348 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][11]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a10~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.449      ; 1.019      ;
; 0.349 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][82]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.454      ; 1.025      ;
; 0.351 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][35]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 1.029      ;
; 0.352 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][139]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.467      ; 1.041      ;
; 0.353 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][48]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 1.028      ;
; 0.353 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][46]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.453      ; 1.028      ;
; 0.355 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][23]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.432      ; 1.009      ;
; 0.357 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][61]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a60~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.467      ; 1.046      ;
; 0.359 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][7]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a6~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 1.044      ;
; 0.360 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][28]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a28~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.463      ; 1.045      ;
; 0.361 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][44]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.441      ; 1.024      ;
; 0.368 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][32]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.456      ; 1.046      ;
; 0.369 ; rxCommand:rx_cmd_map|rxReg[23]                                                                                                                                                         ; rxCommand:rx_cmd_map|dout[31]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.140      ; 0.695      ;
; 0.374 ; rxCommand:rx_cmd_map|rxReg[5]                                                                                                                                                          ; rxCommand:rx_cmd_map|dout[13]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.140      ; 0.700      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; uart:uart_map|rx_state                                                                                                                                                                 ; uart:uart_map|rx_state                                                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.389 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][16]                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a72~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.438      ; 1.049      ;
; 0.392 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|rxError                                                                                                                                                                  ; uart:uart_map|rxError                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|txOut                                                                                                                                                                    ; uart:uart_map|txOut                                                                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|tx_state                                                                                                                                                                 ; uart:uart_map|tx_state                                                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|txData_ack                                                                                                                                                               ; uart:uart_map|txData_ack                                                                                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|txReady                                                                                                                                                                  ; uart:uart_map|txReady                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.090      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.443      ; 1.008      ;
; 0.345 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[1]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.354 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[8]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.018      ;
; 0.365 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[4]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.029      ;
; 0.367 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[5]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.031      ;
; 0.371 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[3]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.035      ;
; 0.375 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[7]                 ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.442      ; 1.039      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|RO_target[3][14]                                                     ; commandHandler:cmd_handler_map|RO_target[3][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|RO_target[2][14]                                                     ; commandHandler:cmd_handler_map|RO_target[2][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|RO_target[4][14]                                                     ; commandHandler:cmd_handler_map|RO_target[4][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|RO_target[1][14]                                                     ; commandHandler:cmd_handler_map|RO_target[1][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                           ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|RO_target[0][14]                                                     ; commandHandler:cmd_handler_map|RO_target[0][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|txByte_valid_z                                                          ; dataHandler:dataHandler_map|txByte_valid_z                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                                  ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|ramReadRequest                                                       ; commandHandler:cmd_handler_map|ramReadRequest                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; commandHandler:cmd_handler_map|IDrequest                                                            ; commandHandler:cmd_handler_map|IDrequest                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; commandHandler:cmd_handler_map|DLL_resetRequest                                                     ; commandHandler:cmd_handler_map|DLL_resetRequest                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; commandHandler:cmd_handler_map|reset_request                                                        ; commandHandler:cmd_handler_map|reset_request                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                            ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                                 ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                          ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                          ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.399 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN    ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.408 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.MONITORING             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|countEnable                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.685      ;
; 0.411 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.CLEARING_AND_ADJUSTING ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.MONITORING                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.688      ;
; 0.415 ; dacData[0][1][2][9]                                                                                 ; dacSerial:\dacSerial_gen:0:dacSerial_map|latchedData[1][2][9]                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.692      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.000      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.400 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.409 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.013      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.684      ;
; 0.416 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.691      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockIn.localOsc'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.972 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.249      ;
; 0.974 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.251      ;
; 0.975 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.252      ;
; 0.987 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.264      ;
; 0.993 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.270      ;
; 0.995 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.272      ;
; 0.995 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.272      ;
; 0.997 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.274      ;
; 0.997 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.274      ;
; 1.000 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.277      ;
; 1.101 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.378      ;
; 1.121 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.398      ;
; 1.122 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.399      ;
; 1.124 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.401      ;
; 1.124 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.401      ;
; 1.142 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.419      ;
; 1.143 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.420      ;
; 1.187 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.464      ;
; 1.211 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.488      ;
; 1.216 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.493      ;
; 1.289 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.566      ;
; 1.289 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.566      ;
; 1.292 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.569      ;
; 1.306 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.583      ;
; 1.307 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.584      ;
; 1.310 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.587      ;
; 1.312 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.589      ;
; 1.313 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.590      ;
; 1.313 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.590      ;
; 1.315 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.592      ;
; 1.319 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.596      ;
; 1.327 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.604      ;
; 1.328 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.605      ;
; 1.330 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.607      ;
; 1.415 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.692      ;
; 1.423 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.700      ;
; 1.426 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.703      ;
; 1.426 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.703      ;
; 1.432 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.708      ;
; 1.432 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.709      ;
; 1.436 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.713      ;
; 1.437 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.714      ;
; 1.437 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.714      ;
; 1.439 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.716      ;
; 1.440 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.717      ;
; 1.440 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.717      ;
; 1.441 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.718      ;
; 1.443 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.720      ;
; 1.443 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.720      ;
; 1.446 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.723      ;
; 1.452 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.729      ;
; 1.454 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.731      ;
; 1.455 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.732      ;
; 1.455 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.732      ;
; 1.456 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.733      ;
; 1.457 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.734      ;
; 1.458 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.735      ;
; 1.460 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.737      ;
; 1.474 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.750      ;
; 1.483 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.760      ;
; 1.523 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.800      ;
; 1.529 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.805      ;
; 1.529 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.805      ;
; 1.530 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.807      ;
; 1.544 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.821      ;
; 1.550 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.827      ;
; 1.551 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.828      ;
; 1.552 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.829      ;
; 1.555 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.832      ;
; 1.561 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.838      ;
; 1.563 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.840      ;
; 1.564 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.841      ;
; 1.564 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.841      ;
; 1.565 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.842      ;
; 1.565 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.842      ;
; 1.565 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.842      ;
; 1.567 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.844      ;
; 1.568 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.845      ;
; 1.568 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.845      ;
; 1.568 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.845      ;
; 1.569 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.845      ;
; 1.569 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.846      ;
; 1.571 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.848      ;
; 1.580 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.857      ;
; 1.582 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.859      ;
; 1.582 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.859      ;
; 1.582 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.859      ;
; 1.583 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.860      ;
; 1.583 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.860      ;
; 1.583 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.860      ;
; 1.585 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.862      ;
; 1.586 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.863      ;
; 1.651 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.090      ; 1.927      ;
; 1.653 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.930      ;
; 1.654 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.931      ;
; 1.655 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.932      ;
; 1.675 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.952      ;
; 1.676 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.953      ;
; 1.677 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.954      ;
; 1.680 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.957      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.568      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.563      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.550      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.553      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.574      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.583      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.551      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.562      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.561      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.560      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.564      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.565      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.581      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.581      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.581      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.578      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.578      ;
; 94.365 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.578      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.456      ;
; 1.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.721      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.747      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.747      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.747      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.792      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.792      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.792      ;
; 1.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 1.792      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.285      ;
; 2.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.549      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.961 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 5.235      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.263      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.272      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 5.273      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.272      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.272      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.272      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 5.272      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.240      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.238      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.231      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.231      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.231      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 5.233      ;
; 4.962 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 5.231      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.130 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 83.91 MHz  ; 83.91 MHz       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ;      ;
; 91.76 MHz  ; 91.76 MHz       ; altera_reserved_tck                                                                                         ;      ;
; 140.96 MHz ; 140.96 MHz      ; clockIn.localOsc                                                                                            ;      ;
; 208.94 MHz ; 208.94 MHz      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 1.464  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 1.907  ; 0.000         ;
; clockIn.localOsc                                                                                            ; 17.906 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 44.551 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.303 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.339 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 0.345 ; 0.000         ;
; clockIn.localOsc                                                                                            ; 0.891 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.859 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.888 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 2.601  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 12.109 ; 0.000         ;
; clockIn.localOsc                                                                                            ; 12.134 ; 0.000         ;
; clockIn.jcpll                                                                                               ; 12.324 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 49.714 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[8]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.464 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[4]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.711      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[8]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.522 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[4]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.653      ;
; 1.534 ; rxCommand:rx_cmd_map|dout_valid_z                        ; rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.193     ; 1.397      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[8]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.563 ; rxCommand:rx_cmd_map|i[5]                                ; rxCommand:rx_cmd_map|dout[4]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.613      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[8]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.580 ; rxCommand:rx_cmd_map|i[3]                                ; rxCommand:rx_cmd_map|dout[4]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.595      ;
; 1.584 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.595      ;
; 1.584 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.595      ;
; 1.584 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.595      ;
; 1.584 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.595      ;
; 1.588 ; uart:uart_map|rxData[1]                                  ; rxCommand:rx_cmd_map|i[3]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.488     ; 4.173      ;
; 1.588 ; uart:uart_map|rxData[1]                                  ; rxCommand:rx_cmd_map|i[2]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.488     ; 4.173      ;
; 1.589 ; uart:uart_map|rxData[7]                                  ; rxCommand:rx_cmd_map|i[3]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.488     ; 4.172      ;
; 1.589 ; uart:uart_map|rxData[7]                                  ; rxCommand:rx_cmd_map|i[2]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.488     ; 4.172      ;
; 1.608 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxError                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.562      ;
; 1.622 ; uart:uart_map|\RX_PROCESS:samplesDone[1]                 ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.548      ;
; 1.624 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                    ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.550      ;
; 1.624 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                    ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.550      ;
; 1.624 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                    ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.550      ;
; 1.624 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                    ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.550      ;
; 1.629 ; dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z ; dataHandler:dataHandler_map|pulseSync:SYNC0|sync_reset ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.187     ; 1.308      ;
; 1.650 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|rxData_valid                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.520      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[8]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.654 ; rxCommand:rx_cmd_map|i[2]                                ; rxCommand:rx_cmd_map|dout[4]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.521      ;
; 1.663 ; uart:uart_map|rxIn_z[0]                                  ; uart:uart_map|\RX_PROCESS:err                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.507      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[23]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[19]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[17]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[16]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[18]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[10]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.665 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.510      ;
; 1.696 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[9]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.478      ;
; 1.696 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.478      ;
; 1.696 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[2]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.478      ;
; 1.696 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[7]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.478      ;
; 1.699 ; uart:uart_map|\RX_PROCESS:samplesDone[0]                 ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.471      ;
; 1.706 ; uart:uart_map|\RX_PROCESS:sum[5]                         ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.473      ;
; 1.706 ; uart:uart_map|\RX_PROCESS:sum[5]                         ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.473      ;
; 1.706 ; uart:uart_map|\RX_PROCESS:sum[5]                         ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.473      ;
; 1.706 ; uart:uart_map|\RX_PROCESS:sum[5]                         ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.473      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[6]                         ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[6]                         ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[6]                         ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[6]                         ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[1]                         ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[1]                         ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[1]                         ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.713 ; uart:uart_map|\RX_PROCESS:sum[1]                         ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.466      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[23]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[19]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[17]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[16]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[18]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[10]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.723 ; rxCommand:rx_cmd_map|i[0]                                ; rxCommand:rx_cmd_map|dout[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.452      ;
; 1.730 ; uart:uart_map|\RX_PROCESS:sum[5]                         ; uart:uart_map|rxError                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.440      ;
; 1.737 ; uart:uart_map|\RX_PROCESS:sum[6]                         ; uart:uart_map|rxError                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.433      ;
; 1.737 ; uart:uart_map|\RX_PROCESS:sum[1]                         ; uart:uart_map|rxError                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.433      ;
; 1.738 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                    ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.436      ;
; 1.738 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                    ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.436      ;
; 1.738 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                    ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.436      ;
; 1.738 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                    ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 4.436      ;
; 1.749 ; uart:uart_map|\RX_PROCESS:sum[0]                         ; uart:uart_map|rxData[5]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.430      ;
; 1.749 ; uart:uart_map|\RX_PROCESS:sum[0]                         ; uart:uart_map|rxData[3]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.430      ;
; 1.749 ; uart:uart_map|\RX_PROCESS:sum[0]                         ; uart:uart_map|rxData[2]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.430      ;
; 1.749 ; uart:uart_map|\RX_PROCESS:sum[0]                         ; uart:uart_map|rxData[4]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.070     ; 4.430      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[27]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[26]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[25]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[11]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[3]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.751 ; rxCommand:rx_cmd_map|i[1]                                ; rxCommand:rx_cmd_map|dout[6]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.414      ;
; 1.752 ; rxCommand:rx_cmd_map|i[4]                                ; rxCommand:rx_cmd_map|dout[22]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.423      ;
; 1.752 ; rxCommand:rx_cmd_map|i[4]                                ; rxCommand:rx_cmd_map|dout[21]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.423      ;
; 1.752 ; rxCommand:rx_cmd_map|i[4]                                ; rxCommand:rx_cmd_map|dout[20]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.423      ;
; 1.752 ; rxCommand:rx_cmd_map|i[4]                                ; rxCommand:rx_cmd_map|dout[24]                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.423      ;
+-------+----------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                         ;
+-------+-------------------------------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                              ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.907 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[2][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.575     ; 3.767      ;
; 1.912 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[2][5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.578     ; 3.759      ;
; 1.933 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[4][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.581     ; 3.735      ;
; 1.937 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[3][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.574     ; 3.738      ;
; 1.942 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[3][5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.582     ; 3.725      ;
; 1.943 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|trigThreshold[3][5]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.582     ; 3.724      ;
; 1.979 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.085      ;
; 1.979 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.085      ;
; 1.979 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][7]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.085      ;
; 2.008 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.056      ;
; 2.008 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.056      ;
; 2.008 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][7]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 4.056      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.102 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.958      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.120 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.940      ;
; 2.140 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][8]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.179     ; 3.930      ;
; 2.150 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.922      ;
; 2.150 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][0]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.922      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][10]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][9]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][8]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][6]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][11]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][1]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.151 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[1][7]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.921      ;
; 2.162 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][10]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.171     ; 3.916      ;
; 2.162 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][3]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.171     ; 3.916      ;
; 2.168 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.187     ; 3.894      ;
; 2.168 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][1]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.187     ; 3.894      ;
; 2.169 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][8]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.179     ; 3.901      ;
; 2.180 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[1][4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.892      ;
; 2.180 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[1][0]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.892      ;
; 2.182 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[0][2]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.173     ; 3.894      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.187 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|Vbias[4][2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.189     ; 3.873      ;
; 2.191 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][10]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.171     ; 3.887      ;
; 2.191 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][3]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.171     ; 3.887      ;
; 2.193 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 3.871      ;
; 2.193 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 3.871      ;
; 2.193 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][7]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 3.871      ;
; 2.197 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.187     ; 3.865      ;
; 2.197 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][1]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.187     ; 3.865      ;
; 2.200 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.858      ;
; 2.200 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.858      ;
; 2.200 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.858      ;
; 2.200 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.858      ;
; 2.200 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.858      ;
; 2.209 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[1][4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.863      ;
; 2.209 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[1][0]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.177     ; 3.863      ;
; 2.211 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[0][2]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.173     ; 3.865      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][7]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][0]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][1]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][6]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][8]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][9]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][10]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[3][11]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.174     ; 3.857      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.840      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.840      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.840      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.840      ;
; 2.218 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.191     ; 3.840      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][7]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][1]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][2]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][3]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][4]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][5]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][6]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][8]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][9]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][10]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.235 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|RO_target[2][11]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.175     ; 3.839      ;
; 2.238 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][7] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.178     ; 3.833      ;
; 2.247 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][11]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; 0.176      ; 4.178      ;
; 2.250 ; rxCommand:rx_cmd_map|dout[18] ; commandHandler:cmd_handler_map|trigThreshold[4][9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.185     ; 3.814      ;
+-------+-------------------------------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockIn.localOsc'                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 17.906 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.925      ;
; 17.907 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.924      ;
; 18.021 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.810      ;
; 18.022 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.809      ;
; 18.141 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.690      ;
; 18.143 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.688      ;
; 18.252 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.579      ;
; 18.257 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.168     ; 5.574      ;
; 18.369 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 5.463      ;
; 18.594 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 5.238      ;
; 18.706 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 5.126      ;
; 18.786 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 5.046      ;
; 18.823 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 5.009      ;
; 18.898 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 4.934      ;
; 19.413 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 4.419      ;
; 19.728 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.167     ; 4.104      ;
; 19.729 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 4.125      ;
; 19.810 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 4.044      ;
; 19.812 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 4.042      ;
; 19.879 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 3.975      ;
; 19.926 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 3.928      ;
; 19.939 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.978      ;
; 19.940 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.977      ;
; 19.944 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.973      ;
; 19.945 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.972      ;
; 19.984 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.933      ;
; 19.985 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.932      ;
; 20.046 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 3.808      ;
; 20.054 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.863      ;
; 20.055 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.862      ;
; 20.059 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.858      ;
; 20.060 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.857      ;
; 20.079 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.838      ;
; 20.080 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.837      ;
; 20.080 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.837      ;
; 20.081 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.836      ;
; 20.083 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.834      ;
; 20.084 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.833      ;
; 20.085 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.832      ;
; 20.086 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.831      ;
; 20.087 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.830      ;
; 20.088 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.829      ;
; 20.099 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.818      ;
; 20.100 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.817      ;
; 20.162 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.754      ;
; 20.163 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.753      ;
; 20.165 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.751      ;
; 20.166 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.750      ;
; 20.174 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.743      ;
; 20.176 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.741      ;
; 20.179 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.738      ;
; 20.181 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.736      ;
; 20.194 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.723      ;
; 20.195 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.722      ;
; 20.195 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.722      ;
; 20.196 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.721      ;
; 20.198 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.719      ;
; 20.199 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.718      ;
; 20.200 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.717      ;
; 20.201 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.716      ;
; 20.202 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.715      ;
; 20.203 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.714      ;
; 20.219 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.698      ;
; 20.221 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.696      ;
; 20.244 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 3.610      ;
; 20.277 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.145     ; 3.577      ;
; 20.277 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.639      ;
; 20.278 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.638      ;
; 20.280 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.636      ;
; 20.281 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.635      ;
; 20.285 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.632      ;
; 20.290 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.627      ;
; 20.290 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.627      ;
; 20.295 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.622      ;
; 20.302 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.614      ;
; 20.303 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.613      ;
; 20.303 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.613      ;
; 20.304 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.612      ;
; 20.304 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.612      ;
; 20.305 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.611      ;
; 20.305 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.611      ;
; 20.306 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.610      ;
; 20.308 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.608      ;
; 20.309 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.607      ;
; 20.314 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.603      ;
; 20.315 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.602      ;
; 20.316 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.601      ;
; 20.317 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.600      ;
; 20.318 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.599      ;
; 20.320 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.597      ;
; 20.320 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.597      ;
; 20.322 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.595      ;
; 20.322 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.595      ;
; 20.324 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.593      ;
; 20.330 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.587      ;
; 20.335 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 4.582      ;
; 20.397 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.519      ;
; 20.399 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.517      ;
; 20.400 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 4.516      ;
; 20.402 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.081     ; 4.516      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.364      ;
; 44.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.332      ;
; 44.610 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 5.319      ;
; 44.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.233      ;
; 44.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.198      ;
; 44.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 5.167      ;
; 44.760 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.108     ; 5.131      ;
; 44.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.994      ;
; 45.099 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.092     ; 4.808      ;
; 45.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 4.812      ;
; 45.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 4.752      ;
; 45.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 4.653      ;
; 45.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.575      ;
; 45.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 4.545      ;
; 45.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.286      ;
; 45.708 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 4.195      ;
; 45.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 3.978      ;
; 46.158 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 3.742      ;
; 46.603 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.320      ;
; 46.646 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.283      ;
; 46.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 3.057      ;
; 46.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 3.036      ;
; 47.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.714      ;
; 47.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.408      ;
; 47.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.360      ;
; 47.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.324      ;
; 47.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.194      ;
; 48.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.894      ;
; 48.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 1.878      ;
; 48.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 1.767      ;
; 93.731 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 6.462      ;
; 93.750 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 6.456      ;
; 93.759 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 6.427      ;
; 93.780 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 6.420      ;
; 93.808 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 6.415      ;
; 93.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.074      ;
; 93.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.041      ;
; 94.065 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 6.147      ;
; 94.072 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 6.146      ;
; 94.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.826      ;
; 94.161 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 6.025      ;
; 94.195 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a24~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 5.960      ;
; 94.212 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 6.026      ;
; 94.213 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.980      ;
; 94.253 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.959      ;
; 94.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.568      ;
; 94.399 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[2]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.525      ;
; 94.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.469      ;
; 94.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.791      ;
; 94.454 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.716      ;
; 94.468 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.702      ;
; 94.469 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                           ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.354     ; 5.176      ;
; 94.471 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a36~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 5.756      ;
; 94.472 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 5.690      ;
; 94.481 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a104~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.751      ;
; 94.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.436      ;
; 94.488 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 5.747      ;
; 94.495 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a96~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 5.712      ;
; 94.496 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.152      ; 5.686      ;
; 94.502 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 5.674      ;
; 94.507 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.693      ;
; 94.514 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 5.692      ;
; 94.522 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.664      ;
; 94.535 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.678      ;
; 94.564 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a98~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.661      ;
; 94.570 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[0]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.354      ;
; 94.585 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.615      ;
; 94.604 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[4]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.320      ;
; 94.608 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[7]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.316      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.324      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.324      ;
; 94.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.324      ;
; 94.613 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.580      ;
; 94.618 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.575      ;
; 94.640 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.546      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.297      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.297      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.297      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.297      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.297      ;
; 94.655 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.545      ;
; 94.659 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 5.527      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.275      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.275      ;
; 94.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.275      ;
; 94.662 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 5.500      ;
; 94.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.266      ;
; 94.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.265      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.263      ;
; 94.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.263      ;
; 94.669 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 5.531      ;
; 94.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.223      ;
; 94.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.221      ;
; 94.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.220      ;
; 94.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.214      ;
; 94.680 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[1]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.244      ;
; 94.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.213      ;
; 94.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.211      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.209      ;
; 94.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.246      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.303 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.422      ; 0.926      ;
; 0.307 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][138]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.424      ; 0.932      ;
; 0.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][122]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.424      ; 0.934      ;
; 0.310 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][4]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.414      ; 0.925      ;
; 0.310 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][2]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.414      ; 0.925      ;
; 0.312 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][29]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a28~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.415      ; 0.928      ;
; 0.312 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][132]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.415      ; 0.928      ;
; 0.313 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][30]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.414      ; 0.928      ;
; 0.313 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][141]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.422      ; 0.936      ;
; 0.317 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][40]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a40~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.411      ; 0.929      ;
; 0.318 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][113]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a112~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.928      ;
; 0.319 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][85]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.408      ; 0.928      ;
; 0.319 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][6]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a6~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.414      ; 0.934      ;
; 0.320 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][103]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.930      ;
; 0.320 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][123]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.421      ; 0.942      ;
; 0.320 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][47]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.926      ;
; 0.321 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][58]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a58~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.400      ; 0.922      ;
; 0.321 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][87]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.931      ;
; 0.321 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][49]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.931      ;
; 0.323 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][12]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a12~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.415      ; 0.939      ;
; 0.323 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][66]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a66~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.402      ; 0.926      ;
; 0.323 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][45]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.929      ;
; 0.324 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][55]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.403      ; 0.928      ;
; 0.324 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][118]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a118~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.411      ; 0.936      ;
; 0.325 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][60]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a60~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.418      ; 0.944      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][43]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.932      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][133]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.403      ; 0.930      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][100]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.404      ; 0.931      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][15]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.401      ; 0.928      ;
; 0.326 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][10]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a10~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.402      ; 0.929      ;
; 0.327 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][88]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.404      ; 0.932      ;
; 0.329 ; uart:uart_map|rx_state                                                                                                                                                                 ; uart:uart_map|rx_state                                                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][54]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.403      ; 0.934      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][42]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.937      ;
; 0.332 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][89]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.404      ; 0.937      ;
; 0.332 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][57]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a56~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.403      ; 0.936      ;
; 0.333 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][144]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.423      ; 0.957      ;
; 0.334 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][1]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a0~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.402      ; 0.937      ;
; 0.335 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][26]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.412      ; 0.948      ;
; 0.335 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][50]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a50~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.397      ; 0.933      ;
; 0.335 ; rxCommand:rx_cmd_map|rxReg[23]                                                                                                                                                         ; rxCommand:rx_cmd_map|dout[31]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.130      ; 0.636      ;
; 0.336 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][16]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.396      ; 0.933      ;
; 0.337 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][101]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.408      ; 0.946      ;
; 0.338 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][17]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.396      ; 0.935      ;
; 0.339 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][127]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.417      ; 0.957      ;
; 0.339 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][39]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.408      ; 0.948      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][33]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.950      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][134]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.418      ; 0.959      ;
; 0.340 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][3]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.414      ; 0.955      ;
; 0.341 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][145]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.416      ; 0.958      ;
; 0.341 ; rxCommand:rx_cmd_map|rxReg[5]                                                                                                                                                          ; rxCommand:rx_cmd_map|dout[13]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.130      ; 0.642      ;
; 0.342 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][126]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.417      ; 0.960      ;
; 0.342 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][53]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.952      ;
; 0.343 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][5]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.421      ; 0.965      ;
; 0.343 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][38]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.949      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][102]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.409      ; 0.954      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][65]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a64~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.403      ; 0.948      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[7]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[7]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; rxCommand:rx_cmd_map|i[6]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[6]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][34]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.404      ; 0.950      ;
; 0.345 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][52]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.406      ; 0.952      ;
; 0.345 ; uart:uart_map|rxError                                                                                                                                                                  ; uart:uart_map|rxError                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|txOut                                                                                                                                                                    ; uart:uart_map|txOut                                                                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|tx_state                                                                                                                                                                 ; uart:uart_map|tx_state                                                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|txData_ack                                                                                                                                                               ; uart:uart_map|txData_ack                                                                                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|txReady                                                                                                                                                                  ; uart:uart_map|txReady                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|rxData_valid                                                                                                                                                             ; uart:uart_map|rxData_valid                                                                                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|\RX_PROCESS:err                                                                                                                                                          ; uart:uart_map|\RX_PROCESS:err                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|\RX_PROCESS:t[3]                                                                                                                                                         ; uart:uart_map|\RX_PROCESS:t[3]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|\RX_PROCESS:t[2]                                                                                                                                                         ; uart:uart_map|\RX_PROCESS:t[2]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; uart:uart_map|\RX_PROCESS:t[1]                                                                                                                                                         ; uart:uart_map|\RX_PROCESS:t[1]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][140]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.417      ; 0.964      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][139]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.420      ; 0.967      ;
; 0.346 ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][84]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.408      ; 0.956      ;
; 0.349 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][48]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.955      ;
; 0.349 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][46]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.405      ; 0.955      ;
; 0.350 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][135]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.421      ; 0.972      ;
; 0.350 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][82]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.406      ; 0.957      ;
; 0.351 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][14]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.401      ; 0.953      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.396      ; 0.936      ;
; 0.343 ; dataHandler:dataHandler_map|txByte_valid_z                                                           ; dataHandler:dataHandler_map|txByte_valid_z                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                  ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|RO_target[3][14]                                                      ; commandHandler:cmd_handler_map|RO_target[3][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|RO_target[2][14]                                                      ; commandHandler:cmd_handler_map|RO_target[2][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|RO_target[4][14]                                                      ; commandHandler:cmd_handler_map|RO_target[4][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|RO_target[1][14]                                                      ; commandHandler:cmd_handler_map|RO_target[1][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                            ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|RO_target[0][14]                                                      ; commandHandler:cmd_handler_map|RO_target[0][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                                   ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|ramReadRequest                                                        ; commandHandler:cmd_handler_map|ramReadRequest                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; commandHandler:cmd_handler_map|IDrequest                                                             ; commandHandler:cmd_handler_map|IDrequest                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; commandHandler:cmd_handler_map|DLL_resetRequest                                                      ; commandHandler:cmd_handler_map|DLL_resetRequest                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; commandHandler:cmd_handler_map|reset_request                                                         ; commandHandler:cmd_handler_map|reset_request                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[1]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.940      ;
; 0.346 ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                             ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                                  ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                           ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]            ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]             ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.350 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[8]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.945      ;
; 0.358 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN     ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.079      ; 0.608      ;
; 0.364 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[4]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.959      ;
; 0.366 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.MONITORING              ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|countEnable                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.620      ;
; 0.367 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[3]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.962      ;
; 0.369 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.CLEARING_AND_ADJUSTING  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|state.MONITORING                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.623      ;
; 0.369 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[5]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.964      ;
; 0.372 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_STATE.MONITORING ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_STATE.SETTLING                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.625      ;
; 0.372 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[7]                  ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.394      ; 0.967      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.619      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.627      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.380 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.635      ;
; 0.381 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.631      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.632      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.385 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockIn.localOsc'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.891 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.144      ;
; 0.892 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.145      ;
; 0.895 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.148      ;
; 0.896 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.149      ;
; 0.911 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.164      ;
; 0.911 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.164      ;
; 0.912 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.165      ;
; 0.913 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.166      ;
; 0.914 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.167      ;
; 0.919 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.172      ;
; 1.010 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.263      ;
; 1.027 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.280      ;
; 1.028 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.281      ;
; 1.029 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.282      ;
; 1.031 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.284      ;
; 1.035 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.288      ;
; 1.037 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.290      ;
; 1.084 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.337      ;
; 1.108 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.361      ;
; 1.113 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.366      ;
; 1.164 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.417      ;
; 1.178 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.431      ;
; 1.179 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.432      ;
; 1.180 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.433      ;
; 1.185 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.438      ;
; 1.189 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.442      ;
; 1.192 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.445      ;
; 1.193 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.446      ;
; 1.195 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.448      ;
; 1.198 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.451      ;
; 1.203 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.455      ;
; 1.209 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.462      ;
; 1.209 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.462      ;
; 1.213 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.465      ;
; 1.279 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.532      ;
; 1.280 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.533      ;
; 1.285 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.537      ;
; 1.288 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.541      ;
; 1.294 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.547      ;
; 1.295 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.547      ;
; 1.297 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.550      ;
; 1.298 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.551      ;
; 1.302 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.555      ;
; 1.305 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.558      ;
; 1.307 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.560      ;
; 1.308 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.560      ;
; 1.309 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.562      ;
; 1.309 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.562      ;
; 1.314 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.567      ;
; 1.317 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.570      ;
; 1.322 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.574      ;
; 1.323 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.576      ;
; 1.323 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.576      ;
; 1.323 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.576      ;
; 1.331 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.584      ;
; 1.331 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.584      ;
; 1.332 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.585      ;
; 1.335 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.588      ;
; 1.348 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.601      ;
; 1.358 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.611      ;
; 1.371 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.624      ;
; 1.379 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.632      ;
; 1.381 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.634      ;
; 1.388 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.641      ;
; 1.390 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.642      ;
; 1.393 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.645      ;
; 1.393 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.646      ;
; 1.394 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.647      ;
; 1.396 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.649      ;
; 1.403 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.655      ;
; 1.404 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.656      ;
; 1.406 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.659      ;
; 1.407 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.660      ;
; 1.412 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.665      ;
; 1.415 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.668      ;
; 1.416 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.669      ;
; 1.417 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.670      ;
; 1.417 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.670      ;
; 1.418 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.671      ;
; 1.422 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.674      ;
; 1.425 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.678      ;
; 1.428 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.680      ;
; 1.432 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.685      ;
; 1.433 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.686      ;
; 1.434 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.687      ;
; 1.435 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.688      ;
; 1.436 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.688      ;
; 1.437 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.690      ;
; 1.438 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.690      ;
; 1.443 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.696      ;
; 1.445 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.698      ;
; 1.447 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.700      ;
; 1.486 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.739      ;
; 1.487 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.740      ;
; 1.488 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.741      ;
; 1.498 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.750      ;
; 1.502 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.754      ;
; 1.504 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.081      ; 1.756      ;
; 1.507 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.760      ;
; 1.507 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.760      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.859 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.080      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 5.110      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.093      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.062      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 5.097      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 5.081      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.860 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.083      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.077      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.077      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.082      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.062      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.064      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.064      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.064      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.064      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.064      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.063      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.068      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.068      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.068      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.068      ;
; 94.861 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.068      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.139      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.325      ;
; 1.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.584      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.606      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.606      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.606      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.648      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.648      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.648      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.648      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 1.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.071      ;
; 2.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.284      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.723      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.724      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.723      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.723      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.723      ;
; 4.439 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 4.723      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 4.689      ;
; 4.440 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.687      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.716      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.693      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 4.682      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 4.682      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 4.682      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 4.685      ;
; 4.441 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 4.682      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.610 ns




+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 2.273  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 3.825  ; 0.000         ;
; clockIn.localOsc                                                                                            ; 21.070 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 47.326 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.110 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.145 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 0.164 ; 0.000         ;
; clockIn.localOsc                                                                                            ; 0.439 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 96.939 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.485 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 2.859  ; 0.000         ;
; clockIn.localOsc                                                                                            ; 11.803 ; 0.000         ;
; clockIn.jcpll                                                                                               ; 11.949 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 12.227 ; 0.000         ;
; altera_reserved_tck                                                                                         ; 49.414 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.273 ; rxCommand:rx_cmd_map|dout_valid_z                                                                                                                                           ; rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z                                                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.072     ; 0.767      ;
; 2.311 ; dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z                                                                                                                    ; dataHandler:dataHandler_map|pulseSync:SYNC0|sync_reset                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.072     ; 0.729      ;
; 2.449 ; uart:uart_map|txData_ack                                                                                                                                                    ; dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; 0.142      ; 0.805      ;
; 2.573 ; rxCommand:rx_cmd_map|pulseSync:SYNC1|sync_latch_z                                                                                                                           ; rxCommand:rx_cmd_map|pulseSync:SYNC1|sync_reset                                                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.079     ; 0.460      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[22]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[21]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[20]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[24]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[8]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.695 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[4]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.502      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[22]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[21]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[20]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[24]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[8]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.729 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[4]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.468      ;
; 3.738 ; uart:uart_map|rxData[1]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.248      ;
; 3.738 ; uart:uart_map|rxData[1]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.248      ;
; 3.738 ; uart:uart_map|rxData[7]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.248      ;
; 3.738 ; uart:uart_map|rxData[7]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.248      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[22]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[21]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[20]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[24]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[8]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.752 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[4]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.039     ; 2.446      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[22]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[21]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[20]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[24]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[8]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.762 ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[4]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.435      ;
; 3.788 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxData_valid                                                                                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.403      ;
; 3.792 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxError                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.399      ;
; 3.796 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxData_valid                                                                                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.395      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[23]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[19]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[17]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[16]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[18]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[10]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.797 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[0]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.399      ;
; 3.800 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxError                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.391      ;
; 3.803 ; uart:uart_map|\RX_PROCESS:samplesDone[1]                                                                                                                                    ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.389      ;
; 3.804 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[9]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.391      ;
; 3.804 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[1]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.391      ;
; 3.804 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[2]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.391      ;
; 3.804 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[7]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.391      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[22]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[21]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[20]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[24]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[8]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.808 ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[4]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.389      ;
; 3.813 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxData[5]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.384      ;
; 3.813 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxData[3]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.384      ;
; 3.813 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxData[2]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.384      ;
; 3.813 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.384      ;
; 3.814 ; uart:uart_map|rxIn_z[0]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:err                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.377      ;
; 3.815 ; uart:uart_map|rxData[1]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.171      ;
; 3.815 ; uart:uart_map|rxData[1]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.171      ;
; 3.815 ; uart:uart_map|rxData[7]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.171      ;
; 3.815 ; uart:uart_map|rxData[7]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.171      ;
; 3.816 ; uart:uart_map|rxData[1]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.170      ;
; 3.816 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                                                                                                                                       ; uart:uart_map|rxData[5]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.377      ;
; 3.816 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                                                                                                                                       ; uart:uart_map|rxData[3]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.377      ;
; 3.816 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                                                                                                                                       ; uart:uart_map|rxData[2]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.377      ;
; 3.816 ; uart:uart_map|\RX_PROCESS:bitsDone[0]                                                                                                                                       ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.377      ;
; 3.816 ; uart:uart_map|rxData[7]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.251     ; 2.170      ;
; 3.817 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|timeoutEnable                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.047     ; 2.373      ;
; 3.821 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxData[5]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.376      ;
; 3.821 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxData[3]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.376      ;
; 3.821 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxData[2]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.376      ;
; 3.821 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.376      ;
; 3.822 ; uart:uart_map|\RX_PROCESS:sum[5]                                                                                                                                            ; uart:uart_map|\RX_PROCESS:err                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.369      ;
; 3.827 ; uart:uart_map|\RX_PROCESS:sum[1]                                                                                                                                            ; uart:uart_map|rxData_valid                                                                                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.364      ;
; 3.829 ; uart:uart_map|rxData[3]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[3]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.368      ;
; 3.829 ; uart:uart_map|rxData[3]                                                                                                                                                     ; rxCommand:rx_cmd_map|i[2]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.368      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[23]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[19]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[17]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[16]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[18]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[10]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[0]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.365      ;
; 3.831 ; uart:uart_map|\RX_PROCESS:sum[1]                                                                                                                                            ; uart:uart_map|rxError                                                                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.360      ;
; 3.838 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][21]                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; 0.124      ; 2.545      ;
; 3.838 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[9]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.357      ;
; 3.838 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[1]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.357      ;
; 3.838 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[2]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.357      ;
; 3.838 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                   ; rxCommand:rx_cmd_map|dout[7]                                                                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.357      ;
; 3.841 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][14]                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a40~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; 0.141      ; 2.559      ;
; 3.842 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.350      ;
; 3.844 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                                                                                                                                       ; uart:uart_map|rxData[5]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.349      ;
; 3.844 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                                                                                                                                       ; uart:uart_map|rxData[3]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.349      ;
; 3.844 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                                                                                                                                       ; uart:uart_map|rxData[2]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.349      ;
; 3.844 ; uart:uart_map|\RX_PROCESS:bitsDone[1]                                                                                                                                       ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.044     ; 2.349      ;
; 3.851 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][14]                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; 0.081      ; 2.489      ;
; 3.851 ; uart:uart_map|\RX_PROCESS:samplesDone[0]                                                                                                                                    ; uart:uart_map|rxData[4]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.341      ;
; 3.852 ; uart:uart_map|\RX_PROCESS:sum[1]                                                                                                                                            ; uart:uart_map|rxData[5]                                                                                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.040     ; 2.345      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                          ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.825 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[2][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.308     ; 2.104      ;
; 3.829 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[2][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.306     ; 2.102      ;
; 3.833 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[3][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.304     ; 2.100      ;
; 3.834 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|RO_target[4][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.311     ; 2.092      ;
; 3.860 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|Vbias[3][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.311     ; 2.066      ;
; 3.861 ; rxCommand:rx_cmd_map|dout[5]  ; commandHandler:cmd_handler_map|trigThreshold[3][5]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.311     ; 2.065      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.870 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[4][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.251      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.886 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[4][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.116     ; 2.235      ;
; 3.918 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.107     ; 2.212      ;
; 3.925 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.213      ;
; 3.925 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.213      ;
; 3.925 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.213      ;
; 3.925 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.213      ;
; 3.927 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.198      ;
; 3.927 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.198      ;
; 3.927 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.198      ;
; 3.934 ; rxCommand:rx_cmd_map|dout[7]  ; commandHandler:cmd_handler_map|RO_target[3][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.102     ; 2.201      ;
; 3.934 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.107     ; 2.196      ;
; 3.937 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[1][7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.102     ; 2.198      ;
; 3.941 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.197      ;
; 3.941 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.197      ;
; 3.941 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.197      ;
; 3.941 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.099     ; 2.197      ;
; 3.944 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.181      ;
; 3.944 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.181      ;
; 3.944 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.181      ;
; 3.951 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][9]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.174      ;
; 3.951 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][4]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.174      ;
; 3.951 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][7]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.112     ; 2.174      ;
; 3.953 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[1][7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.102     ; 2.182      ;
; 3.960 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][9]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.164      ;
; 3.960 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][8]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.164      ;
; 3.960 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.164      ;
; 3.960 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.164      ;
; 3.960 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[0][7]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.164      ;
; 3.976 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][9]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.148      ;
; 3.976 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][8]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.148      ;
; 3.976 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][6]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.148      ;
; 3.976 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.148      ;
; 3.976 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[0][7]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.113     ; 2.148      ;
; 3.983 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|selfTrigSetting[0][0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.102     ; 2.152      ;
; 3.986 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|trigThreshold[4][8]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.107     ; 2.144      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][7]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][8]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.990 ; rxCommand:rx_cmd_map|dout[17] ; commandHandler:cmd_handler_map|Vbias[3][4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.138      ;
; 3.999 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|selfTrigSetting[0][0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.102     ; 2.136      ;
; 4.001 ; rxCommand:rx_cmd_map|dout[11] ; commandHandler:cmd_handler_map|RO_target[4][11]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.100     ; 2.136      ;
; 4.003 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|trigThreshold[4][8]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.107     ; 2.127      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][7]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][8]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][10]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][5]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.006 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|Vbias[3][4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.109     ; 2.122      ;
; 4.010 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][4]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.122      ;
; 4.010 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.122      ;
; 4.010 ; rxCommand:rx_cmd_map|dout[19] ; commandHandler:cmd_handler_map|trigThreshold[4][8]    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.107     ; 2.120      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][10]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][9]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][8]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][6]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][11]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.011 ; rxCommand:rx_cmd_map|dout[16] ; commandHandler:cmd_handler_map|RO_target[1][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.121      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][7]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][4]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][5]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][6]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][8]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][9]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][10]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[22] ; commandHandler:cmd_handler_map|RO_target[2][11]       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.105     ; 2.115      ;
; 4.017 ; rxCommand:rx_cmd_map|dout[24] ; commandHandler:cmd_handler_map|RO_target[4][0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 6.250        ; -0.110     ; 2.110      ;
+-------+-------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockIn.localOsc'                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 21.070 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.166      ;
; 21.088 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.148      ;
; 21.139 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.097      ;
; 21.154 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.082      ;
; 21.211 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.025      ;
; 21.221 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 3.015      ;
; 21.274 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 2.962      ;
; 21.289 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.751     ; 2.947      ;
; 21.358 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.879      ;
; 21.445 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.792      ;
; 21.512 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.725      ;
; 21.561 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.676      ;
; 21.581 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.656      ;
; 21.628 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.609      ;
; 21.889 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.348      ;
; 22.067 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|clock.timer          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.750     ; 2.170      ;
; 22.106 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 2.141      ;
; 22.110 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 2.137      ;
; 22.116 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 2.131      ;
; 22.177 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 2.070      ;
; 22.183 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 2.064      ;
; 22.241 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.697      ;
; 22.245 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.693      ;
; 22.248 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 1.999      ;
; 22.259 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.679      ;
; 22.263 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.675      ;
; 22.263 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.675      ;
; 22.281 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.657      ;
; 22.310 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.628      ;
; 22.314 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.624      ;
; 22.325 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.613      ;
; 22.325 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.613      ;
; 22.326 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.612      ;
; 22.329 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.609      ;
; 22.329 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.609      ;
; 22.331 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.607      ;
; 22.332 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.606      ;
; 22.333 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.605      ;
; 22.340 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 1.907      ;
; 22.343 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.595      ;
; 22.344 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.594      ;
; 22.347 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.591      ;
; 22.347 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.591      ;
; 22.349 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.589      ;
; 22.351 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.587      ;
; 22.377 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.560      ;
; 22.379 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.558      ;
; 22.382 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.556      ;
; 22.383 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 1.864      ;
; 22.386 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.552      ;
; 22.392 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.546      ;
; 22.394 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.544      ;
; 22.395 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.543      ;
; 22.395 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.542      ;
; 22.396 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.542      ;
; 22.397 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.540      ;
; 22.398 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.540      ;
; 22.400 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.538      ;
; 22.402 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.536      ;
; 22.404 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.534      ;
; 22.409 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.529      ;
; 22.410 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.528      ;
; 22.413 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.525      ;
; 22.414 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.524      ;
; 22.415 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.523      ;
; 22.417 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.521      ;
; 22.445 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.493      ;
; 22.446 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.491      ;
; 22.448 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.489      ;
; 22.449 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.489      ;
; 22.458 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.479      ;
; 22.459 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.478      ;
; 22.460 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.477      ;
; 22.460 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.478      ;
; 22.461 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.476      ;
; 22.462 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.475      ;
; 22.463 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.474      ;
; 22.464 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.473      ;
; 22.464 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.474      ;
; 22.466 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.472      ;
; 22.467 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.471      ;
; 22.467 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.471      ;
; 22.470 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.468      ;
; 22.472 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.466      ;
; 22.474 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.464      ;
; 22.476 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.462      ;
; 22.476 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.461      ;
; 22.477 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.461      ;
; 22.477 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.460      ;
; 22.478 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.459      ;
; 22.480 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.458      ;
; 22.480 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.457      ;
; 22.482 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.456      ;
; 22.482 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.456      ;
; 22.482 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.455      ;
; 22.484 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 2.454      ;
; 22.500 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.740     ; 1.747      ;
; 22.518 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.419      ;
; 22.520 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.417      ;
; 22.527 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.050     ; 2.410      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.963      ;
; 47.364 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 2.940      ;
; 47.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.890      ;
; 47.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.859      ;
; 47.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.819      ;
; 47.482 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.783      ;
; 47.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.780      ;
; 47.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.676      ;
; 47.665 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.616      ;
; 47.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 2.641      ;
; 47.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 2.616      ;
; 47.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 2.539      ;
; 47.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.483      ;
; 47.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.459      ;
; 47.977 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 2.302      ;
; 47.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.295      ;
; 48.130 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 2.161      ;
; 48.240 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.035      ;
; 48.495 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.801      ;
; 48.513 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 1.790      ;
; 48.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.686      ;
; 48.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.612      ;
; 48.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.484      ;
; 48.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.309      ;
; 49.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.255      ;
; 49.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.259      ;
; 49.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.207      ;
; 49.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.997      ;
; 49.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 0.992      ;
; 49.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 0.964      ;
; 96.296 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.802      ;
; 96.299 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.792      ;
; 96.309 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.803      ;
; 96.322 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.784      ;
; 96.355 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.773      ;
; 96.419 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.672      ;
; 96.444 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.654      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.502      ;
; 96.482 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.635      ;
; 96.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.488      ;
; 96.513 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 3.604      ;
; 96.518 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a24~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 3.543      ;
; 96.519 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 3.603      ;
; 96.625 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a96~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.482      ;
; 96.635 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 3.509      ;
; 96.639 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.467      ;
; 96.645 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.467      ;
; 96.650 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 3.464      ;
; 96.655 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a104~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 3.476      ;
; 96.663 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.428      ;
; 96.680 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a98~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 3.446      ;
; 96.689 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 3.387      ;
; 96.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 3.273      ;
; 96.703 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.403      ;
; 96.703 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.366      ;
; 96.707 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 3.369      ;
; 96.710 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.388      ;
; 96.713 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.370      ;
; 96.716 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.375      ;
; 96.718 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.371      ;
; 96.734 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.364      ;
; 96.747 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.359      ;
; 96.752 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.339      ;
; 96.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.190      ;
; 96.762 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.374      ;
; 96.763 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[8]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a70~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.306      ;
; 96.767 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a20~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.339      ;
; 96.769 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a36~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.124      ; 3.364      ;
; 96.776 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[9]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.307      ;
; 96.784 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[9]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.285      ;
; 96.787 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.353      ;
; 96.797 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a18~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.272      ;
; 96.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.121      ;
; 96.821 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a106~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.324      ;
; 96.832 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a112~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.317      ;
; 96.833 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 3.308      ;
; 96.834 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11]                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a94~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.302      ;
; 96.839 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a104~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 3.292      ;
; 96.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.107      ;
; 96.853 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.245      ;
; 96.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.096      ;
; 96.862 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a90~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 3.250      ;
; 96.863 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a94~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.273      ;
; 96.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.096      ;
; 96.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.096      ;
; 96.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.096      ;
; 96.868 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4mi:auto_generated|counter_reg_bit[2]                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.083      ;
; 96.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.087      ;
; 96.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.087      ;
; 96.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.050      ;
; 96.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.084      ;
; 96.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.084      ;
; 96.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.048      ;
; 96.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.082      ;
; 96.876 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~portb_address_reg0                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 3.265      ;
; 96.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.046      ;
; 96.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.081      ;
; 96.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.081      ;
; 96.877 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~portb_address_reg0                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 3.251      ;
; 96.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.080      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.110 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.249      ; 0.463      ;
; 0.112 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][122]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.252      ; 0.468      ;
; 0.113 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][138]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.251      ; 0.468      ;
; 0.114 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][4]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.244      ; 0.462      ;
; 0.115 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][141]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.250      ; 0.469      ;
; 0.117 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][2]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.464      ;
; 0.118 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][60]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a60~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.249      ; 0.471      ;
; 0.118 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][132]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.244      ; 0.466      ;
; 0.119 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][29]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a28~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.466      ;
; 0.119 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][123]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a122~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.250      ; 0.473      ;
; 0.121 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][30]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a30~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.241      ; 0.466      ;
; 0.123 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][113]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a112~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.464      ;
; 0.123 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][6]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a6~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][12]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a12~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.471      ;
; 0.124 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][103]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.465      ;
; 0.124 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][47]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.462      ;
; 0.125 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][134]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.249      ; 0.478      ;
; 0.125 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][40]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a40~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.240      ; 0.469      ;
; 0.126 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][144]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.251      ; 0.481      ;
; 0.126 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][85]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.236      ; 0.466      ;
; 0.127 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][133]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a132~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.232      ; 0.463      ;
; 0.127 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][127]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.246      ; 0.477      ;
; 0.127 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][49]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][45]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.465      ;
; 0.128 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][26]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a26~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][43]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.466      ;
; 0.128 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][55]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.463      ;
; 0.128 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][118]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a118~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.471      ;
; 0.128 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][126]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a126~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.246      ; 0.478      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][5]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a4~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.250      ; 0.483      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][58]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a58~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.228      ; 0.461      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][66]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a66~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.464      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][145]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a144~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.244      ; 0.477      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][101]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][87]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a86~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.238      ; 0.471      ;
; 0.129 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][10]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a10~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.464      ;
; 0.130 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][88]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.232      ; 0.466      ;
; 0.131 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][42]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a42~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.469      ;
; 0.131 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][140]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a140~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.246      ; 0.481      ;
; 0.131 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][15]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.229      ; 0.464      ;
; 0.132 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][54]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a54~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.467      ;
; 0.132 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][100]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a100~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][39]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.238      ; 0.474      ;
; 0.132 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][3]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a2~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.479      ;
; 0.133 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][1]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a0~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][135]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a134~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.251      ; 0.488      ;
; 0.133 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][89]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a88~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][57]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a56~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.232      ; 0.469      ;
; 0.134 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][61]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a60~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.249      ; 0.487      ;
; 0.134 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][102]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a102~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][139]                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a138~porta_datain_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.249      ; 0.487      ;
; 0.134 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][38]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a38~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.472      ;
; 0.135 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][34]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.233      ; 0.472      ;
; 0.135 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][52]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.473      ;
; 0.135 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][53]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a52~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.476      ;
; 0.136 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][65]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a64~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][50]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a50~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.228      ; 0.468      ;
; 0.138 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][84]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a84~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.236      ; 0.478      ;
; 0.139 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][48]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a48~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][46]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a46~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.234      ; 0.477      ;
; 0.139 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][11]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a10~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][7]                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a6~porta_datain_reg0   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.486      ;
; 0.140 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][16]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][17]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a16~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][28]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a28~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.243      ; 0.487      ;
; 0.140 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][59]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a58~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][14]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a14~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.141 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][33]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.238      ; 0.483      ;
; 0.141 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][82]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a82~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.235      ; 0.480      ;
; 0.142 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][35]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a34~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.236      ; 0.482      ;
; 0.148 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][32]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a32~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.236      ; 0.488      ;
; 0.148 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][44]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a44~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.226      ; 0.478      ;
; 0.160 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][23]                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a22~porta_datain_reg0  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.209      ; 0.473      ;
; 0.161 ; rxCommand:rx_cmd_map|rxReg[23]                                                                                                                                                         ; rxCommand:rx_cmd_map|dout[31]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.071      ; 0.316      ;
; 0.164 ; rxCommand:rx_cmd_map|rxReg[5]                                                                                                                                                          ; rxCommand:rx_cmd_map|dout[13]                                                                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.071      ; 0.319      ;
; 0.167 ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[1]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[7]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[0]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[6]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.056      ; 0.307      ;
; 0.168 ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[5]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[3]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[2]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                     ; uart:uart_map|\RX_PROCESS:rxReg[4]                                                                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; uart:uart_map|rx_state                                                                                                                                                                 ; uart:uart_map|rx_state                                                                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.307      ;
; 0.172 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[3][16]                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a72~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.224      ; 0.500      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                          ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:communications|acq_data_in_reg[76]                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.314      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart:uart_map|txData_ack                                                                                                                                                               ; uart:uart_map|txData_ack                                                                                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[3]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[2]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                         ; uart:uart_map|\TX_PROCESS:t[1]                                                                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[0]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[1]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[4]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                              ; rxCommand:rx_cmd_map|i[5]                                                                                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.048      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.145 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.147 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[1]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.156 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[8]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[5]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.159 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[4]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.162 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[7]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.492      ;
; 0.164 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[3]              ; PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                     ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[2]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                     ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[1]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                     ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|channel[0]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[30]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[29]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[28]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[27]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[26]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[25]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[24]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[23]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[22]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[21]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[20]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[19]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[18]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[17]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[16]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[15]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[14]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[13]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[12]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[11]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[10]                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[9]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[8]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[7]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[6]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[5]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[4]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[3]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[2]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[1]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:wrCount[0]                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; commandHandler:cmd_handler_map|RO_target[3][14]                                                  ; commandHandler:cmd_handler_map|RO_target[3][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; commandHandler:cmd_handler_map|RO_target[2][14]                                                  ; commandHandler:cmd_handler_map|RO_target[2][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; commandHandler:cmd_handler_map|RO_target[4][14]                                                  ; commandHandler:cmd_handler_map|RO_target[4][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; commandHandler:cmd_handler_map|RO_target[1][14]                                                  ; commandHandler:cmd_handler_map|RO_target[1][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|txByte_valid_z                                                       ; dataHandler:dataHandler_map|txByte_valid_z                                                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[11]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[12]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[13]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[14]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[15]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[16]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[17]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[18]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[19]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[20]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[21]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[22]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[23]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[24]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[25]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[26]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[27]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[28]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[29]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[30]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                              ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                               ; dataHandler:dataHandler_map|\DATA_HANDLER:trigDone                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:preambleDone                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                             ; dataHandler:dataHandler_map|\DATA_HANDLER:frame_type                                                                                                                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                    ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|DLL_resetRequest                                                  ; commandHandler:cmd_handler_map|DLL_resetRequest                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                        ; commandHandler:cmd_handler_map|testMode.sequencedPsecData                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|RO_target[0][14]                                                  ; commandHandler:cmd_handler_map|RO_target[0][14]                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[0]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[1]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[2]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[3]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[4]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[5]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[6]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[7]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[8]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                           ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[9]                                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:bytesDone[10]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|ramReadRequest                                                    ; commandHandler:cmd_handler_map|ramReadRequest                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|IDrequest                                                         ; commandHandler:cmd_handler_map|IDrequest                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; commandHandler:cmd_handler_map|reset_request                                                     ; commandHandler:cmd_handler_map|reset_request                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                          ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                         ; dacSerial:\dacSerial_gen:0:dacSerial_map|dac.serialClock                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                              ; dacSerial:\dacSerial_gen:0:dacSerial_map|state.IDLE                                                                                                                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.180 ; dacData[0][1][2][9]                                                                              ; dacSerial:\dacSerial_gen:0:dacSerial_map|latchedData[1][2][9]                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; dacData[1][1][5][1]                                                                              ; dacSerial:\dacSerial_gen:1:dacSerial_map|latchedData[1][5][1]                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.INSERT_TOKEN                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; dacData[0][0][6][4]                                                                              ; dacSerial:\dacSerial_gen:0:dacSerial_map|latchedData[0][6][4]                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.164 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]                                                                               ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.462      ;
; 0.172 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]                                                                                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.194      ; 0.470      ;
; 0.178 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.312      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                        ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                      ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                     ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                    ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                   ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockIn.localOsc'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.439 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.572      ;
; 0.439 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.572      ;
; 0.440 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.573      ;
; 0.449 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.582      ;
; 0.450 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.583      ;
; 0.451 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.584      ;
; 0.451 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.584      ;
; 0.453 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.586      ;
; 0.454 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.587      ;
; 0.457 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.590      ;
; 0.501 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.634      ;
; 0.511 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.644      ;
; 0.512 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.645      ;
; 0.512 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.645      ;
; 0.512 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.645      ;
; 0.517 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.650      ;
; 0.524 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.657      ;
; 0.541 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.674      ;
; 0.555 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.688      ;
; 0.558 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.691      ;
; 0.588 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.721      ;
; 0.588 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.721      ;
; 0.596 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.729      ;
; 0.598 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.731      ;
; 0.599 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.732      ;
; 0.599 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.732      ;
; 0.601 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.734      ;
; 0.602 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.734      ;
; 0.608 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.741      ;
; 0.609 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.742      ;
; 0.611 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.744      ;
; 0.612 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.745      ;
; 0.612 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.745      ;
; 0.614 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.746      ;
; 0.640 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.772      ;
; 0.645 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.778      ;
; 0.652 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.784      ;
; 0.654 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.787      ;
; 0.660 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.793      ;
; 0.661 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.794      ;
; 0.662 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.795      ;
; 0.662 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.795      ;
; 0.664 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.797      ;
; 0.665 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.798      ;
; 0.665 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.797      ;
; 0.665 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.798      ;
; 0.666 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.799      ;
; 0.667 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.799      ;
; 0.671 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.804      ;
; 0.673 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.806      ;
; 0.674 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.807      ;
; 0.674 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.807      ;
; 0.675 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.808      ;
; 0.675 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.808      ;
; 0.677 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.810      ;
; 0.677 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.810      ;
; 0.677 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.809      ;
; 0.679 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.812      ;
; 0.680 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.812      ;
; 0.682 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.814      ;
; 0.683 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.815      ;
; 0.688 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.821      ;
; 0.696 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.828      ;
; 0.702 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.835      ;
; 0.705 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.838      ;
; 0.713 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.846      ;
; 0.720 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.853      ;
; 0.722 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.855      ;
; 0.724 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.857      ;
; 0.725 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.858      ;
; 0.727 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.860      ;
; 0.728 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.861      ;
; 0.728 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.861      ;
; 0.728 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.860      ;
; 0.729 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.862      ;
; 0.730 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.862      ;
; 0.730 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.862      ;
; 0.732 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.865      ;
; 0.732 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.865      ;
; 0.734 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[3]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.866      ;
; 0.737 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.870      ;
; 0.738 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[5]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.871      ;
; 0.740 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[15] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.873      ;
; 0.740 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[10] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.872      ;
; 0.741 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[12] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.874      ;
; 0.741 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[7]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.874      ;
; 0.742 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[13] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.875      ;
; 0.742 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[11] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.874      ;
; 0.743 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[9]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.875      ;
; 0.743 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[0]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[6]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.876      ;
; 0.745 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[14] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.878      ;
; 0.747 ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[2]  ; ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[8]  ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.879      ;
; 0.748 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.880      ;
; 0.765 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.898      ;
; 0.765 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.898      ;
; 0.767 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.900      ;
; 0.771 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.904      ;
; 0.778 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.911      ;
; 0.780 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.913      ;
; 0.782 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.048      ; 0.914      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.939 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 3.053      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 3.022      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.044      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.045      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.024      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.019      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.940 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.026      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.031      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.010      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.013      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.043      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.026      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.026      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
; 96.941 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 3.028      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.613      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.680      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.833      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.842      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.842      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.842      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.863      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.863      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.863      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.863      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 0.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.089      ;
; 1.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.213      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.591 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.759      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.592 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.722      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.746      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.727      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.725      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.718      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.718      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.718      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
; 2.593 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.720      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 22.096 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; 1.028  ; 0.110 ; 94.364   ; 0.485   ; 2.557               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 1.558  ; 0.145 ; N/A      ; N/A     ; 12.109              ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 1.028  ; 0.110 ; N/A      ; N/A     ; 2.557               ;
;  altera_reserved_tck                                                                                         ; 44.074 ; 0.164 ; 94.364   ; 0.485   ; 49.414              ;
;  clockIn.jcpll                                                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 11.949              ;
;  clockIn.localOsc                                                                                            ; 17.090 ; 0.439 ; N/A      ; N/A     ; 11.803              ;
; Design-wide TNS                                                                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clockIn.jcpll                                                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockIn.localOsc                                                                                            ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; jcpll_ctrl.refSelect            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.powerDown            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.pllSync              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.testMode             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_clock            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_mosi             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_latchEnable      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LVDS_out[0]                     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[1]                     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[2]                     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[3]                     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokIn[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokIn[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ADClatch           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ringOsc_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ADCclear           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].extTrig            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].readClock          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].rampStart          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].trigClear          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].DLLreset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokIn[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokIn[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ADClatch           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ringOsc_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ADCclear           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].extTrig            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].readClock          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].rampStart          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].trigClear          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].DLLreset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokIn[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokIn[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ADClatch           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ringOsc_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ADCclear           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].extTrig            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].readClock          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].rampStart          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].trigClear          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].DLLreset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokIn[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokIn[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ADClatch           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ringOsc_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ADCclear           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].extTrig            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].readClock          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].rampStart          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].trigClear          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].DLLreset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokIn[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokIn[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ADClatch           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ringOsc_enable     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ADCclear           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].extTrig            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].readClock          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].rampStart          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].trigClear          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].DLLreset_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[0]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[1]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[2]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[3]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[4]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[5]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[6]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[7]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[8]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[9]                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[10]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[11]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[12]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[13]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[14]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_out.RDY[0]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_out.RDY[1]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].clear                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].load                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].serialClock              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].serialData               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].clear                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].load                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].serialClock              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].serialData               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].clear                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].load                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].serialClock              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].serialData               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[0]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[1]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[2]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[3]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[4]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[5]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[6]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[7]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[8]                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[0]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[1]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[2]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[3]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[4]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[5]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[6]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[7]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[0]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[1]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[2]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[3]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[4]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[5]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[6]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[7]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[8]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[9]                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[10]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[11]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[12]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[13]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[14]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[15]                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.FPGA_CLKOUT        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.freqSel            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.MCLK               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.initDone           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.trigSign           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_2V5[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_1V2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_1V2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_1V2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.CLKOUT_1V2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_3V3[12]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_2V5[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.GPIO_1V2[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; unusedOutput.reservedOutput[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LVDS_out[0](n)                  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[1](n)                  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[2](n)                  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[3](n)                  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------+
; Input Transition Times                                                             ;
+---------------------------------+--------------+-----------------+-----------------+
; Pin                             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------+--------------+-----------------+-----------------+
; clockIn.usb_IFCLK               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LVDS_in[2]                      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].overflow            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].overflow            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].overflow            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].overflow            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].overflow            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_in.WAKEUP                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CLKOUT                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SMA_trigIn                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedInput.DAC1_miso           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedInput.DAC0_miso           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedInput.Jctrl_aux_out       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedInput.Jctrl_miso          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedInput.refClockIn[0]       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[1]       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[2]       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[3]       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedInput.reservedInput       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_in[1]                      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; USB_bus.PA[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[4]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[5]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[6]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[7]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[4]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[5]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[6]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[7]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[8]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[9]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[10]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[11]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[12]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[13]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[14]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[15]                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.FPGA_CLKOUT        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.freqSel            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.MCLK               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.initDone           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.trigSign           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_2V5[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_1V2[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_1V2[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_1V2[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.CLKOUT_1V2[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_3V3[6]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[7]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[8]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[9]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[10]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[11]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_3V3[12]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.GPIO_2V5[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_2V5[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_2V5[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_2V5[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_2V5[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_2V5[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.GPIO_1V2[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.reservedOutput[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.reservedOutput[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; unusedOutput.reservedOutput[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[16] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[17] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[18] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[19] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[20] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[21] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[22] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; unusedOutput.reservedOutput[23] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_in[0]                      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clockIn.localOsc                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clockIn.jcpll                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PSEC4_in[2].data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jcpll_lock                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PSEC4_in[2].DLL_clock           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].ringOsc_mon         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].ringOsc_mon         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].DLL_clock           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].DLL_clock           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].ringOsc_mon         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].DLL_clock           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].ringOsc_mon         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].ringOsc_mon         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].DLL_clock           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_in[2](n)                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[0](n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[1](n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[2](n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; unusedInput.refClockIn[3](n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_in[1](n)                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_in[0](n)                   ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.powerDown            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.pllSync              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.testMode             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_clock            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_mosi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_latchEnable      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[0]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[1]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[2]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[3]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[4]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[5]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; calEnable[6]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[7]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[8]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[9]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[10]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[11]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[12]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[13]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[14]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_out.RDY[0]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[1]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[0]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[1]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[2]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[3]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[4]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[5]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[6]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[7]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[8]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_bus.PA[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[8]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[9]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[10]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[11]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[12]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[13]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[14]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[15]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.FPGA_CLKOUT        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.freqSel            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.MCLK               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.initDone           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.trigSign           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_2V5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_1V2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_1V2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_1V2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.CLKOUT_1V2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_3V3[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_2V5[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_2V5[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_2V5[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_2V5[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_2V5[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.GPIO_1V2[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.powerDown            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.pllSync              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.testMode             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_clock            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_mosi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_latchEnable      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[1]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[2]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[3]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[0]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[1]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[2]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[3]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[4]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[5]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; calEnable[6]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[7]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[8]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[9]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[10]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[11]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[12]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[13]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[14]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[0]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[1]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[0]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[1]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[2]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[3]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[4]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[5]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[6]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[7]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[8]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[8]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[9]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[10]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[11]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[12]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[13]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[14]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[15]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.FPGA_CLKOUT        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.freqSel            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.MCLK               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.initDone           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.trigSign           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[1](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[2](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[3](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.powerDown            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.pllSync              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.testMode             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_clock            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_mosi             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_latchEnable      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LVDS_out[0]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3]                     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokIn[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADClatch           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ringOsc_enable     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADCclear           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].extTrig            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].readClock          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].rampStart          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].trigClear          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].DLLreset_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[0]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[1]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[2]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[3]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[4]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[5]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; calEnable[6]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[7]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[8]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[9]                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[10]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[11]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[12]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[13]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[14]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[0]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_out.RDY[1]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].clear                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].load                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].serialClock              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].serialData               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ledOut[0]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[1]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[2]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[3]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[4]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[5]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[6]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[7]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[8]                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[0]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[1]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[2]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[3]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[4]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[5]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[6]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[7]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[8]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[9]                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[10]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[11]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[12]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[13]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[14]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[15]                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.FPGA_CLKOUT        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.freqSel            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.MCLK               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.initDone           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.trigSign           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_2V5[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.CLKOUT_1V2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_3V3[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_3V3[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; unusedOutput.GPIO_2V5[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_2V5[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.GPIO_1V2[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; unusedOutput.reservedOutput[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; unusedOutput.reservedOutput[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; unusedOutput.reservedOutput[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; unusedOutput.reservedOutput[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; unusedOutput.reservedOutput[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3](n)                  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+---------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                         ; altera_reserved_tck                                                                                         ; 10390      ; 0        ; 64       ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; altera_reserved_tck                                                                                         ; false path ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 108810     ; 15       ; 239      ; 19945    ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 1704       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; false path ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 159        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 13914      ; 0        ; 4        ; 0        ;
; clockIn.localOsc                                                                                            ; clockIn.localOsc                                                                                            ; 3345       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                         ; altera_reserved_tck                                                                                         ; 10390      ; 0        ; 64       ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; altera_reserved_tck                                                                                         ; false path ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 108810     ; 15       ; 239      ; 19945    ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; 1704       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; false path ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 159        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; 13914      ; 0        ; 4        ; 0        ;
; clockIn.localOsc                                                                                            ; clockIn.localOsc                                                                                            ; 3345       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                              ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                         ; 711        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                               ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                         ; 711        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 23    ; 23   ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 174   ; 174  ;
; Unconstrained Output Ports      ; 90    ; 90   ;
; Unconstrained Output Port Paths ; 90    ; 90   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                           ; Clock                                                                                                       ; Type      ; Status        ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+---------------+
; ClockGenerator:clockGen_map|clock.timer                          ;                                                                                                             ; Base      ; Unconstrained ;
; ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z    ;                                                                                                             ; Base      ; Unconstrained ;
; ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z   ;                                                                                                             ; Base      ; Unconstrained ;
; ClockGenerator:clockGen_map|serialClock                          ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[0].DLL_clock                                            ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[0].ringOsc_mon                                          ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[1].DLL_clock                                            ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[1].ringOsc_mon                                          ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[2].DLL_clock                                            ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[2].ringOsc_mon                                          ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[3].DLL_clock                                            ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[3].ringOsc_mon                                          ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[4].DLL_clock                                            ;                                                                                                             ; Base      ; Unconstrained ;
; PSEC4_in[4].ringOsc_mon                                          ;                                                                                                             ; Base      ; Unconstrained ;
; altera_reserved_tck                                              ; altera_reserved_tck                                                                                         ; Base      ; Constrained   ;
; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ; Generated ; Constrained   ;
; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] ; Generated ; Constrained   ;
; clockIn.jcpll                                                    ; clockIn.jcpll                                                                                               ; Base      ; Constrained   ;
; clockIn.localOsc                                                 ; clockIn.localOsc                                                                                            ; Base      ; Constrained   ;
; commandHandler:cmd_handler_map|selfTrigSetting[0][0]             ;                                                                                                             ; Base      ; Unconstrained ;
; dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z         ;                                                                                                             ; Base      ; Unconstrained ;
; dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z           ;                                                                                                             ; Base      ; Unconstrained ;
; dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z           ;                                                                                                             ; Base      ; Unconstrained ;
; jcpll_lock                                                       ;                                                                                                             ; Base      ; Unconstrained ;
; rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z                  ;                                                                                                             ; Base      ; Unconstrained ;
; rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z                  ;                                                                                                             ; Base      ; Unconstrained ;
; rxCommand:rx_cmd_map|timeoutEnable                               ;                                                                                                             ; Base      ; Unconstrained ;
; uart:uart_map|rxData_valid                                       ;                                                                                                             ; Base      ; Unconstrained ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; LVDS_in[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_lock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------+
; Output Port                ; Comment                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------+
; DAC[0].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0](n)             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[8]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[9]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[10]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[11]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[12]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[13]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[14]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.pllSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.powerDown       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_clock       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_latchEnable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[2]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[3]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[4]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[5]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[6]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[8]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; LVDS_in[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_lock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------+
; Output Port                ; Comment                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------+
; DAC[0].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].load                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialClock         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialData          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0](n)             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADCclear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].DLLreset_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[4]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[5]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[6]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[7]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[8]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[9]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[10]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[11]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[12]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[13]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[14]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.pllSync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.powerDown       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_clock       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_latchEnable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[2]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[3]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[4]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[5]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[6]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[8]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 11 09:18:37 2020
Info: Command: quartus_sta ACDC -c ACDC-1v1
Info: qsta_default_script.tcl version: #1
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ACDC.sdc'
Warning (332174): Ignored filter at ACDC.sdc(18): PSEC_out(0).readClock could not be matched with a port File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 18
Warning (332049): Ignored create_clock at ACDC.sdc(18): Argument <targets> is an empty collection File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 18
    Info (332050): create_clock -period 40MHz     [get_ports PSEC_out(0).readClock]                     File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 18
Warning (332174): Ignored filter at ACDC.sdc(19): PSEC_out(1).readClock could not be matched with a port File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 19
Warning (332049): Ignored create_clock at ACDC.sdc(19): Argument <targets> is an empty collection File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 19
    Info (332050): create_clock -period 40MHz     [get_ports PSEC_out(1).readClock] File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 19
Warning (332174): Ignored filter at ACDC.sdc(20): PSEC_out(2).readClock could not be matched with a port File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 20
Warning (332049): Ignored create_clock at ACDC.sdc(20): Argument <targets> is an empty collection File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 20
    Info (332050): create_clock -period 40MHz     [get_ports PSEC_out(2).readClock]                     File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 20
Warning (332174): Ignored filter at ACDC.sdc(21): PSEC_out(3).readClock could not be matched with a port File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 21
Warning (332049): Ignored create_clock at ACDC.sdc(21): Argument <targets> is an empty collection File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 21
    Info (332050): create_clock -period 40MHz     [get_ports PSEC_out(3).readClock] File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 21
Warning (332174): Ignored filter at ACDC.sdc(22): PSEC_out(4).readClock could not be matched with a port File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 22
Warning (332049): Ignored create_clock at ACDC.sdc(22): Argument <targets> is an empty collection File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 22
    Info (332050): create_clock -period 40MHz     [get_ports PSEC_out(4).readClock] File: C:/Users/ejangelico/Documents/AcdcFirmware_DG_v5-8-7/ACDC.sdc Line: 22
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]} {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]} {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|clock.timer was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z is being clocked by ClockGenerator:clockGen_map|clock.timer
Warning (332060): Node: rxCommand:rx_cmd_map|timeoutEnable was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|timeoutTimer:timeout_map|latch is being clocked by rxCommand:rx_cmd_map|timeoutEnable
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC0|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC1|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[0] is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[23] is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|t[6] is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: uart:uart_map|rxData_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:3:LED_driver_map|latch is being clocked by uart:uart_map|rxData_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:4:LED_driver_map|latch is being clocked by jcpll_lock
Warning (332060): Node: commandHandler:cmd_handler_map|selfTrigSetting[0][0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:5:LED_driver_map|latch is being clocked by commandHandler:cmd_handler_map|selfTrigSetting[0][0]
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:6:LED_driver_map|latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     1.558               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    17.090               0.000 clockIn.localOsc 
    Info (332119):    44.074               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.343               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.394               0.000 altera_reserved_tck 
    Info (332119):     0.972               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 94.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.364               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.986               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 2.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.557               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):    12.113               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    12.150               0.000 clockIn.localOsc 
    Info (332119):    12.315               0.000 clockIn.jcpll 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.130 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.028
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|i[1]
    Info (332115): To Node      : rxCommand:rx_cmd_map|dout[22]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.539      0.539  R        clock network delay
    Info (332115):      0.771      0.232     uTco  rxCommand:rx_cmd_map|i[1]
    Info (332115):      0.771      0.000 FF  CELL  rx_cmd_map|i[1]|q
    Info (332115):      1.155      0.384 FF    IC  rx_cmd_map|Add0~2|datab
    Info (332115):      1.664      0.509 FR  CELL  rx_cmd_map|Add0~2|cout
    Info (332115):      1.664      0.000 RR    IC  rx_cmd_map|Add0~4|cin
    Info (332115):      1.730      0.066 RF  CELL  rx_cmd_map|Add0~4|cout
    Info (332115):      1.730      0.000 FF    IC  rx_cmd_map|Add0~6|cin
    Info (332115):      1.796      0.066 FR  CELL  rx_cmd_map|Add0~6|cout
    Info (332115):      1.796      0.000 RR    IC  rx_cmd_map|Add0~8|cin
    Info (332115):      1.862      0.066 RF  CELL  rx_cmd_map|Add0~8|cout
    Info (332115):      1.862      0.000 FF    IC  rx_cmd_map|Add0~10|cin
    Info (332115):      1.928      0.066 FR  CELL  rx_cmd_map|Add0~10|cout
    Info (332115):      1.928      0.000 RR    IC  rx_cmd_map|Add0~12|cin
    Info (332115):      2.464      0.536 RR  CELL  rx_cmd_map|Add0~12|combout
    Info (332115):      3.186      0.722 RR    IC  rx_cmd_map|dout_valid_z~1|dataa
    Info (332115):      3.603      0.417 RR  CELL  rx_cmd_map|dout_valid_z~1|combout
    Info (332115):      3.852      0.249 RR    IC  rx_cmd_map|dout_valid_z~2|datad
    Info (332115):      4.007      0.155 RR  CELL  rx_cmd_map|dout_valid_z~2|combout
    Info (332115):      4.970      0.963 RR    IC  rx_cmd_map|dout[22]|ena
    Info (332115):      5.678      0.708 RR  CELL  rxCommand:rx_cmd_map|dout[22]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.250      6.250           latch edge time
    Info (332115):      6.277      0.027  R        clock network delay
    Info (332115):      6.708      0.431           clock pessimism removed
    Info (332115):      6.688     -0.020           clock uncertainty
    Info (332115):      6.706      0.018     uTsu  rxCommand:rx_cmd_map|dout[22]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.678
    Info (332115): Data Required Time :     6.706
    Info (332115): Slack              :     1.028 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.558
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.558 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|dout[5]
    Info (332115): To Node      : commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     18.750     18.750           launch edge time
    Info (332115):     19.728      0.978  R        clock network delay
    Info (332115):     19.960      0.232     uTco  rxCommand:rx_cmd_map|dout[5]
    Info (332115):     19.960      0.000 RR  CELL  rx_cmd_map|dout[5]|q
    Info (332115):     21.205      1.245 RR    IC  cmd_handler_map|calEnable~7|datac
    Info (332115):     21.492      0.287 RR  CELL  cmd_handler_map|calEnable~7|combout
    Info (332115):     23.377      1.885 RR    IC  cmd_handler_map|RO_target[2][5]|asdata
    Info (332115):     23.783      0.406 RR  CELL  commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     25.032      0.032  R        clock network delay
    Info (332115):     25.343      0.311           clock pessimism removed
    Info (332115):     25.323     -0.020           clock uncertainty
    Info (332115):     25.341      0.018     uTsu  commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.783
    Info (332115): Data Required Time :    25.341
    Info (332115): Slack              :     1.558 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.090
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.090 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): To Node      : ClockGenerator:clockGen_map|clock.timer
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.405      3.405  R        clock network delay
    Info (332115):      3.637      0.232     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115):      3.637      0.000 FF  CELL  clockGen_map|\CLK_DIV_TIMER:t[1]|q
    Info (332115):      3.999      0.362 FF    IC  clockGen_map|Add0~2|datab
    Info (332115):      4.508      0.509 FR  CELL  clockGen_map|Add0~2|cout
    Info (332115):      4.508      0.000 RR    IC  clockGen_map|Add0~4|cin
    Info (332115):      4.574      0.066 RF  CELL  clockGen_map|Add0~4|cout
    Info (332115):      4.574      0.000 FF    IC  clockGen_map|Add0~6|cin
    Info (332115):      4.640      0.066 FR  CELL  clockGen_map|Add0~6|cout
    Info (332115):      4.640      0.000 RR    IC  clockGen_map|Add0~8|cin
    Info (332115):      4.706      0.066 RF  CELL  clockGen_map|Add0~8|cout
    Info (332115):      4.706      0.000 FF    IC  clockGen_map|Add0~10|cin
    Info (332115):      4.772      0.066 FR  CELL  clockGen_map|Add0~10|cout
    Info (332115):      4.772      0.000 RR    IC  clockGen_map|Add0~12|cin
    Info (332115):      4.838      0.066 RF  CELL  clockGen_map|Add0~12|cout
    Info (332115):      4.838      0.000 FF    IC  clockGen_map|Add0~14|cin
    Info (332115):      4.904      0.066 FR  CELL  clockGen_map|Add0~14|cout
    Info (332115):      4.904      0.000 RR    IC  clockGen_map|Add0~16|cin
    Info (332115):      5.440      0.536 RR  CELL  clockGen_map|Add0~16|combout
    Info (332115):      5.910      0.470 RR    IC  clockGen_map|LessThan0~0|datab
    Info (332115):      6.342      0.432 RF  CELL  clockGen_map|LessThan0~0|combout
    Info (332115):      6.614      0.272 FF    IC  clockGen_map|LessThan0~1|dataa
    Info (332115):      6.967      0.353 FF  CELL  clockGen_map|LessThan0~1|combout
    Info (332115):      7.249      0.282 FF    IC  clockGen_map|LessThan1~0|dataa
    Info (332115):      7.649      0.400 FF  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      7.928      0.279 FF    IC  clockGen_map|LessThan1~1|datad
    Info (332115):      8.053      0.125 FF  CELL  clockGen_map|LessThan1~1|combout
    Info (332115):      8.322      0.269 FF    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      8.676      0.354 FF  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      8.947      0.271 FF    IC  clockGen_map|LessThan1~3|dataa
    Info (332115):      9.296      0.349 FR  CELL  clockGen_map|LessThan1~3|combout
    Info (332115):      9.539      0.243 RR    IC  clockGen_map|LessThan1~4|dataa
    Info (332115):      9.891      0.352 RF  CELL  clockGen_map|LessThan1~4|combout
    Info (332115):      9.891      0.000 FF    IC  clockGen_map|clock.timer|d
    Info (332115):      9.995      0.104 FF  CELL  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     27.087      2.087  R        clock network delay
    Info (332115):     27.067     -0.020           clock uncertainty
    Info (332115):     27.085      0.018     uTsu  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.995
    Info (332115): Data Required Time :    27.085
    Info (332115): Slack              :    17.090 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.074
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.074 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.211      3.211  R        clock network delay
    Info (332115):      3.443      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]
    Info (332115):      3.443      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]|q
    Info (332115):      4.708      1.265 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~2|datab
    Info (332115):      5.140      0.432 RF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~2|combout
    Info (332115):      5.845      0.705 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|dataa
    Info (332115):      6.269      0.424 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|combout
    Info (332115):      6.540      0.271 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|dataa
    Info (332115):      6.944      0.404 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      7.885      0.941 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|dataa
    Info (332115):      8.285      0.400 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      8.551      0.266 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datab
    Info (332115):      8.955      0.404 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      8.955      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      9.059      0.104 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.103      3.103  F        clock network delay
    Info (332115):     53.135      0.032           clock pessimism removed
    Info (332115):     53.115     -0.020           clock uncertainty
    Info (332115):     53.133      0.018     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.059
    Info (332115): Data Required Time :    53.133
    Info (332115): Slack              :    44.074 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.299
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.299 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.009      0.009  R        clock network delay
    Info (332115):      0.241      0.232     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115):      0.241      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|memory_data_bus_pipe_reg[3][142]|q
    Info (332115):      0.925      0.684 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142|portadatain[0]
    Info (332115):      0.997      0.072 RR  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.907      0.907  R        clock network delay
    Info (332115):      0.476     -0.431           clock pessimism removed
    Info (332115):      0.476      0.000           clock uncertainty
    Info (332115):      0.698      0.222      uTh  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.997
    Info (332115): Data Required Time :     0.698
    Info (332115): Slack              :     0.299 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.343 
    Info (332115): ===================================================================
    Info (332115): From Node    : PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115): To Node      : PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.021      0.021  R        clock network delay
    Info (332115):      0.253      0.232     uTco  PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115):      0.253      0.000 RR  CELL  \PSEC4_drv:0:PSEC4_drv_map|dataBuffer_map|writeAddress_z[2]|q
    Info (332115):      0.962      0.709 RR    IC  \PSEC4_drv:1:PSEC4_drv_map|dataBuffer_map|DATA_RAM_MAP|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      1.029      0.067 RR  CELL  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.895      0.895  R        clock network delay
    Info (332115):      0.464     -0.431           clock pessimism removed
    Info (332115):      0.464      0.000           clock uncertainty
    Info (332115):      0.686      0.222      uTh  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.029
    Info (332115): Data Required Time :     0.686
    Info (332115): Slack              :     0.343 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.394 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.083      3.083  R        clock network delay
    Info (332115):      3.315      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115):      3.315      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]|q
    Info (332115):      3.315      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5|datac
    Info (332115):      3.676      0.361 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5|combout
    Info (332115):      3.676      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]|d
    Info (332115):      3.752      0.076 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.205      3.205  R        clock network delay
    Info (332115):      3.172     -0.033           clock pessimism removed
    Info (332115):      3.172      0.000           clock uncertainty
    Info (332115):      3.358      0.186      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.752
    Info (332115): Data Required Time :     3.358
    Info (332115): Slack              :     0.394 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.972
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.972 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.277      3.277  R        clock network delay
    Info (332115):      3.509      0.232     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115):      3.509      0.000 RR  CELL  clockGen_map|\CLK_DIV_TIMER:t[1]|q
    Info (332115):      3.785      0.276 RR    IC  clockGen_map|Add0~2|datab
    Info (332115):      4.113      0.328 RR  CELL  clockGen_map|Add0~2|combout
    Info (332115):      4.308      0.195 RR    IC  clockGen_map|t~109|datad
    Info (332115):      4.457      0.149 RR  CELL  clockGen_map|t~109|combout
    Info (332115):      4.457      0.000 RR    IC  clockGen_map|\CLK_DIV_TIMER:t[1]|d
    Info (332115):      4.526      0.069 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.405      3.405  R        clock network delay
    Info (332115):      3.368     -0.037           clock pessimism removed
    Info (332115):      3.368      0.000           clock uncertainty
    Info (332115):      3.554      0.186      uTh  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.526
    Info (332115): Data Required Time :     3.554
    Info (332115): Slack              :     0.972 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 94.364
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 94.364 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.211      3.211  R        clock network delay
    Info (332115):      3.443      0.232     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      3.443      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      6.291      2.848 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      6.291      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      8.010      1.719 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]|clrn
    Info (332115):      8.779      0.769 RF  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    103.112      3.112  R        clock network delay
    Info (332115):    103.145      0.033           clock pessimism removed
    Info (332115):    103.125     -0.020           clock uncertainty
    Info (332115):    103.143      0.018     uTsu  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.779
    Info (332115): Data Required Time :   103.143
    Info (332115): Slack              :    94.364 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.986
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.986 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.071      3.071  R        clock network delay
    Info (332115):      3.303      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      3.303      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.601      0.298 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]|clrn
    Info (332115):      4.330      0.729 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.191      3.191  R        clock network delay
    Info (332115):      3.158     -0.033           clock pessimism removed
    Info (332115):      3.158      0.000           clock uncertainty
    Info (332115):      3.344      0.186      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.330
    Info (332115): Data Required Time :     3.344
    Info (332115): Slack              :     0.986 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|clock.timer was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z is being clocked by ClockGenerator:clockGen_map|clock.timer
Warning (332060): Node: rxCommand:rx_cmd_map|timeoutEnable was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|timeoutTimer:timeout_map|latch is being clocked by rxCommand:rx_cmd_map|timeoutEnable
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC0|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC1|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[0] is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[23] is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|t[6] is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: uart:uart_map|rxData_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:3:LED_driver_map|latch is being clocked by uart:uart_map|rxData_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:4:LED_driver_map|latch is being clocked by jcpll_lock
Warning (332060): Node: commandHandler:cmd_handler_map|selfTrigSetting[0][0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:5:LED_driver_map|latch is being clocked by commandHandler:cmd_handler_map|selfTrigSetting[0][0]
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:6:LED_driver_map|latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.464               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     1.907               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    17.906               0.000 clockIn.localOsc 
    Info (332119):    44.551               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.339               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.345               0.000 altera_reserved_tck 
    Info (332119):     0.891               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 94.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.859               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 2.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.601               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):    12.109               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    12.134               0.000 clockIn.localOsc 
    Info (332119):    12.324               0.000 clockIn.jcpll 
    Info (332119):    49.714               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.610 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.464
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.464 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|i[1]
    Info (332115): To Node      : rxCommand:rx_cmd_map|dout[22]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.597      0.597  R        clock network delay
    Info (332115):      0.810      0.213     uTco  rxCommand:rx_cmd_map|i[1]
    Info (332115):      0.810      0.000 FF  CELL  rx_cmd_map|i[1]|q
    Info (332115):      1.156      0.346 FF    IC  rx_cmd_map|Add0~2|datab
    Info (332115):      1.601      0.445 FR  CELL  rx_cmd_map|Add0~2|cout
    Info (332115):      1.601      0.000 RR    IC  rx_cmd_map|Add0~4|cin
    Info (332115):      1.659      0.058 RF  CELL  rx_cmd_map|Add0~4|cout
    Info (332115):      1.659      0.000 FF    IC  rx_cmd_map|Add0~6|cin
    Info (332115):      1.717      0.058 FR  CELL  rx_cmd_map|Add0~6|cout
    Info (332115):      1.717      0.000 RR    IC  rx_cmd_map|Add0~8|cin
    Info (332115):      1.775      0.058 RF  CELL  rx_cmd_map|Add0~8|cout
    Info (332115):      1.775      0.000 FF    IC  rx_cmd_map|Add0~10|cin
    Info (332115):      1.833      0.058 FR  CELL  rx_cmd_map|Add0~10|cout
    Info (332115):      1.833      0.000 RR    IC  rx_cmd_map|Add0~12|cin
    Info (332115):      2.316      0.483 RR  CELL  rx_cmd_map|Add0~12|combout
    Info (332115):      3.002      0.686 RR    IC  rx_cmd_map|dout_valid_z~1|dataa
    Info (332115):      3.382      0.380 RR  CELL  rx_cmd_map|dout_valid_z~1|combout
    Info (332115):      3.610      0.228 RR    IC  rx_cmd_map|dout_valid_z~2|datad
    Info (332115):      3.754      0.144 RR  CELL  rx_cmd_map|dout_valid_z~2|combout
    Info (332115):      4.655      0.901 RR    IC  rx_cmd_map|dout[22]|ena
    Info (332115):      5.308      0.653 RR  CELL  rxCommand:rx_cmd_map|dout[22]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.250      6.250           latch edge time
    Info (332115):      6.390      0.140  R        clock network delay
    Info (332115):      6.773      0.383           clock pessimism removed
    Info (332115):      6.753     -0.020           clock uncertainty
    Info (332115):      6.772      0.019     uTsu  rxCommand:rx_cmd_map|dout[22]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.308
    Info (332115): Data Required Time :     6.772
    Info (332115): Slack              :     1.464 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.907
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.907 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|dout[5]
    Info (332115): To Node      : commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     18.750     18.750           launch edge time
    Info (332115):     19.754      1.004  R        clock network delay
    Info (332115):     19.967      0.213     uTco  rxCommand:rx_cmd_map|dout[5]
    Info (332115):     19.967      0.000 RR  CELL  rx_cmd_map|dout[5]|q
    Info (332115):     21.131      1.164 RR    IC  cmd_handler_map|calEnable~7|datac
    Info (332115):     21.396      0.265 RR  CELL  cmd_handler_map|calEnable~7|combout
    Info (332115):     23.151      1.755 RR    IC  cmd_handler_map|RO_target[2][5]|asdata
    Info (332115):     23.521      0.370 RR  CELL  commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     25.152      0.152  R        clock network delay
    Info (332115):     25.429      0.277           clock pessimism removed
    Info (332115):     25.409     -0.020           clock uncertainty
    Info (332115):     25.428      0.019     uTsu  commandHandler:cmd_handler_map|RO_target[2][5]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.521
    Info (332115): Data Required Time :    25.428
    Info (332115): Slack              :     1.907 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.906
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.906 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): To Node      : ClockGenerator:clockGen_map|clock.timer
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.095      3.095  R        clock network delay
    Info (332115):      3.308      0.213     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115):      3.308      0.000 FF  CELL  clockGen_map|\CLK_DIV_TIMER:t[1]|q
    Info (332115):      3.632      0.324 FF    IC  clockGen_map|Add0~2|datab
    Info (332115):      4.077      0.445 FR  CELL  clockGen_map|Add0~2|cout
    Info (332115):      4.077      0.000 RR    IC  clockGen_map|Add0~4|cin
    Info (332115):      4.135      0.058 RF  CELL  clockGen_map|Add0~4|cout
    Info (332115):      4.135      0.000 FF    IC  clockGen_map|Add0~6|cin
    Info (332115):      4.193      0.058 FR  CELL  clockGen_map|Add0~6|cout
    Info (332115):      4.193      0.000 RR    IC  clockGen_map|Add0~8|cin
    Info (332115):      4.251      0.058 RF  CELL  clockGen_map|Add0~8|cout
    Info (332115):      4.251      0.000 FF    IC  clockGen_map|Add0~10|cin
    Info (332115):      4.309      0.058 FR  CELL  clockGen_map|Add0~10|cout
    Info (332115):      4.309      0.000 RR    IC  clockGen_map|Add0~12|cin
    Info (332115):      4.367      0.058 RF  CELL  clockGen_map|Add0~12|cout
    Info (332115):      4.367      0.000 FF    IC  clockGen_map|Add0~14|cin
    Info (332115):      4.425      0.058 FR  CELL  clockGen_map|Add0~14|cout
    Info (332115):      4.425      0.000 RR    IC  clockGen_map|Add0~16|cin
    Info (332115):      4.908      0.483 RR  CELL  clockGen_map|Add0~16|combout
    Info (332115):      5.357      0.449 RR    IC  clockGen_map|LessThan0~0|datab
    Info (332115):      5.751      0.394 RF  CELL  clockGen_map|LessThan0~0|combout
    Info (332115):      5.994      0.243 FF    IC  clockGen_map|LessThan0~1|dataa
    Info (332115):      6.307      0.313 FF  CELL  clockGen_map|LessThan0~1|combout
    Info (332115):      6.558      0.251 FF    IC  clockGen_map|LessThan1~0|dataa
    Info (332115):      6.915      0.357 FF  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      7.165      0.250 FF    IC  clockGen_map|LessThan1~1|datad
    Info (332115):      7.275      0.110 FF  CELL  clockGen_map|LessThan1~1|combout
    Info (332115):      7.516      0.241 FF    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      7.830      0.314 FF  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      8.072      0.242 FF    IC  clockGen_map|LessThan1~3|dataa
    Info (332115):      8.382      0.310 FR  CELL  clockGen_map|LessThan1~3|combout
    Info (332115):      8.607      0.225 RR    IC  clockGen_map|LessThan1~4|dataa
    Info (332115):      8.930      0.323 RF  CELL  clockGen_map|LessThan1~4|combout
    Info (332115):      8.930      0.000 FF    IC  clockGen_map|clock.timer|d
    Info (332115):      9.020      0.090 FF  CELL  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     26.927      1.927  R        clock network delay
    Info (332115):     26.907     -0.020           clock uncertainty
    Info (332115):     26.926      0.019     uTsu  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.020
    Info (332115): Data Required Time :    26.926
    Info (332115): Slack              :    17.906 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.551
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.551 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.915      2.915  R        clock network delay
    Info (332115):      3.128      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]
    Info (332115):      3.128      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]|q
    Info (332115):      4.311      1.183 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|dataa
    Info (332115):      4.669      0.358 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|combout
    Info (332115):      5.340      0.671 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|datab
    Info (332115):      5.704      0.364 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|combout
    Info (332115):      5.929      0.225 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|dataa
    Info (332115):      6.309      0.380 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      7.250      0.941 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|dataa
    Info (332115):      7.596      0.346 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      7.818      0.222 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datab
    Info (332115):      8.199      0.381 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      8.199      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      8.279      0.080 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.803      2.803  F        clock network delay
    Info (332115):     52.831      0.028           clock pessimism removed
    Info (332115):     52.811     -0.020           clock uncertainty
    Info (332115):     52.830      0.019     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.279
    Info (332115): Data Required Time :    52.830
    Info (332115): Slack              :    44.551 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.303
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.303 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.123      0.123  R        clock network delay
    Info (332115):      0.336      0.213     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115):      0.336      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|memory_data_bus_pipe_reg[3][142]|q
    Info (332115):      0.976      0.640 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142|portadatain[0]
    Info (332115):      1.049      0.073 RR  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.928      0.928  R        clock network delay
    Info (332115):      0.545     -0.383           clock pessimism removed
    Info (332115):      0.545      0.000           clock uncertainty
    Info (332115):      0.746      0.201      uTh  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.049
    Info (332115): Data Required Time :     0.746
    Info (332115): Slack              :     0.303 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.339 
    Info (332115): ===================================================================
    Info (332115): From Node    : PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115): To Node      : PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.137      0.137  R        clock network delay
    Info (332115):      0.350      0.213     uTco  PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115):      0.350      0.000 RR  CELL  \PSEC4_drv:0:PSEC4_drv_map|dataBuffer_map|writeAddress_z[2]|q
    Info (332115):      1.006      0.656 RR    IC  \PSEC4_drv:1:PSEC4_drv_map|dataBuffer_map|DATA_RAM_MAP|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      1.073      0.067 RR  CELL  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.916      0.916  R        clock network delay
    Info (332115):      0.533     -0.383           clock pessimism removed
    Info (332115):      0.533      0.000           clock uncertainty
    Info (332115):      0.734      0.201      uTh  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.073
    Info (332115): Data Required Time :     0.734
    Info (332115): Slack              :     0.339 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.345
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.345 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.807      2.807  R        clock network delay
    Info (332115):      3.020      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
    Info (332115):      3.020      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]|q
    Info (332115):      3.020      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9|datac
    Info (332115):      3.339      0.319 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9|combout
    Info (332115):      3.339      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]|d
    Info (332115):      3.404      0.065 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.916      2.916  R        clock network delay
    Info (332115):      2.888     -0.028           clock pessimism removed
    Info (332115):      2.888      0.000           clock uncertainty
    Info (332115):      3.059      0.171      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.404
    Info (332115): Data Required Time :     3.059
    Info (332115): Slack              :     0.345 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.891
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.891 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.980      2.980  R        clock network delay
    Info (332115):      3.193      0.213     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]
    Info (332115):      3.193      0.000 RR  CELL  clockGen_map|\CLK_DIV_TIMER:t[4]|q
    Info (332115):      3.451      0.258 RR    IC  clockGen_map|Add0~8|dataa
    Info (332115):      3.745      0.294 RR  CELL  clockGen_map|Add0~8|combout
    Info (332115):      3.923      0.178 RR    IC  clockGen_map|t~106|datad
    Info (332115):      4.062      0.139 RR  CELL  clockGen_map|t~106|combout
    Info (332115):      4.062      0.000 RR    IC  clockGen_map|\CLK_DIV_TIMER:t[4]|d
    Info (332115):      4.124      0.062 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.095      3.095  R        clock network delay
    Info (332115):      3.062     -0.033           clock pessimism removed
    Info (332115):      3.062      0.000           clock uncertainty
    Info (332115):      3.233      0.171      uTh  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.124
    Info (332115): Data Required Time :     3.233
    Info (332115): Slack              :     0.891 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 94.859
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 94.859 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.914      2.914  R        clock network delay
    Info (332115):      3.127      0.213     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      3.127      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      5.783      2.656 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      5.783      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      7.304      1.521 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]|clrn
    Info (332115):      7.994      0.690 RF  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    102.826      2.826  R        clock network delay
    Info (332115):    102.854      0.028           clock pessimism removed
    Info (332115):    102.834     -0.020           clock uncertainty
    Info (332115):    102.853      0.019     uTsu  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.994
    Info (332115): Data Required Time :   102.853
    Info (332115): Slack              :    94.859 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.888
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.888 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.786      2.786  R        clock network delay
    Info (332115):      2.999      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.999      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.271      0.272 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]|clrn
    Info (332115):      3.925      0.654 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.894      2.894  R        clock network delay
    Info (332115):      2.866     -0.028           clock pessimism removed
    Info (332115):      2.866      0.000           clock uncertainty
    Info (332115):      3.037      0.171      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.925
    Info (332115): Data Required Time :     3.037
    Info (332115): Slack              :     0.888 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|clock.timer was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC1|valid_in_z is being clocked by ClockGenerator:clockGen_map|clock.timer
Warning (332060): Node: rxCommand:rx_cmd_map|timeoutEnable was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|timeoutTimer:timeout_map|latch is being clocked by rxCommand:rx_cmd_map|timeoutEnable
Warning (332060): Node: rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register rxCommand:rx_cmd_map|pulseSync:SYNC0|sync_latch is being clocked by rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|valid_in_z
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dataHandler:dataHandler_map|pulseSync:SYNC1|sync_latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC1|valid_in_z
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:WILK_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|sync_latch is being clocked by ClockGenerator:clockGen_map|pulseSync:DAC_CLK_SYNC|valid_in_z
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[0] is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[7] is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|Wilkinson_Feedback_Loop:xWILK_FDBK|internal_COUNTER_VALUE[7] is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|VCDL_Monitor_Loop:VCDL_MON_map|count[23] is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|t[6] is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: uart:uart_map|rxData_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:3:LED_driver_map|latch is being clocked by uart:uart_map|rxData_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:4:LED_driver_map|latch is being clocked by jcpll_lock
Warning (332060): Node: commandHandler:cmd_handler_map|selfTrigSetting[0][0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:5:LED_driver_map|latch is being clocked by commandHandler:cmd_handler_map|selfTrigSetting[0][0]
Warning (332060): Node: dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LED_driver:\LED_driver_gen:6:LED_driver_map|latch is being clocked by dataHandler:dataHandler_map|pulseSync:SYNC0|sync_latch_z
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.273               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     3.825               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    21.070               0.000 clockIn.localOsc 
    Info (332119):    47.326               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.110               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.145               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.164               0.000 altera_reserved_tck 
    Info (332119):     0.439               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 96.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.939               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 2.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.859               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] 
    Info (332119):    11.803               0.000 clockIn.localOsc 
    Info (332119):    11.949               0.000 clockIn.jcpll 
    Info (332119):    12.227               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] 
    Info (332119):    49.414               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 22.096 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.273
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.273 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|dout_valid_z
    Info (332115): To Node      : rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.058      0.058  R        clock network delay
    Info (332115):      0.163      0.105     uTco  rxCommand:rx_cmd_map|dout_valid_z
    Info (332115):      0.163      0.000 FF  CELL  rx_cmd_map|dout_valid_z|q
    Info (332115):      0.712      0.549 FF    IC  rx_cmd_map|SYNC0|valid_in_z~feeder|datad
    Info (332115):      0.775      0.063 FF  CELL  rx_cmd_map|SYNC0|valid_in_z~feeder|combout
    Info (332115):      0.775      0.000 FF    IC  rx_cmd_map|SYNC0|valid_in_z|d
    Info (332115):      0.825      0.050 FF  CELL  rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           latch edge time
    Info (332115):      2.962     -0.163  F        clock network delay
    Info (332115):      3.111      0.149           clock pessimism removed
    Info (332115):      3.091     -0.020           clock uncertainty
    Info (332115):      3.098      0.007     uTsu  rxCommand:rx_cmd_map|pulseSync:SYNC0|valid_in_z
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.825
    Info (332115): Data Required Time :     3.098
    Info (332115): Slack              :     2.273 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.825
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.825 
    Info (332115): ===================================================================
    Info (332115): From Node    : rxCommand:rx_cmd_map|dout[5]
    Info (332115): To Node      : commandHandler:cmd_handler_map|Vbias[2][5]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     18.750     18.750           launch edge time
    Info (332115):     19.018      0.268  R        clock network delay
    Info (332115):     19.123      0.105     uTco  rxCommand:rx_cmd_map|dout[5]
    Info (332115):     19.123      0.000 FF  CELL  rx_cmd_map|dout[5]|q
    Info (332115):     19.802      0.679 FF    IC  cmd_handler_map|calEnable~7|datac
    Info (332115):     19.935      0.133 FF  CELL  cmd_handler_map|calEnable~7|combout
    Info (332115):     20.947      1.012 FF    IC  cmd_handler_map|Vbias[2][5]|asdata
    Info (332115):     21.122      0.175 FF  CELL  commandHandler:cmd_handler_map|Vbias[2][5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     24.877     -0.123  R        clock network delay
    Info (332115):     24.960      0.083           clock pessimism removed
    Info (332115):     24.940     -0.020           clock uncertainty
    Info (332115):     24.947      0.007     uTsu  commandHandler:cmd_handler_map|Vbias[2][5]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.122
    Info (332115): Data Required Time :    24.947
    Info (332115): Slack              :     3.825 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 21.070
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 21.070 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): To Node      : ClockGenerator:clockGen_map|clock.timer
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.748      1.748  R        clock network delay
    Info (332115):      1.853      0.105     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115):      1.853      0.000 FF  CELL  clockGen_map|\CLK_DIV_TIMER:t[1]|q
    Info (332115):      2.031      0.178 FF    IC  clockGen_map|Add0~2|datab
    Info (332115):      2.288      0.257 FR  CELL  clockGen_map|Add0~2|cout
    Info (332115):      2.288      0.000 RR    IC  clockGen_map|Add0~4|cin
    Info (332115):      2.322      0.034 RF  CELL  clockGen_map|Add0~4|cout
    Info (332115):      2.322      0.000 FF    IC  clockGen_map|Add0~6|cin
    Info (332115):      2.356      0.034 FR  CELL  clockGen_map|Add0~6|cout
    Info (332115):      2.356      0.000 RR    IC  clockGen_map|Add0~8|cin
    Info (332115):      2.390      0.034 RF  CELL  clockGen_map|Add0~8|cout
    Info (332115):      2.390      0.000 FF    IC  clockGen_map|Add0~10|cin
    Info (332115):      2.424      0.034 FR  CELL  clockGen_map|Add0~10|cout
    Info (332115):      2.424      0.000 RR    IC  clockGen_map|Add0~12|cin
    Info (332115):      2.458      0.034 RF  CELL  clockGen_map|Add0~12|cout
    Info (332115):      2.458      0.000 FF    IC  clockGen_map|Add0~14|cin
    Info (332115):      2.492      0.034 FR  CELL  clockGen_map|Add0~14|cout
    Info (332115):      2.492      0.000 RR    IC  clockGen_map|Add0~16|cin
    Info (332115):      2.734      0.242 RR  CELL  clockGen_map|Add0~16|combout
    Info (332115):      2.941      0.207 RR    IC  clockGen_map|LessThan0~0|datab
    Info (332115):      3.138      0.197 RF  CELL  clockGen_map|LessThan0~0|combout
    Info (332115):      3.273      0.135 FF    IC  clockGen_map|LessThan0~1|dataa
    Info (332115):      3.446      0.173 FF  CELL  clockGen_map|LessThan0~1|combout
    Info (332115):      3.586      0.140 FF    IC  clockGen_map|LessThan1~0|dataa
    Info (332115):      3.779      0.193 FF  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      3.917      0.138 FF    IC  clockGen_map|LessThan1~1|datad
    Info (332115):      3.980      0.063 FF  CELL  clockGen_map|LessThan1~1|combout
    Info (332115):      4.113      0.133 FF    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      4.286      0.173 FF  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      4.421      0.135 FF    IC  clockGen_map|LessThan1~3|dataa
    Info (332115):      4.591      0.170 FR  CELL  clockGen_map|LessThan1~3|combout
    Info (332115):      4.701      0.110 RR    IC  clockGen_map|LessThan1~4|dataa
    Info (332115):      4.864      0.163 RF  CELL  clockGen_map|LessThan1~4|combout
    Info (332115):      4.864      0.000 FF    IC  clockGen_map|clock.timer|d
    Info (332115):      4.914      0.050 FF  CELL  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     25.997      0.997  R        clock network delay
    Info (332115):     25.977     -0.020           clock uncertainty
    Info (332115):     25.984      0.007     uTsu  ClockGenerator:clockGen_map|clock.timer
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.914
    Info (332115): Data Required Time :    25.984
    Info (332115): Slack              :    21.070 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.326
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 47.326 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.659      1.659  R        clock network delay
    Info (332115):      1.764      0.105     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]
    Info (332115):      1.764      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]|q
    Info (332115):      2.438      0.674 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|dataa
    Info (332115):      2.642      0.204 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|combout
    Info (332115):      3.020      0.378 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|datab
    Info (332115):      3.227      0.207 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~4|combout
    Info (332115):      3.362      0.135 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|dataa
    Info (332115):      3.555      0.193 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      4.055      0.500 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|dataa
    Info (332115):      4.248      0.193 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      4.380      0.132 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datab
    Info (332115):      4.572      0.192 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      4.572      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      4.622      0.050 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.943      1.943  F        clock network delay
    Info (332115):     51.961      0.018           clock pessimism removed
    Info (332115):     51.941     -0.020           clock uncertainty
    Info (332115):     51.948      0.007     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.622
    Info (332115): Data Required Time :    51.948
    Info (332115): Slack              :    47.326 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.153     -0.153  R        clock network delay
    Info (332115):     -0.048      0.105     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|memory_data_bus_pipe_reg[3][142]
    Info (332115):     -0.048      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|memory_data_bus_pipe_reg[3][142]|q
    Info (332115):      0.274      0.322 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142|portadatain[0]
    Info (332115):      0.310      0.036 RR  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.245      0.245  R        clock network delay
    Info (332115):      0.096     -0.149           clock pessimism removed
    Info (332115):      0.096      0.000           clock uncertainty
    Info (332115):      0.200      0.104      uTh  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a142~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.310
    Info (332115): Data Required Time :     0.200
    Info (332115): Slack              :     0.110 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.145
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.145 
    Info (332115): ===================================================================
    Info (332115): From Node    : PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115): To Node      : PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.138     -0.138  R        clock network delay
    Info (332115):     -0.033      0.105     uTco  PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeAddress_z[2]
    Info (332115):     -0.033      0.000 RR  CELL  \PSEC4_drv:0:PSEC4_drv_map|dataBuffer_map|writeAddress_z[2]|q
    Info (332115):      0.302      0.335 RR    IC  \PSEC4_drv:1:PSEC4_drv_map|dataBuffer_map|DATA_RAM_MAP|altsyncram_component|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      0.339      0.037 RR  CELL  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.239      0.239  R        clock network delay
    Info (332115):      0.090     -0.149           clock pessimism removed
    Info (332115):      0.090      0.000           clock uncertainty
    Info (332115):      0.194      0.104      uTh  PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.339
    Info (332115): Data Required Time :     0.194
    Info (332115): Slack              :     0.145 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.164
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.164 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.593      1.593  R        clock network delay
    Info (332115):      1.698      0.105     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10]
    Info (332115):      1.698      0.000 RR  CELL  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]|q
    Info (332115):      2.017      0.319 RR    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92|portbaddr[10]
    Info (332115):      2.055      0.038 RR  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.807      1.807  R        clock network delay
    Info (332115):      1.787     -0.020           clock pessimism removed
    Info (332115):      1.787      0.000           clock uncertainty
    Info (332115):      1.891      0.104      uTh  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ki24:auto_generated|ram_block1a92~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.055
    Info (332115): Data Required Time :     1.891
    Info (332115): Slack              :     0.164 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.439
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.439 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.678      1.678  R        clock network delay
    Info (332115):      1.783      0.105     uTco  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115):      1.783      0.000 RR  CELL  clockGen_map|\CLK_DIV_TIMER:t[1]|q
    Info (332115):      1.912      0.129 RR    IC  clockGen_map|Add0~2|datab
    Info (332115):      2.066      0.154 RR  CELL  clockGen_map|Add0~2|combout
    Info (332115):      2.154      0.088 RR    IC  clockGen_map|t~109|datad
    Info (332115):      2.219      0.065 RR  CELL  clockGen_map|t~109|combout
    Info (332115):      2.219      0.000 RR    IC  clockGen_map|\CLK_DIV_TIMER:t[1]|d
    Info (332115):      2.250      0.031 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.748      1.748  R        clock network delay
    Info (332115):      1.727     -0.021           clock pessimism removed
    Info (332115):      1.727      0.000           clock uncertainty
    Info (332115):      1.811      0.084      uTh  ClockGenerator:clockGen_map|\CLK_DIV_TIMER:t[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.250
    Info (332115): Data Required Time :     1.811
    Info (332115): Slack              :     0.439 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 96.939
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 96.939 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.658      1.658  R        clock network delay
    Info (332115):      1.763      0.105     uTco  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      1.763      0.000 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      3.358      1.595 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      3.358      0.000 FF  CELL  communications|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      4.320      0.962 FF    IC  communications|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[108]|clrn
    Info (332115):      4.711      0.391 FR  CELL  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    101.643      1.643  R        clock network delay
    Info (332115):    101.663      0.020           clock pessimism removed
    Info (332115):    101.643     -0.020           clock uncertainty
    Info (332115):    101.650      0.007     uTsu  sld_signaltap:communications|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.711
    Info (332115): Data Required Time :   101.650
    Info (332115): Slack              :    96.939 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.573      1.573  R        clock network delay
    Info (332115):      1.678      0.105     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.678      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.820      0.142 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]|clrn
    Info (332115):      2.186      0.366 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.637      1.637  R        clock network delay
    Info (332115):      1.617     -0.020           clock pessimism removed
    Info (332115):      1.617      0.000           clock uncertainty
    Info (332115):      1.701      0.084      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.186
    Info (332115): Data Required Time :     1.701
    Info (332115): Slack              :     0.485 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4984 megabytes
    Info: Processing ended: Tue Aug 11 09:18:53 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:07


