{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712957435909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712957435910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:30:35 2024 " "Processing started: Fri Apr 12 16:30:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712957435910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712957435910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IU -c IU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IU -c IU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712957435910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712957436177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712957436177 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IU.v(22) " "Verilog HDL Module Instantiation warning at IU.v(22): ignored dangling comma in List of Port Connections" {  } { { "IU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1712957443205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iu.v 1 1 " "Found 1 design units, including 1 entities, in source file iu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IU " "Found entity 1: IU" {  } { { "IU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712957443206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IU " "Elaborating entity \"IU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712957443235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_input.v 1 1 " "Using design file keypad_input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:keypad_input_inst\"" {  } { { "IU.v" "keypad_input_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_base.v 1 1 " "Using design file keypad_base.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "keypad_input.v" "keypad_base" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_input.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_div.v 1 1 " "Using design file clock_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.v" "keypad_clock_divider" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_base.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_fsm.v 1 1 " "Using design file keypad_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.v" "keypad_fsm" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_base.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad_decoder.v 1 1 " "Using design file keypad_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.v" "keypad_key_decoder" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_base.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_reg.v 1 1 " "Using design file shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "keypad_input.v" "shift_reg" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_input.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2binarysm.v 1 1 " "Using design file bcd2binarysm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "IU.v" "BCD2BinarySM_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twosign.v 1 1 " "Using design file twosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "twosign.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/twosign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoSIGN twoSIGN:twoSIGN_inst " "Elaborating entity \"twoSIGN\" for hierarchy \"twoSIGN:twoSIGN_inst\"" {  } { { "IU.v" "twoSIGN_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.v 1 1 " "Using design file halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twosign.v" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/twosign.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "validity.v 1 1 " "Using design file validity.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Validity " "Found entity 1: Validity" {  } { { "validity.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/validity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712957443311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712957443311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validity Validity:Validity_inst " "Elaborating entity \"Validity\" for hierarchy \"Validity:Validity_inst\"" {  } { { "IU.v" "Validity_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/IU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443311 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/keypad_decoder.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712957443491 "|IU|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712957443491 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "bcd2binarysm.v" "Mult0" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712957443505 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712957443505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712957443534 ""}  } { { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712957443534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bcd2binarysm.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/bcd2binarysm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957443571 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712957443683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712957443787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712957444167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712957444323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712957444323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712957444376 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712957444376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712957444376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712957444376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712957444403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:30:44 2024 " "Processing ended: Fri Apr 12 16:30:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712957444403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712957444403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712957444403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712957444403 ""}
