verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../bd/simulate/ip/simulate_const_1_4/sim/simulate_const_1_4.v" \
"../../../bd/simulate/ip/simulate_cons_0000_2/sim/simulate_cons_0000_2.v" \
"../../../bd/simulate/ip/simulate_Action_RAM0_2/sim/simulate_Action_RAM0_2.v" \
"../../../bd/simulate/ip/simulate_Action_RAM1_2/sim/simulate_Action_RAM1_2.v" \
"../../../bd/simulate/ip/simulate_Action_RAM2_2/sim/simulate_Action_RAM2_2.v" \
"../../../bd/simulate/ip/simulate_Action_RAM3_2/sim/simulate_Action_RAM3_2.v" \
"../../../bd/simulate/ip/simulate_const_1_5/sim/simulate_const_1_5.v" \
"../../../bd/simulate/ip/simulate_RAM0_2/sim/simulate_RAM0_2.v" \
"../../../bd/simulate/ip/simulate_RAM1_2/sim/simulate_RAM1_2.v" \
"../../../bd/simulate/ip/simulate_RAM2_2/sim/simulate_RAM2_2.v" \
"../../../bd/simulate/ip/simulate_RAM3_2/sim/simulate_RAM3_2.v" \
"../../../bd/simulate/ip/simulate_PG_0_2/sim/simulate_PG_0_2.v" \
"../../../bd/simulate/ip/simulate_SD_0_2/sim/simulate_SD_0_2.v" \
"../../../bd/simulate/ip/simulate_QA_0_2/sim/simulate_QA_0_2.v" \
"../../../bd/simulate/ip/simulate_RD_0_2/sim/simulate_RD_0_2.v" \
"../../../bd/simulate/ip/simulate_CU_0_1/sim/simulate_CU_0_1.v" \
"../../../bd/simulate/ip/simulate_MII_0_2/sim/simulate_MII_0_2.v" \
"../../../bd/simulate/sim/simulate.v" \

verilog xil_defaultlib "glbl.v"

nosort
