

================================================================
== Vitis HLS Report for 'dpu_func'
================================================================
* Date:           Thu Dec 29 02:40:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      203|     7802|  2.030 us|  78.020 us|  203|  7802|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- FUNC_MATMUL_LOOP0  |     5124|     6102|  854 ~ 1017|          -|          -|     6|        no|
        |- FUNC_NTT_LOOP0     |     6536|     7800|   817 ~ 975|          -|          -|     8|        no|
        |- FUNC_INTT_LOOP0    |     6528|     7792|   816 ~ 974|          -|          -|     8|        no|
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 198
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 19 92 153 2 64 137 
2 --> 3 198 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 198 
64 --> 65 198 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 64 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 198 
137 --> 138 198 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 137 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 199 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%itr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %itr"   --->   Operation 200 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r"   --->   Operation 201 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%addr3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr3"   --->   Operation 202 'read' 'addr3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%addr2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr2"   --->   Operation 203 'read' 'addr2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 204 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_read_17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 205 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_read_18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 206 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_read_19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 207 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_read48 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 208 'read' 'p_read48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%this_1_30_loc = alloca i64 1"   --->   Operation 209 'alloca' 'this_1_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%this_4_31_loc = alloca i64 1"   --->   Operation 210 'alloca' 'this_4_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%this_3_31_loc = alloca i64 1"   --->   Operation 211 'alloca' 'this_3_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%this_1_29_loc = alloca i64 1"   --->   Operation 212 'alloca' 'this_1_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%this_4_30_loc = alloca i64 1"   --->   Operation 213 'alloca' 'this_4_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%this_3_30_loc = alloca i64 1"   --->   Operation 214 'alloca' 'this_3_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%this_1_28_loc = alloca i64 1"   --->   Operation 215 'alloca' 'this_1_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%this_4_29_loc = alloca i64 1"   --->   Operation 216 'alloca' 'this_4_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%this_3_29_loc = alloca i64 1"   --->   Operation 217 'alloca' 'this_3_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%this_1_27_loc = alloca i64 1"   --->   Operation 218 'alloca' 'this_1_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%this_4_28_loc = alloca i64 1"   --->   Operation 219 'alloca' 'this_4_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%this_3_28_loc = alloca i64 1"   --->   Operation 220 'alloca' 'this_3_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%this_2_12_loc = alloca i64 1"   --->   Operation 221 'alloca' 'this_2_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%this_1_23_loc = alloca i64 1"   --->   Operation 222 'alloca' 'this_1_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%this_4_24_loc = alloca i64 1"   --->   Operation 223 'alloca' 'this_4_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%this_3_24_loc = alloca i64 1"   --->   Operation 224 'alloca' 'this_3_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%this_1_22_loc = alloca i64 1"   --->   Operation 225 'alloca' 'this_1_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%this_4_23_loc = alloca i64 1"   --->   Operation 226 'alloca' 'this_4_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%this_3_23_loc = alloca i64 1"   --->   Operation 227 'alloca' 'this_3_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%this_1_21_loc = alloca i64 1"   --->   Operation 228 'alloca' 'this_1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%this_4_22_loc = alloca i64 1"   --->   Operation 229 'alloca' 'this_4_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%this_3_22_loc = alloca i64 1"   --->   Operation 230 'alloca' 'this_3_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%this_1_20_loc = alloca i64 1"   --->   Operation 231 'alloca' 'this_1_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%this_4_21_loc = alloca i64 1"   --->   Operation 232 'alloca' 'this_4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%this_3_21_loc = alloca i64 1"   --->   Operation 233 'alloca' 'this_3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%this_1_18_loc = alloca i64 1"   --->   Operation 234 'alloca' 'this_1_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%this_4_19_loc = alloca i64 1"   --->   Operation 235 'alloca' 'this_4_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%this_3_19_loc = alloca i64 1"   --->   Operation 236 'alloca' 'this_3_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%this_1_17_loc = alloca i64 1"   --->   Operation 237 'alloca' 'this_1_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%this_4_18_loc = alloca i64 1"   --->   Operation 238 'alloca' 'this_4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%this_3_18_loc = alloca i64 1"   --->   Operation 239 'alloca' 'this_3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%this_2_8_loc = alloca i64 1"   --->   Operation 240 'alloca' 'this_2_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%this_1_14_loc = alloca i64 1"   --->   Operation 241 'alloca' 'this_1_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%this_4_14_loc = alloca i64 1"   --->   Operation 242 'alloca' 'this_4_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%this_3_14_loc = alloca i64 1"   --->   Operation 243 'alloca' 'this_3_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%this_1_13_loc = alloca i64 1"   --->   Operation 244 'alloca' 'this_1_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%this_4_13_loc = alloca i64 1"   --->   Operation 245 'alloca' 'this_4_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%this_3_13_loc = alloca i64 1"   --->   Operation 246 'alloca' 'this_3_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%this_1_12_loc = alloca i64 1"   --->   Operation 247 'alloca' 'this_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%this_4_12_loc = alloca i64 1"   --->   Operation 248 'alloca' 'this_4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%this_3_12_loc = alloca i64 1"   --->   Operation 249 'alloca' 'this_3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%this_1_11_loc = alloca i64 1"   --->   Operation 250 'alloca' 'this_1_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%this_4_11_loc = alloca i64 1"   --->   Operation 251 'alloca' 'this_4_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%this_3_11_loc = alloca i64 1"   --->   Operation 252 'alloca' 'this_3_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%this_2_5_loc = alloca i64 1"   --->   Operation 253 'alloca' 'this_2_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%this_1_9_loc = alloca i64 1"   --->   Operation 254 'alloca' 'this_1_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%this_4_9_loc = alloca i64 1"   --->   Operation 255 'alloca' 'this_4_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%this_3_9_loc = alloca i64 1"   --->   Operation 256 'alloca' 'this_3_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%this_1_8_loc = alloca i64 1"   --->   Operation 257 'alloca' 'this_1_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%this_4_8_loc = alloca i64 1"   --->   Operation 258 'alloca' 'this_4_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%this_3_8_loc = alloca i64 1"   --->   Operation 259 'alloca' 'this_3_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%this_1_7_loc = alloca i64 1"   --->   Operation 260 'alloca' 'this_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%this_4_7_loc = alloca i64 1"   --->   Operation 261 'alloca' 'this_4_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%this_3_7_loc = alloca i64 1"   --->   Operation 262 'alloca' 'this_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%this_1_6_loc = alloca i64 1"   --->   Operation 263 'alloca' 'this_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%this_4_6_loc = alloca i64 1"   --->   Operation 264 'alloca' 'this_4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%this_3_6_loc = alloca i64 1"   --->   Operation 265 'alloca' 'this_3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%this_2_2_loc = alloca i64 1"   --->   Operation 266 'alloca' 'this_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%this_1_4_loc = alloca i64 1"   --->   Operation 267 'alloca' 'this_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%this_4_4_loc = alloca i64 1"   --->   Operation 268 'alloca' 'this_4_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%this_3_4_loc = alloca i64 1"   --->   Operation 269 'alloca' 'this_3_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%this_1_3_loc = alloca i64 1"   --->   Operation 270 'alloca' 'this_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%this_4_3_loc = alloca i64 1"   --->   Operation 271 'alloca' 'this_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%this_3_3_loc = alloca i64 1"   --->   Operation 272 'alloca' 'this_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%this_1_2_loc = alloca i64 1"   --->   Operation 273 'alloca' 'this_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%this_4_2_loc = alloca i64 1"   --->   Operation 274 'alloca' 'this_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%this_3_2_loc = alloca i64 1"   --->   Operation 275 'alloca' 'this_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%this_2_1_loc = alloca i64 1"   --->   Operation 276 'alloca' 'this_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%this_1_1_loc = alloca i64 1"   --->   Operation 277 'alloca' 'this_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%this_4_1_loc = alloca i64 1"   --->   Operation 278 'alloca' 'this_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%this_3_1_loc = alloca i64 1"   --->   Operation 279 'alloca' 'this_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%this_2_0_loc = alloca i64 1"   --->   Operation 280 'alloca' 'this_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%this_1_0_loc = alloca i64 1"   --->   Operation 281 'alloca' 'this_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%this_4_0_loc = alloca i64 1"   --->   Operation 282 'alloca' 'this_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%this_3_0_loc = alloca i64 1"   --->   Operation 283 'alloca' 'this_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%empty = trunc i8 %addr3_read"   --->   Operation 284 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%addr3_cast_cast = zext i6 %empty"   --->   Operation 285 'zext' 'addr3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%empty_136 = trunc i8 %addr2_read"   --->   Operation 286 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%empty_137 = trunc i8 %type_read"   --->   Operation 287 'trunc' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 288 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specresourcelimit_ln132 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function13, void @empty_71" [HLS_Final_vitis_src/dpu.cpp:132]   --->   Operation 289 'specresourcelimit' 'specresourcelimit_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specresourcelimit_ln133 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function14, void @empty_71" [HLS_Final_vitis_src/dpu.cpp:133]   --->   Operation 290 'specresourcelimit' 'specresourcelimit_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specresourcelimit_ln134 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function15, void @empty_71" [HLS_Final_vitis_src/dpu.cpp:134]   --->   Operation 291 'specresourcelimit' 'specresourcelimit_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specresourcelimit_ln135 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function16, void @empty_71" [HLS_Final_vitis_src/dpu.cpp:135]   --->   Operation 292 'specresourcelimit' 'specresourcelimit_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specresourcelimit_ln136 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_71, void @empty_71, void @function17, void @empty_71" [HLS_Final_vitis_src/dpu.cpp:136]   --->   Operation 293 'specresourcelimit' 'specresourcelimit_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.39ns)   --->   "%switch_ln137 = switch i4 %empty_137, void %FUNC_ADD_LOOP1, i4 8, void %FUNC_INTT_LOOP0, i4 1, void %FUNC_SUB_LOOP1, i4 2, void %FUNC_RD_LOOP1, i4 3, void %FUNC_MONTMUL_LOOP1, i4 4, void %FUNC_MATMUL_LOOP0, i4 5, void %FUNC_CADDQ_LOOP1, i4 6, void %FUNC_POW2ROUND_LOOP1, i4 7, void %FUNC_NTT_LOOP0" [HLS_Final_vitis_src/dpu.cpp:137]   --->   Operation 294 'switch' 'switch_ln137' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%k_10 = alloca i32 1"   --->   Operation 295 'alloca' 'k_10' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%this_2_11 = alloca i32 1"   --->   Operation 296 'alloca' 'this_2_11' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%this_1_19 = alloca i32 1"   --->   Operation 297 'alloca' 'this_1_19' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%this_4_20 = alloca i32 1"   --->   Operation 298 'alloca' 'this_4_20' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%this_3_20 = alloca i32 1"   --->   Operation 299 'alloca' 'this_3_20' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 300 'trunc' 'trunc_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_18, i8192 %this_3_20" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 301 'store' 'store_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_17, i8192 %this_4_20" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 302 'store' 'store_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read48, i8192 %this_1_19" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 303 'store' 'store_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln296 = store i8192 %p_read_19, i8192 %this_2_11" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 304 'store' 'store_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.46ns)   --->   "%store_ln296 = store i4 0, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 305 'store' 'store_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.46>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln296 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 306 'br' 'br_ln296' <Predicate = (empty_137 == 7)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 307 'trunc' 'trunc_ln286' <Predicate = (empty_137 == 6)> <Delay = 0.00>
ST_1 : Operation 308 [2/2] (1.02ns)   --->   "%call_ln286 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln286, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i6 %empty_136, i6 %empty, i8192 %this_3_19_loc, i8192 %this_4_19_loc, i8192 %this_1_18_loc" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 308 'call' 'call_ln286' <Predicate = (empty_137 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 309 'trunc' 'trunc_ln277' <Predicate = (empty_137 == 5)> <Delay = 0.00>
ST_1 : Operation 310 [2/2] (1.02ns)   --->   "%call_ln277 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln277, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 310 'call' 'call_ln277' <Predicate = (empty_137 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 311 'alloca' 'k' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%this_2_6 = alloca i32 1"   --->   Operation 312 'alloca' 'this_2_6' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%this_1_10 = alloca i32 1"   --->   Operation 313 'alloca' 'this_1_10' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%this_4_10 = alloca i32 1"   --->   Operation 314 'alloca' 'this_4_10' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%this_3_10 = alloca i32 1"   --->   Operation 315 'alloca' 'this_3_10' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 316 'trunc' 'trunc_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_18, i8192 %this_3_10" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 317 'store' 'store_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_17, i8192 %this_4_10" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 318 'store' 'store_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read48, i8192 %this_1_10" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 319 'store' 'store_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln227 = store i8192 %p_read_19, i8192 %this_2_6" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 320 'store' 'store_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.46ns)   --->   "%store_ln227 = store i3 0, i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 321 'store' 'store_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.46>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln227 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 322 'br' 'br_ln227' <Predicate = (empty_137 == 4)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 323 'trunc' 'trunc_ln188' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_1 : Operation 324 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln188, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 324 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 325 'trunc' 'trunc_ln160' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_1 : Operation 326 [2/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 326 'call' 'call_ln160' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 327 'trunc' 'trunc_ln149' <Predicate = (empty_137 == 1)> <Delay = 0.00>
ST_1 : Operation 328 [2/2] (1.02ns)   --->   "%call_ln149 = call void @dpu_func_Pipeline_FUNC_SUB_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i8192 %p_read_19, i3 %trunc_ln149, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i6 %empty, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 328 'call' 'call_ln149' <Predicate = (empty_137 == 1)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%k_9 = alloca i32 1"   --->   Operation 329 'alloca' 'k_9' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%this_2_15 = alloca i32 1"   --->   Operation 330 'alloca' 'this_2_15' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%this_1_26 = alloca i32 1"   --->   Operation 331 'alloca' 'this_1_26' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%this_4_27 = alloca i32 1"   --->   Operation 332 'alloca' 'this_4_27' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%this_3_27 = alloca i32 1"   --->   Operation 333 'alloca' 'this_3_27' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 334 'trunc' 'trunc_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_18, i8192 %this_3_27" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 335 'store' 'store_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_17, i8192 %this_4_27" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 336 'store' 'store_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read48, i8192 %this_1_26" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 337 'store' 'store_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln344 = store i8192 %p_read_19, i8192 %this_2_15" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 338 'store' 'store_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.46ns)   --->   "%store_ln344 = store i4 0, i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 339 'store' 'store_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.46>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln344 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 340 'br' 'br_ln344' <Predicate = (empty_137 == 8)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i8 %itr_read" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 341 'trunc' 'trunc_ln139' <Predicate = (empty_137 != 8 & empty_137 != 1 & empty_137 != 2 & empty_137 != 3 & empty_137 != 4 & empty_137 != 5 & empty_137 != 6 & empty_137 != 7)> <Delay = 0.00>
ST_1 : Operation 342 [2/2] (1.02ns)   --->   "%call_ln139 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i8192 %p_read_19, i3 %trunc_ln139, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 342 'call' 'call_ln139' <Predicate = (empty_137 != 8 & empty_137 != 1 & empty_137 != 2 & empty_137 != 3 & empty_137 != 4 & empty_137 != 5 & empty_137 != 6 & empty_137 != 7)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 2> <Delay = 1.26>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%k_15 = load i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 343 'load' 'k_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%this_2_11_load = load i8192 %this_2_11"   --->   Operation 344 'load' 'this_2_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%this_1_19_load = load i8192 %this_1_19"   --->   Operation 345 'load' 'this_1_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%this_4_20_load = load i8192 %this_4_20"   --->   Operation 346 'load' 'this_4_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%this_3_20_load = load i8192 %this_3_20"   --->   Operation 347 'load' 'this_3_20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.72ns)   --->   "%icmp_ln296 = icmp_eq  i4 %k_15, i4 8" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 348 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 349 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.80ns)   --->   "%k_16 = add i4 %k_15, i4 1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 350 'add' 'k_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %FUNC_NTT_LOOP1.split, void %sw.epilog.loopexit59" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 351 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i4 %k_15" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 352 'trunc' 'trunc_ln297' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.46ns)   --->   "%store_ln296 = store i4 %k_16, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 353 'store' 'store_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.46>
ST_2 : Operation 354 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 354 'br' 'br_ln0' <Predicate = (icmp_ln296)> <Delay = 0.75>

State 3 <SV = 3> <Delay = 2.16>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i3 %trunc_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 355 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.87ns)   --->   "%add_ln297 = add i8 %zext_ln297, i8 138" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 356 'add' 'add_ln297' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [2/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 357 'call' 'call_ret18' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 4> <Delay = 1.29>
ST_4 : Operation 358 [1/2] (1.29ns)   --->   "%call_ret18 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln297" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 358 'call' 'call_ret18' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 5> <Delay = 1.02>
ST_5 : Operation 359 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_20_load, i8192 %this_4_20_load, i8192 %this_1_19_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %call_ret18, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 359 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 6> <Delay = 1.02>
ST_6 : Operation 360 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_20_load, i8192 %this_4_20_load, i8192 %this_1_19_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %call_ret18, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 360 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 7> <Delay = 1.29>
ST_7 : Operation 361 [2/2] (1.29ns)   --->   "%call_ret29 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:307]   --->   Operation 361 'call' 'call_ret29' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 8> <Delay = 1.29>
ST_8 : Operation 362 [1/2] (1.29ns)   --->   "%call_ret29 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:307]   --->   Operation 362 'call' 'call_ret29' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 9> <Delay = 1.02>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%this_3_21_loc_load = load i8192 %this_3_21_loc"   --->   Operation 363 'load' 'this_3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%this_4_21_loc_load = load i8192 %this_4_21_loc"   --->   Operation 364 'load' 'this_4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%this_1_20_loc_load = load i8192 %this_1_20_loc"   --->   Operation 365 'load' 'this_1_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret29, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 366 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 10> <Delay = 1.02>
ST_10 : Operation 367 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret29, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 367 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 11> <Delay = 1.29>
ST_11 : Operation 368 [2/2] (1.29ns)   --->   "%call_ret32 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 368 'call' 'call_ret32' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 12> <Delay = 1.29>
ST_12 : Operation 369 [1/2] (1.29ns)   --->   "%call_ret32 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 369 'call' 'call_ret32' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 13> <Delay = 1.02>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%this_3_22_loc_load = load i8192 %this_3_22_loc"   --->   Operation 370 'load' 'this_3_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%this_4_22_loc_load = load i8192 %this_4_22_loc"   --->   Operation 371 'load' 'this_4_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%this_1_21_loc_load = load i8192 %this_1_21_loc"   --->   Operation 372 'load' 'this_1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret32, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 373 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 14> <Delay = 1.02>
ST_14 : Operation 374 [1/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i3 %trunc_ln296, i8192 %this_0, i8192 %call_ret32, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 374 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 15> <Delay = 1.02>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%this_3_23_loc_load = load i8192 %this_3_23_loc"   --->   Operation 375 'load' 'this_3_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%this_4_23_loc_load = load i8192 %this_4_23_loc"   --->   Operation 376 'load' 'this_4_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%this_1_22_loc_load = load i8192 %this_1_22_loc"   --->   Operation 377 'load' 'this_1_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [2/2] (1.02ns)   --->   "%call_ln316 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %call_ret32, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_24_loc, i8192 %this_4_24_loc, i8192 %this_1_23_loc, i8192 %this_2_12_loc" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 378 'call' 'call_ln316' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 16> <Delay = 1.02>
ST_16 : Operation 379 [1/2] (1.02ns)   --->   "%call_ln316 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %call_ret32, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_24_loc, i8192 %this_4_24_loc, i8192 %this_1_23_loc, i8192 %this_2_12_loc" [HLS_Final_vitis_src/dpu.cpp:316]   --->   Operation 379 'call' 'call_ln316' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 17> <Delay = 1.02>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%this_3_24_loc_load = load i8192 %this_3_24_loc"   --->   Operation 380 'load' 'this_3_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%this_4_24_loc_load = load i8192 %this_4_24_loc"   --->   Operation 381 'load' 'this_4_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%this_1_23_loc_load = load i8192 %this_1_23_loc"   --->   Operation 382 'load' 'this_1_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%this_2_12_loc_load = load i8192 %this_2_12_loc"   --->   Operation 383 'load' 'this_2_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 384 [2/2] (1.02ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_24_loc_load, i8192 %this_4_24_loc_load, i8192 %this_1_23_loc_load, i8192 %this_2_12_loc_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_20, i8192 %this_4_20, i8192 %this_1_19, i8192 %this_2_11" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 384 'call' 'call_ln296' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 18> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 385 'specloopname' 'specloopname_ln296' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 386 [1/2] (0.00ns)   --->   "%call_ln296 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_24_loc_load, i8192 %this_4_24_loc_load, i8192 %this_1_23_loc_load, i8192 %this_2_12_loc_load, i3 %trunc_ln296, i8192 %this_0, i8 %addr1_read, i8192 %this_3_20, i8192 %this_4_20, i8192 %this_1_19, i8192 %this_2_11" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 386 'call' 'call_ln296' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln296 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:296]   --->   Operation 387 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>

State 19 <SV = 1> <Delay = 1.02>
ST_19 : Operation 388 [1/2] (1.02ns)   --->   "%call_ln286 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln286, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i6 %empty_136, i6 %empty, i8192 %this_3_19_loc, i8192 %this_4_19_loc, i8192 %this_1_18_loc" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 388 'call' 'call_ln286' <Predicate = (empty_137 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 389 [1/2] (1.02ns)   --->   "%call_ln277 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln277, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc" [HLS_Final_vitis_src/dpu.cpp:277]   --->   Operation 389 'call' 'call_ln277' <Predicate = (empty_137 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 2> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>

State 23 <SV = 5> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>

State 26 <SV = 8> <Delay = 0.00>

State 27 <SV = 9> <Delay = 0.00>

State 28 <SV = 10> <Delay = 0.00>

State 29 <SV = 11> <Delay = 0.00>

State 30 <SV = 12> <Delay = 0.00>

State 31 <SV = 13> <Delay = 0.00>

State 32 <SV = 14> <Delay = 0.00>

State 33 <SV = 15> <Delay = 0.00>

State 34 <SV = 16> <Delay = 0.00>

State 35 <SV = 17> <Delay = 0.00>

State 36 <SV = 18> <Delay = 0.00>

State 37 <SV = 19> <Delay = 0.00>

State 38 <SV = 20> <Delay = 0.00>

State 39 <SV = 21> <Delay = 0.00>

State 40 <SV = 22> <Delay = 0.00>

State 41 <SV = 23> <Delay = 0.00>

State 42 <SV = 24> <Delay = 0.00>

State 43 <SV = 25> <Delay = 0.00>

State 44 <SV = 26> <Delay = 0.00>

State 45 <SV = 27> <Delay = 0.00>

State 46 <SV = 28> <Delay = 0.00>

State 47 <SV = 29> <Delay = 0.00>

State 48 <SV = 30> <Delay = 0.00>

State 49 <SV = 31> <Delay = 0.00>

State 50 <SV = 32> <Delay = 0.00>

State 51 <SV = 33> <Delay = 0.00>

State 52 <SV = 34> <Delay = 0.00>

State 53 <SV = 35> <Delay = 0.00>

State 54 <SV = 36> <Delay = 0.00>

State 55 <SV = 37> <Delay = 0.00>

State 56 <SV = 38> <Delay = 0.00>

State 57 <SV = 39> <Delay = 0.00>

State 58 <SV = 40> <Delay = 0.00>

State 59 <SV = 41> <Delay = 0.00>

State 60 <SV = 42> <Delay = 0.00>

State 61 <SV = 43> <Delay = 0.00>

State 62 <SV = 44> <Delay = 0.00>

State 63 <SV = 45> <Delay = 0.75>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "%this_3_19_loc_load = load i8192 %this_3_19_loc"   --->   Operation 390 'load' 'this_3_19_loc_load' <Predicate = (empty_137 == 6)> <Delay = 0.00>
ST_63 : Operation 391 [1/1] (0.00ns)   --->   "%this_4_19_loc_load = load i8192 %this_4_19_loc"   --->   Operation 391 'load' 'this_4_19_loc_load' <Predicate = (empty_137 == 6)> <Delay = 0.00>
ST_63 : Operation 392 [1/1] (0.00ns)   --->   "%this_1_18_loc_load = load i8192 %this_1_18_loc"   --->   Operation 392 'load' 'this_1_18_loc_load' <Predicate = (empty_137 == 6)> <Delay = 0.00>
ST_63 : Operation 393 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 393 'br' 'br_ln0' <Predicate = (empty_137 == 6)> <Delay = 0.75>
ST_63 : Operation 394 [1/1] (0.00ns)   --->   "%this_3_18_loc_load = load i8192 %this_3_18_loc"   --->   Operation 394 'load' 'this_3_18_loc_load' <Predicate = (empty_137 == 5)> <Delay = 0.00>
ST_63 : Operation 395 [1/1] (0.00ns)   --->   "%this_4_18_loc_load = load i8192 %this_4_18_loc"   --->   Operation 395 'load' 'this_4_18_loc_load' <Predicate = (empty_137 == 5)> <Delay = 0.00>
ST_63 : Operation 396 [1/1] (0.00ns)   --->   "%this_1_17_loc_load = load i8192 %this_1_17_loc"   --->   Operation 396 'load' 'this_1_17_loc_load' <Predicate = (empty_137 == 5)> <Delay = 0.00>
ST_63 : Operation 397 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 397 'br' 'br_ln0' <Predicate = (empty_137 == 5)> <Delay = 0.75>

State 64 <SV = 1> <Delay = 1.85>
ST_64 : Operation 398 [1/1] (0.00ns)   --->   "%k_13 = load i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 398 'load' 'k_13' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 399 [1/1] (0.00ns)   --->   "%this_2_6_load = load i8192 %this_2_6"   --->   Operation 399 'load' 'this_2_6_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 400 [1/1] (0.00ns)   --->   "%this_1_10_load = load i8192 %this_1_10"   --->   Operation 400 'load' 'this_1_10_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 401 [1/1] (0.00ns)   --->   "%this_4_10_load = load i8192 %this_4_10"   --->   Operation 401 'load' 'this_4_10_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 402 [1/1] (0.00ns)   --->   "%this_3_10_load = load i8192 %this_3_10"   --->   Operation 402 'load' 'this_3_10_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 403 [1/1] (0.56ns)   --->   "%icmp_ln227 = icmp_eq  i3 %k_13, i3 6" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 403 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 404 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 404 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 405 [1/1] (0.71ns)   --->   "%k_14 = add i3 %k_13, i3 1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 405 'add' 'k_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %FUNC_MATMUL_LOOP1.split, void %sw.epilog.loopexit60" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 406 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 407 [1/1] (0.00ns)   --->   "%k_cast10 = zext i3 %k_13" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 407 'zext' 'k_cast10' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_64 : Operation 408 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_13" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 408 'zext' 'k_cast' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_64 : Operation 409 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_13, i2 0" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 409 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_64 : Operation 410 [1/1] (0.82ns)   --->   "%add_ln230 = add i5 %tmp, i5 %k_cast" [HLS_Final_vitis_src/dpu.cpp:230]   --->   Operation 410 'add' 'add_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 411 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_10_load, i8192 %this_4_10_load, i8192 %this_1_10_load, i3 %trunc_ln227, i8192 %this_0, i8 %addr1_read, i5 %add_ln230, i6 %empty_136, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 411 'call' 'call_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 412 [1/1] (0.84ns)   --->   "%conv227 = add i7 %k_cast10, i7 %addr3_cast_cast" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 412 'add' 'conv227' <Predicate = (!icmp_ln227)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [1/1] (0.46ns)   --->   "%store_ln227 = store i3 %k_14, i3 %k" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 413 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.46>
ST_64 : Operation 414 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 414 'br' 'br_ln0' <Predicate = (icmp_ln227)> <Delay = 0.75>

State 65 <SV = 2> <Delay = 1.02>
ST_65 : Operation 415 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_10_load, i8192 %this_4_10_load, i8192 %this_1_10_load, i3 %trunc_ln227, i8192 %this_0, i8 %addr1_read, i5 %add_ln230, i6 %empty_136, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 415 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 3> <Delay = 0.00>

State 67 <SV = 4> <Delay = 0.00>

State 68 <SV = 5> <Delay = 0.00>

State 69 <SV = 6> <Delay = 0.00>

State 70 <SV = 7> <Delay = 0.00>

State 71 <SV = 8> <Delay = 0.00>

State 72 <SV = 9> <Delay = 0.00>

State 73 <SV = 10> <Delay = 0.00>

State 74 <SV = 11> <Delay = 0.00>

State 75 <SV = 12> <Delay = 0.00>

State 76 <SV = 13> <Delay = 0.00>

State 77 <SV = 14> <Delay = 0.00>

State 78 <SV = 15> <Delay = 0.00>

State 79 <SV = 16> <Delay = 0.00>

State 80 <SV = 17> <Delay = 1.29>
ST_80 : Operation 416 [2/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:238]   --->   Operation 416 'call' 'call_ret25' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 18> <Delay = 1.29>
ST_81 : Operation 417 [1/2] (1.29ns)   --->   "%call_ret25 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:238]   --->   Operation 417 'call' 'call_ret25' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 19> <Delay = 1.02>
ST_82 : Operation 418 [1/1] (0.00ns)   --->   "%this_3_11_loc_load = load i8192 %this_3_11_loc"   --->   Operation 418 'load' 'this_3_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 419 [1/1] (0.00ns)   --->   "%this_4_11_loc_load = load i8192 %this_4_11_loc"   --->   Operation 419 'load' 'this_4_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 420 [1/1] (0.00ns)   --->   "%this_1_11_loc_load = load i8192 %this_1_11_loc"   --->   Operation 420 'load' 'this_1_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 421 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret25, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 421 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 20> <Delay = 1.02>
ST_83 : Operation 422 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret25, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 422 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 21> <Delay = 1.29>
ST_84 : Operation 423 [2/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 423 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 22> <Delay = 1.29>
ST_85 : Operation 424 [1/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 424 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 23> <Delay = 1.02>
ST_86 : Operation 425 [1/1] (0.00ns)   --->   "%this_3_12_loc_load = load i8192 %this_3_12_loc"   --->   Operation 425 'load' 'this_3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 426 [1/1] (0.00ns)   --->   "%this_4_12_loc_load = load i8192 %this_4_12_loc"   --->   Operation 426 'load' 'this_4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 427 [1/1] (0.00ns)   --->   "%this_1_12_loc_load = load i8192 %this_1_12_loc"   --->   Operation 427 'load' 'this_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 428 [2/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 428 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 24> <Delay = 1.02>
ST_87 : Operation 429 [1/2] (1.02ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i3 %trunc_ln227, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 429 'call' 'call_ln227' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 25> <Delay = 1.02>
ST_88 : Operation 430 [1/1] (0.00ns)   --->   "%this_3_13_loc_load = load i8192 %this_3_13_loc"   --->   Operation 430 'load' 'this_3_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 431 [1/1] (0.00ns)   --->   "%this_4_13_loc_load = load i8192 %this_4_13_loc"   --->   Operation 431 'load' 'this_4_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 432 [1/1] (0.00ns)   --->   "%this_1_13_loc_load = load i8192 %this_1_13_loc"   --->   Operation 432 'load' 'this_1_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 433 [2/2] (1.02ns)   --->   "%call_ln247 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_13_loc_load, i8192 %this_4_13_loc_load, i8192 %this_1_13_loc_load, i8192 %call_ret31, i3 %trunc_ln227, i8192 %this_0, i8192 %this_3_14_loc, i8192 %this_4_14_loc, i8192 %this_1_14_loc, i8192 %this_2_8_loc" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 433 'call' 'call_ln247' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 26> <Delay = 1.02>
ST_89 : Operation 434 [1/2] (1.02ns)   --->   "%call_ln247 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_13_loc_load, i8192 %this_4_13_loc_load, i8192 %this_1_13_loc_load, i8192 %call_ret31, i3 %trunc_ln227, i8192 %this_0, i8192 %this_3_14_loc, i8192 %this_4_14_loc, i8192 %this_1_14_loc, i8192 %this_2_8_loc" [HLS_Final_vitis_src/dpu.cpp:247]   --->   Operation 434 'call' 'call_ln247' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 27> <Delay = 0.56>
ST_90 : Operation 435 [1/1] (0.00ns)   --->   "%this_3_14_loc_load = load i8192 %this_3_14_loc"   --->   Operation 435 'load' 'this_3_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 436 [1/1] (0.00ns)   --->   "%this_4_14_loc_load = load i8192 %this_4_14_loc"   --->   Operation 436 'load' 'this_4_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 437 [1/1] (0.00ns)   --->   "%this_1_14_loc_load = load i8192 %this_1_14_loc"   --->   Operation 437 'load' 'this_1_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 438 [1/1] (0.00ns)   --->   "%this_2_8_loc_load = load i8192 %this_2_8_loc"   --->   Operation 438 'load' 'this_2_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 439 [2/2] (0.56ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_14_loc_load, i8192 %this_4_14_loc_load, i8192 %this_1_14_loc_load, i8192 %this_2_8_loc_load, i3 %trunc_ln227, i8192 %this_0, i7 %conv227, i8192 %this_3_10, i8192 %this_4_10, i8192 %this_1_10, i8192 %this_2_6" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 439 'call' 'call_ln227' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 28> <Delay = 0.00>
ST_91 : Operation 440 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 440 'specloopname' 'specloopname_ln227' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 441 [1/2] (0.00ns)   --->   "%call_ln227 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_14_loc_load, i8192 %this_4_14_loc_load, i8192 %this_1_14_loc_load, i8192 %this_2_8_loc_load, i3 %trunc_ln227, i8192 %this_0, i7 %conv227, i8192 %this_3_10, i8192 %this_4_10, i8192 %this_1_10, i8192 %this_2_6" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 441 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln227 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:227]   --->   Operation 442 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 92 <SV = 1> <Delay = 1.02>
ST_92 : Operation 443 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln188, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 443 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 444 [1/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 444 'call' 'call_ln160' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 445 [1/2] (1.02ns)   --->   "%call_ln149 = call void @dpu_func_Pipeline_FUNC_SUB_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i8192 %p_read_19, i3 %trunc_ln149, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i6 %empty, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:149]   --->   Operation 445 'call' 'call_ln149' <Predicate = (empty_137 == 1)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 2> <Delay = 0.00>

State 94 <SV = 3> <Delay = 0.00>

State 95 <SV = 4> <Delay = 0.00>

State 96 <SV = 5> <Delay = 0.00>

State 97 <SV = 6> <Delay = 0.00>

State 98 <SV = 7> <Delay = 0.00>

State 99 <SV = 8> <Delay = 0.00>

State 100 <SV = 9> <Delay = 0.00>

State 101 <SV = 10> <Delay = 0.00>

State 102 <SV = 11> <Delay = 0.00>

State 103 <SV = 12> <Delay = 0.00>

State 104 <SV = 13> <Delay = 0.00>

State 105 <SV = 14> <Delay = 0.00>

State 106 <SV = 15> <Delay = 0.00>

State 107 <SV = 16> <Delay = 0.00>

State 108 <SV = 17> <Delay = 0.00>

State 109 <SV = 18> <Delay = 0.00>

State 110 <SV = 19> <Delay = 0.00>

State 111 <SV = 20> <Delay = 0.00>

State 112 <SV = 21> <Delay = 0.00>

State 113 <SV = 22> <Delay = 0.00>

State 114 <SV = 23> <Delay = 0.00>

State 115 <SV = 24> <Delay = 0.00>

State 116 <SV = 25> <Delay = 0.00>

State 117 <SV = 26> <Delay = 0.00>

State 118 <SV = 27> <Delay = 0.00>

State 119 <SV = 28> <Delay = 0.00>

State 120 <SV = 29> <Delay = 1.29>
ST_120 : Operation 446 [2/2] (1.29ns)   --->   "%call_ret10 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:198]   --->   Operation 446 'call' 'call_ret10' <Predicate = (empty_137 == 3)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 30> <Delay = 1.29>
ST_121 : Operation 447 [1/2] (1.29ns)   --->   "%call_ret10 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:198]   --->   Operation 447 'call' 'call_ret10' <Predicate = (empty_137 == 3)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 31> <Delay = 1.02>
ST_122 : Operation 448 [1/1] (0.00ns)   --->   "%this_3_6_loc_load = load i8192 %this_3_6_loc"   --->   Operation 448 'load' 'this_3_6_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_122 : Operation 449 [1/1] (0.00ns)   --->   "%this_4_6_loc_load = load i8192 %this_4_6_loc"   --->   Operation 449 'load' 'this_4_6_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_122 : Operation 450 [1/1] (0.00ns)   --->   "%this_1_6_loc_load = load i8192 %this_1_6_loc"   --->   Operation 450 'load' 'this_1_6_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_122 : Operation 451 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret10, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 451 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 32> <Delay = 1.02>
ST_123 : Operation 452 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret10, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 452 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 33> <Delay = 1.29>
ST_124 : Operation 453 [2/2] (1.29ns)   --->   "%call_ret22 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 453 'call' 'call_ret22' <Predicate = (empty_137 == 3)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 34> <Delay = 1.29>
ST_125 : Operation 454 [1/2] (1.29ns)   --->   "%call_ret22 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 454 'call' 'call_ret22' <Predicate = (empty_137 == 3)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 35> <Delay = 1.02>
ST_126 : Operation 455 [1/1] (0.00ns)   --->   "%this_3_7_loc_load = load i8192 %this_3_7_loc"   --->   Operation 455 'load' 'this_3_7_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_126 : Operation 456 [1/1] (0.00ns)   --->   "%this_4_7_loc_load = load i8192 %this_4_7_loc"   --->   Operation 456 'load' 'this_4_7_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_126 : Operation 457 [1/1] (0.00ns)   --->   "%this_1_7_loc_load = load i8192 %this_1_7_loc"   --->   Operation 457 'load' 'this_1_7_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_126 : Operation 458 [2/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret22, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 458 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 36> <Delay = 1.02>
ST_127 : Operation 459 [1/2] (1.02ns)   --->   "%call_ln188 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i3 %trunc_ln188, i8192 %this_0, i8192 %call_ret22, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc" [HLS_Final_vitis_src/dpu.cpp:188]   --->   Operation 459 'call' 'call_ln188' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 37> <Delay = 1.02>
ST_128 : Operation 460 [1/1] (0.00ns)   --->   "%this_3_8_loc_load = load i8192 %this_3_8_loc"   --->   Operation 460 'load' 'this_3_8_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_128 : Operation 461 [1/1] (0.00ns)   --->   "%this_4_8_loc_load = load i8192 %this_4_8_loc"   --->   Operation 461 'load' 'this_4_8_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_128 : Operation 462 [1/1] (0.00ns)   --->   "%this_1_8_loc_load = load i8192 %this_1_8_loc"   --->   Operation 462 'load' 'this_1_8_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_128 : Operation 463 [2/2] (1.02ns)   --->   "%call_ln207 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_8_loc_load, i8192 %this_4_8_loc_load, i8192 %this_1_8_loc_load, i8192 %call_ret22, i3 %trunc_ln188, i8192 %this_0, i6 %empty, i8192 %this_3_9_loc, i8192 %this_4_9_loc, i8192 %this_1_9_loc, i8192 %this_2_5_loc" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 463 'call' 'call_ln207' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 38> <Delay = 1.02>
ST_129 : Operation 464 [1/2] (1.02ns)   --->   "%call_ln207 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_8_loc_load, i8192 %this_4_8_loc_load, i8192 %this_1_8_loc_load, i8192 %call_ret22, i3 %trunc_ln188, i8192 %this_0, i6 %empty, i8192 %this_3_9_loc, i8192 %this_4_9_loc, i8192 %this_1_9_loc, i8192 %this_2_5_loc" [HLS_Final_vitis_src/dpu.cpp:207]   --->   Operation 464 'call' 'call_ln207' <Predicate = (empty_137 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 39> <Delay = 1.29>
ST_130 : Operation 465 [2/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 465 'call' 'call_ret1' <Predicate = (empty_137 == 2)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 40> <Delay = 1.29>
ST_131 : Operation 466 [1/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 466 'call' 'call_ret1' <Predicate = (empty_137 == 2)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 41> <Delay = 1.02>
ST_132 : Operation 467 [1/1] (0.00ns)   --->   "%this_3_2_loc_load = load i8192 %this_3_2_loc"   --->   Operation 467 'load' 'this_3_2_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_132 : Operation 468 [1/1] (0.00ns)   --->   "%this_4_2_loc_load = load i8192 %this_4_2_loc"   --->   Operation 468 'load' 'this_4_2_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_132 : Operation 469 [1/1] (0.00ns)   --->   "%this_1_2_loc_load = load i8192 %this_1_2_loc"   --->   Operation 469 'load' 'this_1_2_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_132 : Operation 470 [2/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i3 %trunc_ln160, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 470 'call' 'call_ln160' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 42> <Delay = 1.02>
ST_133 : Operation 471 [1/2] (1.02ns)   --->   "%call_ln160 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i3 %trunc_ln160, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc" [HLS_Final_vitis_src/dpu.cpp:160]   --->   Operation 471 'call' 'call_ln160' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 43> <Delay = 1.02>
ST_134 : Operation 472 [1/1] (0.00ns)   --->   "%this_3_3_loc_load = load i8192 %this_3_3_loc"   --->   Operation 472 'load' 'this_3_3_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_134 : Operation 473 [1/1] (0.00ns)   --->   "%this_4_3_loc_load = load i8192 %this_4_3_loc"   --->   Operation 473 'load' 'this_4_3_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_134 : Operation 474 [1/1] (0.00ns)   --->   "%this_1_3_loc_load = load i8192 %this_1_3_loc"   --->   Operation 474 'load' 'this_1_3_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_134 : Operation 475 [2/2] (1.02ns)   --->   "%call_ln168 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_3_loc_load, i8192 %this_4_3_loc_load, i8192 %this_1_3_loc_load, i8192 %call_ret1, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %this_3_4_loc, i8192 %this_4_4_loc, i8192 %this_1_4_loc, i8192 %this_2_2_loc" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 475 'call' 'call_ln168' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 44> <Delay = 1.02>
ST_135 : Operation 476 [1/2] (1.02ns)   --->   "%call_ln168 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_3_loc_load, i8192 %this_4_3_loc_load, i8192 %this_1_3_loc_load, i8192 %call_ret1, i3 %trunc_ln160, i8192 %this_0, i8 %addr1_read, i8192 %this_3_4_loc, i8192 %this_4_4_loc, i8192 %this_1_4_loc, i8192 %this_2_2_loc" [HLS_Final_vitis_src/dpu.cpp:168]   --->   Operation 476 'call' 'call_ln168' <Predicate = (empty_137 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 45> <Delay = 0.75>
ST_136 : Operation 477 [1/1] (0.00ns)   --->   "%this_3_9_loc_load = load i8192 %this_3_9_loc"   --->   Operation 477 'load' 'this_3_9_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_136 : Operation 478 [1/1] (0.00ns)   --->   "%this_4_9_loc_load = load i8192 %this_4_9_loc"   --->   Operation 478 'load' 'this_4_9_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_136 : Operation 479 [1/1] (0.00ns)   --->   "%this_1_9_loc_load = load i8192 %this_1_9_loc"   --->   Operation 479 'load' 'this_1_9_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_136 : Operation 480 [1/1] (0.00ns)   --->   "%this_2_5_loc_load = load i8192 %this_2_5_loc"   --->   Operation 480 'load' 'this_2_5_loc_load' <Predicate = (empty_137 == 3)> <Delay = 0.00>
ST_136 : Operation 481 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 481 'br' 'br_ln0' <Predicate = (empty_137 == 3)> <Delay = 0.75>
ST_136 : Operation 482 [1/1] (0.00ns)   --->   "%this_3_4_loc_load = load i8192 %this_3_4_loc"   --->   Operation 482 'load' 'this_3_4_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_136 : Operation 483 [1/1] (0.00ns)   --->   "%this_4_4_loc_load = load i8192 %this_4_4_loc"   --->   Operation 483 'load' 'this_4_4_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_136 : Operation 484 [1/1] (0.00ns)   --->   "%this_1_4_loc_load = load i8192 %this_1_4_loc"   --->   Operation 484 'load' 'this_1_4_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_136 : Operation 485 [1/1] (0.00ns)   --->   "%this_2_2_loc_load = load i8192 %this_2_2_loc"   --->   Operation 485 'load' 'this_2_2_loc_load' <Predicate = (empty_137 == 2)> <Delay = 0.00>
ST_136 : Operation 486 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 486 'br' 'br_ln0' <Predicate = (empty_137 == 2)> <Delay = 0.75>
ST_136 : Operation 487 [1/1] (0.00ns)   --->   "%this_3_1_loc_load = load i8192 %this_3_1_loc"   --->   Operation 487 'load' 'this_3_1_loc_load' <Predicate = (empty_137 == 1)> <Delay = 0.00>
ST_136 : Operation 488 [1/1] (0.00ns)   --->   "%this_4_1_loc_load = load i8192 %this_4_1_loc"   --->   Operation 488 'load' 'this_4_1_loc_load' <Predicate = (empty_137 == 1)> <Delay = 0.00>
ST_136 : Operation 489 [1/1] (0.00ns)   --->   "%this_1_1_loc_load = load i8192 %this_1_1_loc"   --->   Operation 489 'load' 'this_1_1_loc_load' <Predicate = (empty_137 == 1)> <Delay = 0.00>
ST_136 : Operation 490 [1/1] (0.00ns)   --->   "%this_2_1_loc_load = load i8192 %this_2_1_loc"   --->   Operation 490 'load' 'this_2_1_loc_load' <Predicate = (empty_137 == 1)> <Delay = 0.00>
ST_136 : Operation 491 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 491 'br' 'br_ln0' <Predicate = (empty_137 == 1)> <Delay = 0.75>

State 137 <SV = 43> <Delay = 1.74>
ST_137 : Operation 492 [1/1] (0.00ns)   --->   "%k_11 = load i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 492 'load' 'k_11' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 493 [1/1] (0.00ns)   --->   "%this_2_15_load = load i8192 %this_2_15"   --->   Operation 493 'load' 'this_2_15_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 494 [1/1] (0.00ns)   --->   "%this_1_26_load = load i8192 %this_1_26"   --->   Operation 494 'load' 'this_1_26_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 495 [1/1] (0.00ns)   --->   "%this_4_27_load = load i8192 %this_4_27"   --->   Operation 495 'load' 'this_4_27_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 496 [1/1] (0.00ns)   --->   "%this_3_27_load = load i8192 %this_3_27"   --->   Operation 496 'load' 'this_3_27_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 497 [1/1] (0.72ns)   --->   "%icmp_ln344 = icmp_eq  i4 %k_11, i4 8" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 497 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 498 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 498 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 499 [1/1] (0.80ns)   --->   "%k_12 = add i4 %k_11, i4 1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 499 'add' 'k_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %FUNC_INTT_LOOP1.split, void %sw.epilog.loopexit" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 500 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 501 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_27_load, i8192 %this_4_27_load, i8192 %this_1_26_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 501 'call' 'call_ln344' <Predicate = (!icmp_ln344)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i4 %k_11" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 502 'trunc' 'trunc_ln353' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_137 : Operation 503 [1/1] (0.46ns)   --->   "%store_ln344 = store i4 %k_12, i4 %k_9" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 503 'store' 'store_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.46>
ST_137 : Operation 504 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 504 'br' 'br_ln0' <Predicate = (icmp_ln344)> <Delay = 0.75>

State 138 <SV = 44> <Delay = 1.02>
ST_138 : Operation 505 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_27_load, i8192 %this_4_27_load, i8192 %this_1_26_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 505 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 45> <Delay = 2.16>
ST_139 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i3 %trunc_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 506 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 507 [1/1] (0.87ns)   --->   "%add_ln353 = add i8 %zext_ln353, i8 146" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 507 'add' 'add_ln353' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 508 [2/2] (1.29ns)   --->   "%call_ret19 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 508 'call' 'call_ret19' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 46> <Delay = 1.29>
ST_140 : Operation 509 [1/2] (1.29ns)   --->   "%call_ret19 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln353" [HLS_Final_vitis_src/dpu.cpp:353]   --->   Operation 509 'call' 'call_ret19' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 47> <Delay = 1.02>
ST_141 : Operation 510 [1/1] (0.00ns)   --->   "%this_3_28_loc_load = load i8192 %this_3_28_loc"   --->   Operation 510 'load' 'this_3_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 511 [1/1] (0.00ns)   --->   "%this_4_28_loc_load = load i8192 %this_4_28_loc"   --->   Operation 511 'load' 'this_4_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 512 [1/1] (0.00ns)   --->   "%this_1_27_loc_load = load i8192 %this_1_27_loc"   --->   Operation 512 'load' 'this_1_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 513 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %call_ret19, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 513 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 48> <Delay = 1.02>
ST_142 : Operation 514 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %call_ret19, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 514 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 49> <Delay = 1.29>
ST_143 : Operation 515 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 515 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 50> <Delay = 1.29>
ST_144 : Operation 516 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 516 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 51> <Delay = 1.02>
ST_145 : Operation 517 [1/1] (0.00ns)   --->   "%this_3_29_loc_load = load i8192 %this_3_29_loc"   --->   Operation 517 'load' 'this_3_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 518 [1/1] (0.00ns)   --->   "%this_4_29_loc_load = load i8192 %this_4_29_loc"   --->   Operation 518 'load' 'this_4_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 519 [1/1] (0.00ns)   --->   "%this_1_28_loc_load = load i8192 %this_1_28_loc"   --->   Operation 519 'load' 'this_1_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 520 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 520 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 52> <Delay = 1.02>
ST_146 : Operation 521 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 521 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 53> <Delay = 1.29>
ST_147 : Operation 522 [2/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 522 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 54> <Delay = 1.29>
ST_148 : Operation 523 [1/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 523 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 55> <Delay = 1.02>
ST_149 : Operation 524 [1/1] (0.00ns)   --->   "%this_3_30_loc_load = load i8192 %this_3_30_loc"   --->   Operation 524 'load' 'this_3_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 525 [1/1] (0.00ns)   --->   "%this_4_30_loc_load = load i8192 %this_4_30_loc"   --->   Operation 525 'load' 'this_4_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 526 [1/1] (0.00ns)   --->   "%this_1_29_loc_load = load i8192 %this_1_29_loc"   --->   Operation 526 'load' 'this_1_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 527 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_31_loc, i8192 %this_4_31_loc, i8192 %this_1_30_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 527 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 56> <Delay = 1.02>
ST_150 : Operation 528 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i3 %trunc_ln344, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_31_loc, i8192 %this_4_31_loc, i8192 %this_1_30_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 528 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 57> <Delay = 1.02>
ST_151 : Operation 529 [1/1] (0.00ns)   --->   "%this_3_31_loc_load = load i8192 %this_3_31_loc"   --->   Operation 529 'load' 'this_3_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 530 [1/1] (0.00ns)   --->   "%this_4_31_loc_load = load i8192 %this_4_31_loc"   --->   Operation 530 'load' 'this_4_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 531 [1/1] (0.00ns)   --->   "%this_1_30_loc_load = load i8192 %this_1_30_loc"   --->   Operation 531 'load' 'this_1_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 532 [2/2] (1.02ns)   --->   "%call_ln372 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_31_loc_load, i8192 %this_4_31_loc_load, i8192 %this_1_30_loc_load, i8192 %call_ret30, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27, i8192 %this_4_27, i8192 %this_1_26, i8192 %this_2_15" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 532 'call' 'call_ln372' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 58> <Delay = 0.00>
ST_152 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln344 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 533 'specloopname' 'specloopname_ln344' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 534 [1/2] (0.00ns)   --->   "%call_ln372 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_31_loc_load, i8192 %this_4_31_loc_load, i8192 %this_1_30_loc_load, i8192 %call_ret30, i3 %trunc_ln344, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27, i8192 %this_4_27, i8192 %this_1_26, i8192 %this_2_15" [HLS_Final_vitis_src/dpu.cpp:372]   --->   Operation 534 'call' 'call_ln372' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln344 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 535 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>

State 153 <SV = 1> <Delay = 1.02>
ST_153 : Operation 536 [1/2] (1.02ns)   --->   "%call_ln139 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read48, i8192 %p_read_19, i3 %trunc_ln139, i8192 %this_0, i8 %addr1_read, i6 %empty_136, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc" [HLS_Final_vitis_src/dpu.cpp:139]   --->   Operation 536 'call' 'call_ln139' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 2> <Delay = 0.00>

State 155 <SV = 3> <Delay = 0.00>

State 156 <SV = 4> <Delay = 0.00>

State 157 <SV = 5> <Delay = 0.00>

State 158 <SV = 6> <Delay = 0.00>

State 159 <SV = 7> <Delay = 0.00>

State 160 <SV = 8> <Delay = 0.00>

State 161 <SV = 9> <Delay = 0.00>

State 162 <SV = 10> <Delay = 0.00>

State 163 <SV = 11> <Delay = 0.00>

State 164 <SV = 12> <Delay = 0.00>

State 165 <SV = 13> <Delay = 0.00>

State 166 <SV = 14> <Delay = 0.00>

State 167 <SV = 15> <Delay = 0.00>

State 168 <SV = 16> <Delay = 0.00>

State 169 <SV = 17> <Delay = 0.00>

State 170 <SV = 18> <Delay = 0.00>

State 171 <SV = 19> <Delay = 0.00>

State 172 <SV = 20> <Delay = 0.00>

State 173 <SV = 21> <Delay = 0.00>

State 174 <SV = 22> <Delay = 0.00>

State 175 <SV = 23> <Delay = 0.00>

State 176 <SV = 24> <Delay = 0.00>

State 177 <SV = 25> <Delay = 0.00>

State 178 <SV = 26> <Delay = 0.00>

State 179 <SV = 27> <Delay = 0.00>

State 180 <SV = 28> <Delay = 0.00>

State 181 <SV = 29> <Delay = 0.00>

State 182 <SV = 30> <Delay = 0.00>

State 183 <SV = 31> <Delay = 0.00>

State 184 <SV = 32> <Delay = 0.00>

State 185 <SV = 33> <Delay = 0.00>

State 186 <SV = 34> <Delay = 0.00>

State 187 <SV = 35> <Delay = 0.00>

State 188 <SV = 36> <Delay = 0.00>

State 189 <SV = 37> <Delay = 0.00>

State 190 <SV = 38> <Delay = 0.00>

State 191 <SV = 39> <Delay = 0.00>

State 192 <SV = 40> <Delay = 0.00>

State 193 <SV = 41> <Delay = 0.00>

State 194 <SV = 42> <Delay = 0.00>

State 195 <SV = 43> <Delay = 0.00>

State 196 <SV = 44> <Delay = 0.00>

State 197 <SV = 45> <Delay = 0.75>
ST_197 : Operation 537 [1/1] (0.00ns)   --->   "%this_3_0_loc_load = load i8192 %this_3_0_loc"   --->   Operation 537 'load' 'this_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 538 [1/1] (0.00ns)   --->   "%this_4_0_loc_load = load i8192 %this_4_0_loc"   --->   Operation 538 'load' 'this_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 539 [1/1] (0.00ns)   --->   "%this_1_0_loc_load = load i8192 %this_1_0_loc"   --->   Operation 539 'load' 'this_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 540 [1/1] (0.00ns)   --->   "%this_2_0_loc_load = load i8192 %this_2_0_loc"   --->   Operation 540 'load' 'this_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 541 [1/1] (0.75ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 198 <SV = 46> <Delay = 0.00>
ST_198 : Operation 542 [1/1] (0.00ns)   --->   "%this_3_34 = phi i8192 %this_3_19_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_3_18_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_3_9_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_3_4_loc_load, void %FUNC_RD_LOOP1, i8192 %this_3_1_loc_load, void %FUNC_SUB_LOOP1, i8192 %this_3_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %this_3_27_load, void %sw.epilog.loopexit, i8192 %this_3_20_load, void %sw.epilog.loopexit59, i8192 %this_3_10_load, void %sw.epilog.loopexit60"   --->   Operation 542 'phi' 'this_3_34' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 543 [1/1] (0.00ns)   --->   "%this_4_34 = phi i8192 %this_4_19_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_4_18_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_4_9_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_4_4_loc_load, void %FUNC_RD_LOOP1, i8192 %this_4_1_loc_load, void %FUNC_SUB_LOOP1, i8192 %this_4_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %this_4_27_load, void %sw.epilog.loopexit, i8192 %this_4_20_load, void %sw.epilog.loopexit59, i8192 %this_4_10_load, void %sw.epilog.loopexit60"   --->   Operation 543 'phi' 'this_4_34' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 544 [1/1] (0.00ns)   --->   "%this_1_33 = phi i8192 %this_1_18_loc_load, void %FUNC_POW2ROUND_LOOP1, i8192 %this_1_17_loc_load, void %FUNC_CADDQ_LOOP1, i8192 %this_1_9_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_1_4_loc_load, void %FUNC_RD_LOOP1, i8192 %this_1_1_loc_load, void %FUNC_SUB_LOOP1, i8192 %this_1_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %this_1_26_load, void %sw.epilog.loopexit, i8192 %this_1_19_load, void %sw.epilog.loopexit59, i8192 %this_1_10_load, void %sw.epilog.loopexit60"   --->   Operation 544 'phi' 'this_1_33' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 545 [1/1] (0.00ns)   --->   "%this_2_19 = phi i8192 %p_read_19, void %FUNC_POW2ROUND_LOOP1, i8192 %p_read_19, void %FUNC_CADDQ_LOOP1, i8192 %this_2_5_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_2_2_loc_load, void %FUNC_RD_LOOP1, i8192 %this_2_1_loc_load, void %FUNC_SUB_LOOP1, i8192 %this_2_0_loc_load, void %FUNC_ADD_LOOP1, i8192 %this_2_15_load, void %sw.epilog.loopexit, i8192 %this_2_11_load, void %sw.epilog.loopexit59, i8192 %this_2_6_load, void %sw.epilog.loopexit60"   --->   Operation 545 'phi' 'this_2_19' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 546 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i32768 <undef>, i8192 %this_3_34" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 546 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 547 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32768 %mrv_s, i8192 %this_4_34" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 547 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 548 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32768 %mrv_1, i8192 %this_1_33" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 548 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 549 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32768 %mrv_2, i8192 %this_2_19" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 549 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 550 [1/1] (0.00ns)   --->   "%ret_ln529 = ret i32768 %mrv_3" [HLS_Final_vitis_src/dpu.cpp:529]   --->   Operation 550 'ret' 'ret_ln529' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.02ns
The critical path consists of the following:
	wire read operation ('itr_read') on port 'itr' [12]  (0 ns)
	'call' operation ('call_ln286', HLS_Final_vitis_src/dpu.cpp:286) to 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' [162]  (1.02 ns)

 <State 2>: 1.27ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:297) on local variable 'k' [121]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:296) [128]  (0.809 ns)
	'store' operation ('store_ln296', HLS_Final_vitis_src/dpu.cpp:296) of variable 'k', HLS_Final_vitis_src/dpu.cpp:296 on local variable 'k' [156]  (0.46 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln297', HLS_Final_vitis_src/dpu.cpp:297) [134]  (0.871 ns)
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [135]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [135]  (1.3 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [136]  (1.02 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [136]  (1.02 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:307) to 'read_p2' [140]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:307) to 'read_p2' [140]  (1.3 ns)

 <State 9>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_21_loc_load') on local variable 'this_3_21_loc' [137]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [141]  (1.02 ns)

 <State 10>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [141]  (1.02 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret32', HLS_Final_vitis_src/dpu.cpp:316) to 'read_p2' [145]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret32', HLS_Final_vitis_src/dpu.cpp:316) to 'read_p2' [145]  (1.3 ns)

 <State 13>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_22_loc_load') on local variable 'this_3_22_loc' [142]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [146]  (1.02 ns)

 <State 14>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [146]  (1.02 ns)

 <State 15>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_23_loc_load') on local variable 'this_3_23_loc' [147]  (0 ns)
	'call' operation ('call_ln316', HLS_Final_vitis_src/dpu.cpp:316) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [150]  (1.02 ns)

 <State 16>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln316', HLS_Final_vitis_src/dpu.cpp:316) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [150]  (1.02 ns)

 <State 17>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_24_loc_load') on local variable 'this_3_24_loc' [151]  (0 ns)
	'call' operation ('call_ln296', HLS_Final_vitis_src/dpu.cpp:296) to 'dpu_func_Pipeline_FUNC_NTT_LOOP5' [155]  (1.02 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln277', HLS_Final_vitis_src/dpu.cpp:277) to 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' [169]  (1.02 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_34') with incoming values : ('this_3_20_load') ('this_3_19_loc_load') ('this_3_18_loc_load') ('this_3_10_load') ('this_3_9_loc_load') ('this_3_4_loc_load') ('this_3_1_loc_load') ('this_3_27_load') ('this_3_0_loc_load') [336]  (0.755 ns)

 <State 64>: 1.85ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:227) on local variable 'k' [188]  (0 ns)
	'add' operation ('add_ln230', HLS_Final_vitis_src/dpu.cpp:230) [202]  (0.825 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [203]  (1.03 ns)

 <State 65>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [203]  (1.02 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:238) to 'read_p2' [207]  (1.3 ns)

 <State 81>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:238) to 'read_p2' [207]  (1.3 ns)

 <State 82>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_11_loc_load') on local variable 'this_3_11_loc' [204]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [208]  (1.02 ns)

 <State 83>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [208]  (1.02 ns)

 <State 84>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:247) to 'read_p2' [212]  (1.3 ns)

 <State 85>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:247) to 'read_p2' [212]  (1.3 ns)

 <State 86>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_12_loc_load') on local variable 'this_3_12_loc' [209]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [213]  (1.02 ns)

 <State 87>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [213]  (1.02 ns)

 <State 88>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_13_loc_load') on local variable 'this_3_13_loc' [214]  (0 ns)
	'call' operation ('call_ln247', HLS_Final_vitis_src/dpu.cpp:247) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [217]  (1.02 ns)

 <State 89>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln247', HLS_Final_vitis_src/dpu.cpp:247) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [217]  (1.02 ns)

 <State 90>: 0.561ns
The critical path consists of the following:
	'load' operation ('this_3_14_loc_load') on local variable 'this_3_14_loc' [218]  (0 ns)
	'call' operation ('call_ln227', HLS_Final_vitis_src/dpu.cpp:227) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' [223]  (0.561 ns)

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP1' [252]  (1.02 ns)

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 0ns
The critical path consists of the following:

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret10', HLS_Final_vitis_src/dpu.cpp:198) to 'read_p2' [234]  (1.3 ns)

 <State 121>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret10', HLS_Final_vitis_src/dpu.cpp:198) to 'read_p2' [234]  (1.3 ns)

 <State 122>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_6_loc_load') on local variable 'this_3_6_loc' [231]  (0 ns)
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [235]  (1.02 ns)

 <State 123>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [235]  (1.02 ns)

 <State 124>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:207) to 'read_p2' [239]  (1.3 ns)

 <State 125>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:207) to 'read_p2' [239]  (1.3 ns)

 <State 126>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_7_loc_load') on local variable 'this_3_7_loc' [236]  (0 ns)
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [240]  (1.02 ns)

 <State 127>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln188', HLS_Final_vitis_src/dpu.cpp:188) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [240]  (1.02 ns)

 <State 128>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_8_loc_load') on local variable 'this_3_8_loc' [241]  (0 ns)
	'call' operation ('call_ln207', HLS_Final_vitis_src/dpu.cpp:207) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [244]  (1.02 ns)

 <State 129>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln207', HLS_Final_vitis_src/dpu.cpp:207) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [244]  (1.02 ns)

 <State 130>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:168) to 'read_p2' [256]  (1.3 ns)

 <State 131>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:168) to 'read_p2' [256]  (1.3 ns)

 <State 132>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_2_loc_load') on local variable 'this_3_2_loc' [253]  (0 ns)
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [257]  (1.02 ns)

 <State 133>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln160', HLS_Final_vitis_src/dpu.cpp:160) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [257]  (1.02 ns)

 <State 134>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_3_loc_load') on local variable 'this_3_3_loc' [258]  (0 ns)
	'call' operation ('call_ln168', HLS_Final_vitis_src/dpu.cpp:168) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [261]  (1.02 ns)

 <State 135>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln168', HLS_Final_vitis_src/dpu.cpp:168) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [261]  (1.02 ns)

 <State 136>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_34') with incoming values : ('this_3_20_load') ('this_3_19_loc_load') ('this_3_18_loc_load') ('this_3_10_load') ('this_3_9_loc_load') ('this_3_4_loc_load') ('this_3_1_loc_load') ('this_3_27_load') ('this_3_0_loc_load') [336]  (0.755 ns)

 <State 137>: 1.75ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:353) on local variable 'k' [289]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:344) [296]  (0.809 ns)
	'store' operation ('store_ln344', HLS_Final_vitis_src/dpu.cpp:344) of variable 'k', HLS_Final_vitis_src/dpu.cpp:344 on local variable 'k' [323]  (0.46 ns)
	blocking operation 0.476 ns on control path)

 <State 138>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP1' [300]  (1.02 ns)

 <State 139>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln353', HLS_Final_vitis_src/dpu.cpp:353) [306]  (0.871 ns)
	'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:353) to 'read_p2' [307]  (1.3 ns)

 <State 140>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:353) to 'read_p2' [307]  (1.3 ns)

 <State 141>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_28_loc_load') on local variable 'this_3_28_loc' [301]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [308]  (1.02 ns)

 <State 142>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [308]  (1.02 ns)

 <State 143>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [312]  (1.3 ns)

 <State 144>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [312]  (1.3 ns)

 <State 145>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_29_loc_load') on local variable 'this_3_29_loc' [309]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [313]  (1.02 ns)

 <State 146>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [313]  (1.02 ns)

 <State 147>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:372) to 'read_p2' [317]  (1.3 ns)

 <State 148>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:372) to 'read_p2' [317]  (1.3 ns)

 <State 149>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_30_loc_load') on local variable 'this_3_30_loc' [314]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [318]  (1.02 ns)

 <State 150>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [318]  (1.02 ns)

 <State 151>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_31_loc_load') on local variable 'this_3_31_loc' [319]  (0 ns)
	'call' operation ('call_ln372', HLS_Final_vitis_src/dpu.cpp:372) to 'dpu_func_Pipeline_FUNC_INTT_LOOP5' [322]  (1.02 ns)

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln139', HLS_Final_vitis_src/dpu.cpp:139) to 'dpu_func_Pipeline_FUNC_ADD_LOOP1' [329]  (1.02 ns)

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0ns
The critical path consists of the following:

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 0ns
The critical path consists of the following:

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_34') with incoming values : ('this_3_20_load') ('this_3_19_loc_load') ('this_3_18_loc_load') ('this_3_10_load') ('this_3_9_loc_load') ('this_3_4_loc_load') ('this_3_1_loc_load') ('this_3_27_load') ('this_3_0_loc_load') [336]  (0.755 ns)

 <State 198>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
