{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650324242275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650324242282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 19:24:02 2022 " "Processing started: Mon Apr 18 19:24:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650324242282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324242282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324242282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650324245461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650324245461 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps.qsys " "Elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324256953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:22 Progress: Loading Final_Project/hps.qsys " "2022.04.18.19:24:22 Progress: Loading Final_Project/hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324262370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:23 Progress: Reading input file " "2022.04.18.19:24:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324263510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:23 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.04.18.19:24:23 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324263618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:24 Progress: Parameterizing module clk_0 " "2022.04.18.19:24:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324264635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:24 Progress: Adding de10_vga_raster_0 \[de10_vga_raster 1.2\] " "2022.04.18.19:24:24 Progress: Adding de10_vga_raster_0 \[de10_vga_raster 1.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324264637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:25 Progress: Parameterizing module de10_vga_raster_0 " "2022.04.18.19:24:25 Progress: Parameterizing module de10_vga_raster_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324265317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:25 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.04.18.19:24:25 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324265318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing module hps_0 " "2022.04.18.19:24:26 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Adding key0 \[altera_avalon_pio 18.1\] " "2022.04.18.19:24:26 Progress: Adding key0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing module key0 " "2022.04.18.19:24:26 Progress: Parameterizing module key0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Adding key1 \[altera_avalon_pio 18.1\] " "2022.04.18.19:24:26 Progress: Adding key1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing module key1 " "2022.04.18.19:24:26 Progress: Parameterizing module key1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Adding key2 \[altera_avalon_pio 18.1\] " "2022.04.18.19:24:26 Progress: Adding key2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing module key2 " "2022.04.18.19:24:26 Progress: Parameterizing module key2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Adding key3 \[altera_avalon_pio 18.1\] " "2022.04.18.19:24:26 Progress: Adding key3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing module key3 " "2022.04.18.19:24:26 Progress: Parameterizing module key3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Building connections " "2022.04.18.19:24:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Parameterizing connections " "2022.04.18.19:24:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:26 Progress: Validating " "2022.04.18.19:24:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324266875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.18.19:24:38 Progress: Done reading input file " "2022.04.18.19:24:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324278924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282390 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282390 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.key0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.key0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.key1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.key1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.key2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.key2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.key3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.key3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324282393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Generating hps \"hps\" for QUARTUS_SYNTH " "Hps: Generating hps \"hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324285307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0: \"hps\" instantiated de10_vga_raster \"de10_vga_raster_0\" " "De10_vga_raster_0: \"hps\" instantiated de10_vga_raster \"de10_vga_raster_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324298911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324298915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324299620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324300070 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324300073 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324300073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324304312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key0: Starting RTL generation for module 'hps_key0' " "Key0: Starting RTL generation for module 'hps_key0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324304330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_key0 --dir=C:/Users/Jonathan/AppData/Local/Temp/alt9100_8194894347518543333.dir/0003_key0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jonathan/AppData/Local/Temp/alt9100_8194894347518543333.dir/0003_key0_gen//hps_key0_component_configuration.pl  --do_build_sim=0  \] " "Key0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_key0 --dir=C:/Users/Jonathan/AppData/Local/Temp/alt9100_8194894347518543333.dir/0003_key0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jonathan/AppData/Local/Temp/alt9100_8194894347518543333.dir/0003_key0_gen//hps_key0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324304330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key0: Done RTL generation for module 'hps_key0' " "Key0: Done RTL generation for module 'hps_key0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324304617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key0: \"hps\" instantiated altera_avalon_pio \"key0\" " "Key0: \"hps\" instantiated altera_avalon_pio \"key0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324304620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324309355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324310009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324310707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324311373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324312027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324316018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324316027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324316059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"de10_vga_raster_0_avalon_slave_0_translator\" " "De10_vga_raster_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"de10_vga_raster_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"de10_vga_raster_0_avalon_slave_0_agent\" " "De10_vga_raster_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"de10_vga_raster_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"de10_vga_raster_0_avalon_slave_0_agent_rsp_fifo\" " "De10_vga_raster_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"de10_vga_raster_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"de10_vga_raster_0_avalon_slave_0_burst_adapter\" " "De10_vga_raster_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"de10_vga_raster_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"de10_vga_raster_0_avalon_slave_0_rsp_width_adapter\" " "De10_vga_raster_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"de10_vga_raster_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324317532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324318835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324320080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324345842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324345877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324345881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Done \"hps\" with 27 modules, 84 files " "Hps: Done \"hps\" with 27 modules, 84 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324345882 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps.qsys " "Finished elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324347338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_vga8_640x480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map_vga8_640x480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_vga8_640x480-imp " "Found design unit 1: map_vga8_640x480-imp" {  } { { "map_vga8_640x480.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/map_vga8_640x480.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351654 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_vga8_640x480 " "Found entity 1: map_vga8_640x480" {  } { { "map_vga8_640x480.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/map_vga8_640x480.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red1_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file red1_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 red1_vga8_25x25-imp " "Found design unit 1: red1_vga8_25x25-imp" {  } { { "red1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red1_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351660 ""} { "Info" "ISGN_ENTITY_NAME" "1 red1_vga8_25x25 " "Found entity 1: red1_vga8_25x25" {  } { { "red1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red1_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red2_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file red2_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 red2_vga8_25x25-imp " "Found design unit 1: red2_vga8_25x25-imp" {  } { { "red2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red2_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351665 ""} { "Info" "ISGN_ENTITY_NAME" "1 red2_vga8_25x25 " "Found entity 1: red2_vga8_25x25" {  } { { "red2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/red2_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyan1_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyan1_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyan1_vga8_25x25-imp " "Found design unit 1: cyan1_vga8_25x25-imp" {  } { { "cyan1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan1_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351670 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyan1_vga8_25x25 " "Found entity 1: cyan1_vga8_25x25" {  } { { "cyan1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan1_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyan2_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyan2_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyan2_vga8_25x25-imp " "Found design unit 1: cyan2_vga8_25x25-imp" {  } { { "cyan2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan2_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351676 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyan2_vga8_25x25 " "Found entity 1: cyan2_vga8_25x25" {  } { { "cyan2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/cyan2_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orange1_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orange1_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orange1_vga8_25x25-imp " "Found design unit 1: orange1_vga8_25x25-imp" {  } { { "orange1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange1_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351680 ""} { "Info" "ISGN_ENTITY_NAME" "1 orange1_vga8_25x25 " "Found entity 1: orange1_vga8_25x25" {  } { { "orange1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange1_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orange2_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orange2_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orange2_vga8_25x25-imp " "Found design unit 1: orange2_vga8_25x25-imp" {  } { { "orange2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange2_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351685 ""} { "Info" "ISGN_ENTITY_NAME" "1 orange2_vga8_25x25 " "Found entity 1: orange2_vga8_25x25" {  } { { "orange2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/orange2_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pink1_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pink1_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pink1_vga8_25x25-imp " "Found design unit 1: pink1_vga8_25x25-imp" {  } { { "pink1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink1_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351691 ""} { "Info" "ISGN_ENTITY_NAME" "1 pink1_vga8_25x25 " "Found entity 1: pink1_vga8_25x25" {  } { { "pink1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink1_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pink2_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pink2_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pink2_vga8_25x25-imp " "Found design unit 1: pink2_vga8_25x25-imp" {  } { { "pink2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink2_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351696 ""} { "Info" "ISGN_ENTITY_NAME" "1 pink2_vga8_25x25 " "Found entity 1: pink2_vga8_25x25" {  } { { "pink2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pink2_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scared1_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scared1_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scared1_vga8_25x25-imp " "Found design unit 1: scared1_vga8_25x25-imp" {  } { { "scared1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared1_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351700 ""} { "Info" "ISGN_ENTITY_NAME" "1 scared1_vga8_25x25 " "Found entity 1: scared1_vga8_25x25" {  } { { "scared1_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared1_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scared2_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scared2_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scared2_vga8_25x25-imp " "Found design unit 1: scared2_vga8_25x25-imp" {  } { { "scared2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared2_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351706 ""} { "Info" "ISGN_ENTITY_NAME" "1 scared2_vga8_25x25 " "Found entity 1: scared2_vga8_25x25" {  } { { "scared2_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/scared2_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanopen_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacmanopen_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacmanopen_vga8_25x25-imp " "Found design unit 1: pacmanopen_vga8_25x25-imp" {  } { { "pacmanopen_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanopen_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351711 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacmanopen_vga8_25x25 " "Found entity 1: pacmanopen_vga8_25x25" {  } { { "pacmanopen_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanopen_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacmanclosed_vga8_25x25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacmanclosed_vga8_25x25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacmanclosed_vga8_25x25-imp " "Found design unit 1: pacmanclosed_vga8_25x25-imp" {  } { { "pacmanclosed_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanclosed_vga8_25x25.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351716 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacmanclosed_vga8_25x25 " "Found entity 1: pacmanclosed_vga8_25x25" {  } { { "pacmanclosed_vga8_25x25.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacmanclosed_vga8_25x25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_vga_raster-rtl " "Found design unit 1: de10_vga_raster-rtl" {  } { { "de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351720 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_vga_raster " "Found entity 1: de10_vga_raster" {  } { { "de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_vga_raster_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_vga_raster_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_vga_raster_tb-test_bench " "Found design unit 1: de10_vga_raster_tb-test_bench" {  } { { "de10_vga_raster_tb.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351726 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_vga_raster_tb " "Found entity 1: de10_vga_raster_tb" {  } { { "de10_vga_raster_tb.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/de10_vga_raster_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacman.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacman-rtl " "Found design unit 1: pacman-rtl" {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351730 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacman " "Found entity 1: pacman" {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "db/ip/hps/hps.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351837 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351880 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351880 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351880 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351880 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324351898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351924 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324351996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324351999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324351999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/de10_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/hps/submodules/de10_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_vga_raster-rtl " "Found design unit 1: de10_vga_raster-rtl" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352007 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_vga_raster " "Found entity 1: de10_vga_raster" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0 " "Found entity 1: hps_hps_0" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_fpga_interfaces " "Found entity 1: hps_hps_0_fpga_interfaces" {  } { { "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io " "Found entity 1: hps_hps_0_hps_io" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io_border " "Found entity 1: hps_hps_0_hps_io_border" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_key0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_key0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_key0 " "Found entity 1: hps_key0" {  } { { "db/ip/hps/submodules/hps_key0.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_key0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352132 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352141 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650324352145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_003_default_decode " "Found entity 1: hps_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352150 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_003 " "Found entity 2: hps_mm_interconnect_0_router_003" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps/submodules/hps_sdram.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650324352358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324352358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324353434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacman " "Elaborating entity \"pacman\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650324353713 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT pacman.vhd(50) " "VHDL Signal Declaration warning at pacman.vhd(50): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK pacman.vhd(52) " "VHDL Signal Declaration warning at pacman.vhd(52): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK pacman.vhd(61) " "VHDL Signal Declaration warning at pacman.vhd(61): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_DCLK pacman.vhd(92) " "VHDL Signal Declaration warning at pacman.vhd(92): used implicit default value for signal \"HPS_FLASH_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_NCSO pacman.vhd(93) " "VHDL Signal Declaration warning at pacman.vhd(93): used implicit default value for signal \"HPS_FLASH_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_CLK pacman.vhd(104) " "VHDL Signal Declaration warning at pacman.vhd(104): used implicit default value for signal \"HPS_LCM_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_MOSI pacman.vhd(106) " "VHDL Signal Declaration warning at pacman.vhd(106): used implicit default value for signal \"HPS_LCM_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_SS pacman.vhd(107) " "VHDL Signal Declaration warning at pacman.vhd(107): used implicit default value for signal \"HPS_LCM_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK pacman.vhd(113) " "VHDL Signal Declaration warning at pacman.vhd(113): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI pacman.vhd(115) " "VHDL Signal Declaration warning at pacman.vhd(115): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_SS pacman.vhd(116) " "VHDL Signal Declaration warning at pacman.vhd(116): used implicit default value for signal \"HPS_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pacman.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650324353715 "|pacman"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:u0 " "Elaborating entity \"hps\" for hierarchy \"hps:u0\"" {  } { { "pacman.vhd" "u0" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324353718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de10_vga_raster hps:u0\|de10_vga_raster:de10_vga_raster_0 " "Elaborating entity \"de10_vga_raster\" for hierarchy \"hps:u0\|de10_vga_raster:de10_vga_raster_0\"" {  } { { "db/ip/hps/hps.v" "de10_vga_raster_0" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/hps.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324353726 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "orange_area de10_vga_raster.vhd(167) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(167): used explicit default value for signal \"orange_area\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pink_area de10_vga_raster.vhd(167) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(167): used explicit default value for signal \"pink_area\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pacman_area de10_vga_raster.vhd(167) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(167): used explicit default value for signal \"pacman_area\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scared_area de10_vga_raster.vhd(167) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(167): used explicit default value for signal \"scared_area\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "show_map de10_vga_raster.vhd(172) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(172): used explicit default value for signal \"show_map\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 172 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "orange_address de10_vga_raster.vhd(175) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(175): used explicit default value for signal \"orange_address\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 175 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pink_address de10_vga_raster.vhd(175) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(175): used explicit default value for signal \"pink_address\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 175 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pacman_address de10_vga_raster.vhd(175) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(175): used explicit default value for signal \"pacman_address\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 175 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scared_address de10_vga_raster.vhd(175) " "VHDL Signal Declaration warning at de10_vga_raster.vhd(175): used explicit default value for signal \"scared_address\" because signal was never assigned a value" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 175 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orange1_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"orange1_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orange2_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"orange2_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pink1_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"pink1_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pink2_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"pink2_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scared1_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"scared1_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353728 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scared2_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"scared2_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353729 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacmanopen_data de10_vga_raster.vhd(181) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(181): object \"pacmanopen_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353729 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacmanclosed_data de10_vga_raster.vhd(182) " "Verilog HDL or VHDL warning at de10_vga_raster.vhd(182): object \"pacmanclosed_data\" assigned a value but never read" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650324353729 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset de10_vga_raster.vhd(579) " "VHDL Process Statement warning at de10_vga_raster.vhd(579): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650324353735 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset de10_vga_raster.vhd(596) " "VHDL Process Statement warning at de10_vga_raster.vhd(596): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650324353735 "|pacman|hps:u0|de10_vga_raster:de10_vga_raster_0"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "10 20 de10_vga_raster.vhd(626) " "VHDL expression error at de10_vga_raster.vhd(626): expression has 10 elements, but must have 20 elements" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/submodules/de10_vga_raster.vhd" 626 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1650324353735 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hps:u0\|de10_vga_raster:de10_vga_raster_0 " "Can't elaborate user hierarchy \"hps:u0\|de10_vga_raster:de10_vga_raster_0\"" {  } { { "db/ip/hps/hps.v" "de10_vga_raster_0" { Text "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/db/ip/hps/hps.v" 144 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650324353736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.map.smsg " "Generated suppressed messages file C:/Users/Jonathan/Documents/Complex_Digital_Logic/Final_Project/pacman.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324353894 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650324354153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 19:25:54 2022 " "Processing ended: Mon Apr 18 19:25:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650324354153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650324354153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650324354153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324354153 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 36 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 36 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650324354766 ""}
