<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun  1 18:57:53 2022" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-10:part0:1.1" DEVICE="7z010" NAME="test_axi_i" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="initial_tx_0" SIGIS="undef" SIGNAME="init_transfer_0_initial_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="init_transfer_0" PORT="initial_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_aclk"/>
        <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_aclk"/>
        <CONNECTION INSTANCE="init_transfer_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="init_transfer_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m00_axi_error_0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rstn" SIGIS="rst" SIGNAME="External_Ports_rstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_aresetn"/>
        <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="itx" SIGIS="undef" SIGNAME="init_transfer_0_itx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="init_transfer_0" PORT="itx"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="29" FULLNAME="/init_transfer_0" HWVERSION="1.0" INSTANCE="init_transfer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="init_transfer" VLNV="user.org:user:init_transfer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="test_axi_i_init_transfer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_done" SIGIS="undef" SIGNAME="my_master_0_m00_axi_txn_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_txn_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="itx" SIGIS="undef" SIGNAME="init_transfer_0_itx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="itx"/>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_init_axi_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="initial_tx" SIGIS="undef" SIGNAME="init_transfer_0_initial_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="initial_tx_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/my_master_0" HWVERSION="1.0" INSTANCE="my_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="my_master" VLNV="user.org:user:my_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M00_AXI_START_DATA_VALUE" VALUE="0xAA000000"/>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_TRANSACTIONS_NUM" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="test_axi_i_my_master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="m00_axi_init_axi_txn" SIGIS="undef" SIGNAME="init_transfer_0_itx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="init_transfer_0" PORT="itx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef" SIGNAME="my_master_0_m00_axi_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m00_axi_error_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef" SIGNAME="my_master_0_m00_axi_txn_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="init_transfer_0" PORT="tx_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_rstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_slave_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="my_master_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="test_axi_i_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="S00_AXI_reg" BASENAME="C_S00_AXI_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_S00_AXI_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="my_slave_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="my_slave_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/my_slave_0" HWVERSION="1.0" INSTANCE="my_slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="my_slave" VLNV="user.org:user:my_slave:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="S00_AXI_reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="test_axi_i_my_slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="my_master_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_master_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_rstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rstn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="my_master_0_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="test_axi_i_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
