<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_TEST_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_TEST" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="14754501fs"></ZoomEndTime>
      <Cursor1Time time="21124000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="130"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="87" />
   <wvobject type="logic" fp_name="/CPU_TEST/RESET">
      <obj_property name="ElementShortName">RESET</obj_property>
      <obj_property name="ObjectShortName">RESET</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/CLOCK">
      <obj_property name="ElementShortName">CLOCK</obj_property>
      <obj_property name="ObjectShortName">CLOCK</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/PC_wire">
      <obj_property name="ElementShortName">PC_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/IC_wire">
      <obj_property name="ElementShortName">IC_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">IC_wire[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/mem_address">
      <obj_property name="ElementShortName">mem_address[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_address[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/mem_data_in">
      <obj_property name="ElementShortName">mem_data_in[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_in[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/control_memwrite">
      <obj_property name="ElementShortName">control_memwrite</obj_property>
      <obj_property name="ObjectShortName">control_memwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/control_memread">
      <obj_property name="ElementShortName">control_memread</obj_property>
      <obj_property name="ObjectShortName">control_memread</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/mem_data_out">
      <obj_property name="ElementShortName">mem_data_out[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_out[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/RESET">
      <obj_property name="ElementShortName">RESET</obj_property>
      <obj_property name="ObjectShortName">RESET</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CLOCK">
      <obj_property name="ElementShortName">CLOCK</obj_property>
      <obj_property name="ObjectShortName">CLOCK</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IC">
      <obj_property name="ElementShortName">IC[31:0]</obj_property>
      <obj_property name="ObjectShortName">IC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/mem_data_in">
      <obj_property name="ElementShortName">mem_data_in[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_in[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/PC">
      <obj_property name="ElementShortName">PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/mem_address_out">
      <obj_property name="ElementShortName">mem_address_out[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_address_out[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/mem_data_out">
      <obj_property name="ElementShortName">mem_data_out[63:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_out[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/control_memwrite_out">
      <obj_property name="ElementShortName">control_memwrite_out</obj_property>
      <obj_property name="ObjectShortName">control_memwrite_out</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/control_memread_out">
      <obj_property name="ElementShortName">control_memread_out</obj_property>
      <obj_property name="ObjectShortName">control_memread_out</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/Hazard_PCWrite">
      <obj_property name="ElementShortName">Hazard_PCWrite</obj_property>
      <obj_property name="ObjectShortName">Hazard_PCWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/Hazard_IFIDWrite">
      <obj_property name="ElementShortName">Hazard_IFIDWrite</obj_property>
      <obj_property name="ObjectShortName">Hazard_IFIDWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/PCSrc_wire">
      <obj_property name="ElementShortName">PCSrc_wire</obj_property>
      <obj_property name="ObjectShortName">PCSrc_wire</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/jump_PC_wire">
      <obj_property name="ElementShortName">jump_PC_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">jump_PC_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IFID_PC">
      <obj_property name="ElementShortName">IFID_PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">IFID_PC[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IFID_IC">
      <obj_property name="ElementShortName">IFID_IC[31:0]</obj_property>
      <obj_property name="ObjectShortName">IFID_IC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_memRead">
      <obj_property name="ElementShortName">IDEX_memRead</obj_property>
      <obj_property name="ObjectShortName">IDEX_memRead</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_write_reg">
      <obj_property name="ElementShortName">IDEX_write_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_write_reg[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/Control_mux_wire">
      <obj_property name="ElementShortName">Control_mux_wire</obj_property>
      <obj_property name="ObjectShortName">Control_mux_wire</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/CONTROL_aluop">
      <obj_property name="ElementShortName">CONTROL_aluop[1:0]</obj_property>
      <obj_property name="ObjectShortName">CONTROL_aluop[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_alusrc">
      <obj_property name="ElementShortName">CONTROL_alusrc</obj_property>
      <obj_property name="ObjectShortName">CONTROL_alusrc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_isZeroBranch">
      <obj_property name="ElementShortName">CONTROL_isZeroBranch</obj_property>
      <obj_property name="ObjectShortName">CONTROL_isZeroBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_isUnconBranch">
      <obj_property name="ElementShortName">CONTROL_isUnconBranch</obj_property>
      <obj_property name="ObjectShortName">CONTROL_isUnconBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_memRead">
      <obj_property name="ElementShortName">CONTROL_memRead</obj_property>
      <obj_property name="ObjectShortName">CONTROL_memRead</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_memwrite">
      <obj_property name="ElementShortName">CONTROL_memwrite</obj_property>
      <obj_property name="ObjectShortName">CONTROL_memwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_regwrite">
      <obj_property name="ElementShortName">CONTROL_regwrite</obj_property>
      <obj_property name="ObjectShortName">CONTROL_regwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_mem2reg">
      <obj_property name="ElementShortName">CONTROL_mem2reg</obj_property>
      <obj_property name="ObjectShortName">CONTROL_mem2reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/CONTROL_aluop_wire">
      <obj_property name="ElementShortName">CONTROL_aluop_wire[1:0]</obj_property>
      <obj_property name="ObjectShortName">CONTROL_aluop_wire[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_alusrc_wire">
      <obj_property name="ElementShortName">CONTROL_alusrc_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_alusrc_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_isZeroBranch_wire">
      <obj_property name="ElementShortName">CONTROL_isZeroBranch_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_isZeroBranch_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_isUnconBranch_wire">
      <obj_property name="ElementShortName">CONTROL_isUnconBranch_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_isUnconBranch_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_memRead_wire">
      <obj_property name="ElementShortName">CONTROL_memRead_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_memRead_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_memwrite_wire">
      <obj_property name="ElementShortName">CONTROL_memwrite_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_memwrite_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_regwrite_wire">
      <obj_property name="ElementShortName">CONTROL_regwrite_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_regwrite_wire</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/CONTROL_mem2reg_wire">
      <obj_property name="ElementShortName">CONTROL_mem2reg_wire</obj_property>
      <obj_property name="ObjectShortName">CONTROL_mem2reg_wire</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/reg2_wire">
      <obj_property name="ElementShortName">reg2_wire[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_wire[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/reg1_data">
      <obj_property name="ElementShortName">reg1_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/reg2_data">
      <obj_property name="ElementShortName">reg2_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/MEMWB_regwrite">
      <obj_property name="ElementShortName">MEMWB_regwrite</obj_property>
      <obj_property name="ObjectShortName">MEMWB_regwrite</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/MEMWB_write_reg">
      <obj_property name="ElementShortName">MEMWB_write_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">MEMWB_write_reg[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/write_reg_data">
      <obj_property name="ElementShortName">write_reg_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">write_reg_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/sign_extend_wire">
      <obj_property name="ElementShortName">sign_extend_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">sign_extend_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_aluop">
      <obj_property name="ElementShortName">IDEX_aluop[1:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_aluop[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_alusrc">
      <obj_property name="ElementShortName">IDEX_alusrc</obj_property>
      <obj_property name="ObjectShortName">IDEX_alusrc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_isZeroBranch">
      <obj_property name="ElementShortName">IDEX_isZeroBranch</obj_property>
      <obj_property name="ObjectShortName">IDEX_isZeroBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_isUnconBranch">
      <obj_property name="ElementShortName">IDEX_isUnconBranch</obj_property>
      <obj_property name="ObjectShortName">IDEX_isUnconBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_memwrite">
      <obj_property name="ElementShortName">IDEX_memwrite</obj_property>
      <obj_property name="ObjectShortName">IDEX_memwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_regwrite">
      <obj_property name="ElementShortName">IDEX_regwrite</obj_property>
      <obj_property name="ObjectShortName">IDEX_regwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/IDEX_mem2reg">
      <obj_property name="ElementShortName">IDEX_mem2reg</obj_property>
      <obj_property name="ObjectShortName">IDEX_mem2reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_reg1_data">
      <obj_property name="ElementShortName">IDEX_reg1_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_reg1_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_reg2_data">
      <obj_property name="ElementShortName">IDEX_reg2_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_reg2_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_PC">
      <obj_property name="ElementShortName">IDEX_PC[63:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_PC[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_sign_extend">
      <obj_property name="ElementShortName">IDEX_sign_extend[63:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_sign_extend[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_alu_control">
      <obj_property name="ElementShortName">IDEX_alu_control[10:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_alu_control[10:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_forward_reg1">
      <obj_property name="ElementShortName">IDEX_forward_reg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_forward_reg1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/IDEX_forward_reg2">
      <obj_property name="ElementShortName">IDEX_forward_reg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">IDEX_forward_reg2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/shift_left_wire">
      <obj_property name="ElementShortName">shift_left_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">shift_left_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/PC_jump">
      <obj_property name="ElementShortName">PC_jump[63:0]</obj_property>
      <obj_property name="ObjectShortName">PC_jump[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/jump_is_zero">
      <obj_property name="ElementShortName">jump_is_zero</obj_property>
      <obj_property name="ObjectShortName">jump_is_zero</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/EXMEM_write_reg">
      <obj_property name="ElementShortName">EXMEM_write_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">EXMEM_write_reg[4:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/EXMEM_regwrite">
      <obj_property name="ElementShortName">EXMEM_regwrite</obj_property>
      <obj_property name="ObjectShortName">EXMEM_regwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/EXMEM_mem2reg">
      <obj_property name="ElementShortName">EXMEM_mem2reg</obj_property>
      <obj_property name="ObjectShortName">EXMEM_mem2reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/Forward_A">
      <obj_property name="ElementShortName">Forward_A[1:0]</obj_property>
      <obj_property name="ObjectShortName">Forward_A[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/Forward_B">
      <obj_property name="ElementShortName">Forward_B[1:0]</obj_property>
      <obj_property name="ObjectShortName">Forward_B[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/alu_1_wire">
      <obj_property name="ElementShortName">alu_1_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">alu_1_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/alu_2_wire">
      <obj_property name="ElementShortName">alu_2_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">alu_2_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/alu_main_control_wire">
      <obj_property name="ElementShortName">alu_main_control_wire[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_main_control_wire[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/alu_data2_wire">
      <obj_property name="ElementShortName">alu_data2_wire[63:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data2_wire[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/alu_main_is_zero">
      <obj_property name="ElementShortName">alu_main_is_zero</obj_property>
      <obj_property name="ObjectShortName">alu_main_is_zero</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/alu_main_result">
      <obj_property name="ElementShortName">alu_main_result[63:0]</obj_property>
      <obj_property name="ObjectShortName">alu_main_result[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/EXMEM_isZeroBranch">
      <obj_property name="ElementShortName">EXMEM_isZeroBranch</obj_property>
      <obj_property name="ObjectShortName">EXMEM_isZeroBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/EXMEM_isUnconBranch">
      <obj_property name="ElementShortName">EXMEM_isUnconBranch</obj_property>
      <obj_property name="ObjectShortName">EXMEM_isUnconBranch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/EXMEM_alu_zero">
      <obj_property name="ElementShortName">EXMEM_alu_zero</obj_property>
      <obj_property name="ObjectShortName">EXMEM_alu_zero</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/MEMWB_address">
      <obj_property name="ElementShortName">MEMWB_address[63:0]</obj_property>
      <obj_property name="ObjectShortName">MEMWB_address[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/MEMWB_read_data">
      <obj_property name="ElementShortName">MEMWB_read_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">MEMWB_read_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/MEMWB_mem2reg">
      <obj_property name="ElementShortName">MEMWB_mem2reg</obj_property>
      <obj_property name="ObjectShortName">MEMWB_mem2reg</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/unit4/outImmediate">
      <obj_property name="ElementShortName">outImmediate[63:0]</obj_property>
      <obj_property name="ObjectShortName">outImmediate[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/CPU_TEST/core/main_alu/ZEROFLAG">
      <obj_property name="ElementShortName">ZEROFLAG</obj_property>
      <obj_property name="ObjectShortName">ZEROFLAG</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/CPU_TEST/core/main_alu/RESULT">
      <obj_property name="ElementShortName">RESULT[63:0]</obj_property>
      <obj_property name="ObjectShortName">RESULT[63:0]</obj_property>
   </wvobject>
</wave_config>
