<stg><name>operator/.1.1</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="39" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset

]]></Node>
<StgValue><ssdm name="b_1_offset_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %b_p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read

]]></Node>
<StgValue><ssdm name="b_p_read_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset

]]></Node>
<StgValue><ssdm name="this_1_offset_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %this_p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read

]]></Node>
<StgValue><ssdm name="this_p_read_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:4 %num_res_assign_load6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res_assign_load6_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5 %c_num_load12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_num_load12_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:6 %c_num_load_218_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_num_load_218_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:7 %num_res_assign_load9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res_assign_load9_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:8 %c_num_load15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_num_load15_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:9 %c_num_load_221_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_num_load_221_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:10 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="4">
<![CDATA[
:11 %zext_ln277 = zext i4 %b_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:12 %tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13 %sub_ln277 = sub i6 %tmp_46, i6 %zext_ln277

]]></Node>
<StgValue><ssdm name="sub_ln277"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
:14 %zext_ln277_1 = zext i6 %sub_ln277

]]></Node>
<StgValue><ssdm name="zext_ln277_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %b_1_addr_5 = getelementptr i32 %b_1, i64 0, i64 %zext_ln277_1

]]></Node>
<StgValue><ssdm name="b_1_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="4">
<![CDATA[
:16 %zext_ln61 = zext i4 %this_1_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:17 %tmp_47 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18 %sub_ln61 = sub i6 %tmp_47, i6 %zext_ln61

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="6">
<![CDATA[
:19 %zext_ln61_3 = zext i6 %sub_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_3

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:21 %add_ln270 = add i6 %sub_ln61, i6 1

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
:22 %zext_ln270 = zext i6 %add_ln270

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %b_1_addr_6 = getelementptr i32 %b_1, i64 0, i64 %zext_ln270

]]></Node>
<StgValue><ssdm name="b_1_addr_6"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24 %add_ln270_1 = add i6 %sub_ln61, i6 2

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
:25 %zext_ln270_1 = zext i6 %add_ln270_1

]]></Node>
<StgValue><ssdm name="zext_ln270_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %b_1_addr_7 = getelementptr i32 %b_1, i64 0, i64 %zext_ln270_1

]]></Node>
<StgValue><ssdm name="b_1_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %icmp_ln61 = icmp_eq  i32 %this_p_read_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28 %br_ln61 = br i1 %icmp_ln61, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
:0 %b_1_load_5 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
:0 %b_1_load_5 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61 = bitcast i32 %b_1_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln61 = trunc i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_5 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_6 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_6"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_43 = fcmp_oeq  i32 %b_1_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61 = or i1 %icmp_ln61_6, i1 %icmp_ln61_5

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_43 = fcmp_oeq  i32 %b_1_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61 = and i1 %or_ln61, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32">
<![CDATA[
.critedge:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.critedge:1 %den_norm_173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_173"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.critedge:2 %den_norm_274 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_274"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.critedge:3 %den_norm_1_018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_1_018"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.critedge:4 %den_norm_2_019 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_2_019"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.critedge:5 %b_1_load_6 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
.critedge:6 %b_1_load_7 = load i6 %b_1_addr_6

]]></Node>
<StgValue><ssdm name="b_1_load_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
.critedge:7 %b_1_load_8 = load i6 %b_1_addr_7

]]></Node>
<StgValue><ssdm name="b_1_load_8"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
.critedge:8 %normalizer = load i6 %b_1_addr_5

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge:9 %store_ln215 = store i2 1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.critedge:5 %b_1_load_6 = load i6 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load_6"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
.critedge:6 %b_1_load_7 = load i6 %b_1_addr_6

]]></Node>
<StgValue><ssdm name="b_1_load_7"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
.critedge:7 %b_1_load_8 = load i6 %b_1_addr_7

]]></Node>
<StgValue><ssdm name="b_1_load_8"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
.critedge:8 %normalizer = load i6 %b_1_addr_5

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.critedge:10 %br_ln215 = br void

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_12 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="2">
<![CDATA[
:1 %zext_ln216 = zext i2 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln216 = add i6 %sub_ln277, i6 %zext_ln216

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln216_1 = zext i6 %add_ln216

]]></Node>
<StgValue><ssdm name="zext_ln216_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %b_1_addr12 = getelementptr i32 %b_1, i64 0, i64 %zext_ln216_1

]]></Node>
<StgValue><ssdm name="b_1_addr12"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln215 = icmp_eq  i2 %i_12, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln215 = br i1 %icmp_ln215, void %.split7, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split7:5 %b_1_load = load i6 %b_1_addr12

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:10 %icmp_ln216 = icmp_eq  i2 %i_12, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:15 %add_ln215 = add i2 %i_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:20 %store_ln215 = store i2 %add_ln215, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:2 %den_norm_1_018_load = load i32 %den_norm_1_018

]]></Node>
<StgValue><ssdm name="den_norm_1_018_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:3 %den_norm_2_019_load = load i32 %den_norm_2_019

]]></Node>
<StgValue><ssdm name="den_norm_2_019_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:4 %c_p_2 = sub i32 %this_p_read_2, i32 %b_p_read_2

]]></Node>
<StgValue><ssdm name="c_p_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:5 %call_ret1 = call i96 @_mul, i32 %den_norm_1_018_load, i32 %den_norm_2_019_load, i32 %b_1, i4 %this_1_offset_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.split7:5 %b_1_load = load i6 %b_1_addr12

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.split7:6 %bitcast_ln216 = bitcast i32 %b_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln216"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:7 %xor_ln216 = xor i32 %bitcast_ln216, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln216"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.split7:8 %bitcast_ln216_2 = bitcast i32 %xor_ln216

]]></Node>
<StgValue><ssdm name="bitcast_ln216_2"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:9 %den_norm_2 = fdiv i32 %bitcast_ln216_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="den_norm_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.split7:0 %den_norm_173_load_1 = load i32 %den_norm_173

]]></Node>
<StgValue><ssdm name="den_norm_173_load_1"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.split7:1 %den_norm_274_load_1 = load i32 %den_norm_274

]]></Node>
<StgValue><ssdm name="den_norm_274_load_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.split7:2 %den_norm_1_018_load_1 = load i32 %den_norm_1_018

]]></Node>
<StgValue><ssdm name="den_norm_1_018_load_1"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.split7:3 %den_norm_2_019_load_2 = load i32 %den_norm_2_019

]]></Node>
<StgValue><ssdm name="den_norm_2_019_load_2"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:4 %specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln215"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7:11 %select_ln216 = select i1 %icmp_ln216, i32 %den_norm_2_019_load_2, i32 %den_norm_2

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7:12 %select_ln216_5 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_1_018_load_1

]]></Node>
<StgValue><ssdm name="select_ln216_5"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7:13 %select_ln216_6 = select i1 %icmp_ln216, i32 %den_norm_274_load_1, i32 %den_norm_2

]]></Node>
<StgValue><ssdm name="select_ln216_6"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7:14 %select_ln216_7 = select i1 %icmp_ln216, i32 %den_norm_2, i32 %den_norm_173_load_1

]]></Node>
<StgValue><ssdm name="select_ln216_7"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7:16 %store_ln216 = store i32 %select_ln216, i32 %den_norm_2_019

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7:17 %store_ln216 = store i32 %select_ln216_5, i32 %den_norm_1_018

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7:18 %store_ln216 = store i32 %select_ln216_6, i32 %den_norm_274

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7:19 %store_ln216 = store i32 %select_ln216_7, i32 %den_norm_173

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.split7:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="145" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:5 %call_ret1 = call i96 @_mul, i32 %den_norm_1_018_load, i32 %den_norm_2_019_load, i32 %b_1, i4 %this_1_offset_read

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:6 %eps_0 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:7 %eps_1 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_1"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:8 %eps_2 = extractvalue i96 %call_ret1

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:9 %tmp = fadd i32 %b_1_load_6, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:10 %tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:11 %tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:9 %tmp = fadd i32 %b_1_load_6, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:10 %tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:11 %tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:9 %tmp = fadd i32 %b_1_load_6, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:10 %tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:11 %tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:0 %den_norm_173_load = load i32 %den_norm_173

]]></Node>
<StgValue><ssdm name="den_norm_173_load"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:1 %den_norm_274_load = load i32 %den_norm_274

]]></Node>
<StgValue><ssdm name="den_norm_274_load"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:9 %tmp = fadd i32 %b_1_load_6, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:10 %tmp_44 = fadd i32 %b_1_load_7, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:11 %tmp_45 = fadd i32 %b_1_load_8, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:12 %call_ret = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:12 %call_ret = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 <undef>, i32 <undef>, i32 <undef>

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:13 %eps_tmp_0 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_tmp_0"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:14 %eps_tmp_1 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_tmp_1"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:15 %eps_tmp_2 = extractvalue i96 %call_ret

]]></Node>
<StgValue><ssdm name="eps_tmp_2"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:16 %tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:17 %tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:18 %tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:19 %call_ret3 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:16 %tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:17 %tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:18 %tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:19 %call_ret3 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_173_load, i32 %den_norm_274_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:20 %eps_0_2 = extractvalue i96 %call_ret3

]]></Node>
<StgValue><ssdm name="eps_0_2"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:21 %eps_1_2 = extractvalue i96 %call_ret3

]]></Node>
<StgValue><ssdm name="eps_1_2"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="96">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:22 %eps_2_2 = extractvalue i96 %call_ret3

]]></Node>
<StgValue><ssdm name="eps_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:16 %tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:17 %tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:18 %tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:16 %tmp_48 = fadd i32 %tmp, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:17 %tmp_49 = fadd i32 %tmp_44, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:18 %tmp_50 = fadd i32 %tmp_45, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="185" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:23 %tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:24 %tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:25 %tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:23 %tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:24 %tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:25 %tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="191" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:23 %tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:24 %tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:25 %tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="194" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:23 %tmp_51 = fadd i32 %tmp_48, i32 %eps_0_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:24 %tmp_52 = fadd i32 %tmp_49, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:25 %tmp_53 = fadd i32 %tmp_50, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="197" st_id="29" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="200" st_id="30" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="203" st_id="31" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="206" st_id="32" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="208" st_id="32" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="209" st_id="33" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="212" st_id="34" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="213" st_id="34" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="214" st_id="34" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="215" st_id="35" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="216" st_id="35" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="218" st_id="36" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="219" st_id="36" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="221" st_id="37" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:26 %tmp_60 = fdiv i32 %tmp_51, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="222" st_id="37" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:27 %tmp_61 = fdiv i32 %tmp_52, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="223" st_id="37" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:28 %tmp_62 = fdiv i32 %tmp_53, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="224" st_id="38" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:35 %tmp_58 = fcmp_oeq  i32 %tmp_60, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:29 %bitcast_ln77 = bitcast i32 %tmp_60

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="226" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:30 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="227" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:31 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="228" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:32 %icmp_ln77 = icmp_ne  i8 %tmp_57, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="229" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:33 %icmp_ln77_3 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_3"/></StgValue>
</operation>

<operation id="230" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:34 %or_ln77 = or i1 %icmp_ln77_3, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="231" st_id="39" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:35 %tmp_58 = fcmp_oeq  i32 %tmp_60, i32 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="232" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:36 %and_ln77 = and i1 %or_ln77, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="233" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3Ban9_div_bodyEPKfS1_Pf.exit:37 %br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="234" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_60, i32 %tmp_61, i32 %tmp_62, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="235" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_60, i32 %tmp_61, i32 %tmp_62, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="236" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty_37 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="238" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:0 %xor_ln92 = xor i2 %empty_37, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i2 %empty_37, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="242" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i:1 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_62, i32 %tmp_61, i32 %tmp_60, i2 %empty_37, i2 %xor_ln92, i32 %c_num_load_221_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:2 %c_num_load = load i32 %c_num_load_221_loc

]]></Node>
<StgValue><ssdm name="c_num_load"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:3 %c_num_load_2 = load i32 %c_num_load15_loc

]]></Node>
<StgValue><ssdm name="c_num_load_2"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i:4 %num_res_assign_load = load i32 %num_res_assign_load9_loc

]]></Node>
<StgValue><ssdm name="num_res_assign_load"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:5 %sub_ln92 = sub i2 2, i2 %empty_37

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:6 %base = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:7 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i:8 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i:9 %tmp_63 = add i32 %sext_ln100, i32 %c_p_2

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i:10 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i:11 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="253" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %c_num_load_219 = phi i32 %tmp_62, void %.preheader.preheader, i32 %c_num_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="c_num_load_219"/></StgValue>
</operation>

<operation id="254" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:1 %c_num_load13 = phi i32 %tmp_61, void %.preheader.preheader, i32 %c_num_load_2, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="c_num_load13"/></StgValue>
</operation>

<operation id="255" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:2 %num_res_assign_load7 = phi i32 %tmp_60, void %.preheader.preheader, i32 %num_res_assign_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="num_res_assign_load7"/></StgValue>
</operation>

<operation id="256" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i:4 %base_0_lcssa_i2628 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i2628"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i:5 %zext_ln104 = zext i2 %base_0_lcssa_i2628

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="258" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i:6 %icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i2628, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_3"/></StgValue>
</operation>

<operation id="259" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="260" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i:8 %select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="261" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i2628, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="262" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i:9 %call_ln255 = call void @operator/.1.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_219, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i2628, i3 %select_ln104, i32 %c_num_load_218_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="263" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i:3 %empty_38 = phi i32 0, void %.preheader.preheader, i32 %tmp_63, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:10 %c_num_load_3 = load i32 %c_num_load_218_loc

]]></Node>
<StgValue><ssdm name="c_num_load_3"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:11 %c_num_load_4 = load i32 %c_num_load12_loc

]]></Node>
<StgValue><ssdm name="c_num_load_4"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i:12 %num_res_assign_load_1 = load i32 %num_res_assign_load6_loc

]]></Node>
<StgValue><ssdm name="num_res_assign_load_1"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:13 %br_ln0 = br void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:0 %agg_result_1_0_0 = phi i32 %num_res_assign_load_1, void %.lr.ph.i, i32 0, void, i32 %tmp_60, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %num_res_assign_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_0_0"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:1 %agg_result_1_1_0 = phi i32 %c_num_load_4, void %.lr.ph.i, i32 0, void, i32 %tmp_61, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %c_num_load_2, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_1_0"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:2 %agg_result_1_2_0 = phi i32 %c_num_load_3, void %.lr.ph.i, i32 0, void, i32 %tmp_62, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %c_num_load, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_1_2_0"/></StgValue>
</operation>

<operation id="271" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:3 %agg_result_01_0 = phi i32 %empty_38, void %.lr.ph.i, i32 0, void, i32 %c_p_2, void %_ZN3Ban9_div_bodyEPKfS1_Pf.exit, i32 %tmp_63, void %.lr.ph7.i

]]></Node>
<StgValue><ssdm name="agg_result_01_0"/></StgValue>
</operation>

<operation id="272" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:4 %mrv = insertvalue i128 <undef>, i32 %agg_result_01_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="273" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:5 %mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="274" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="128">
<![CDATA[
_ZNK3BaneqEf.exit:8 %ret_ln282 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
