Analysis & Synthesis report for ROM
Fri May 13 15:44:37 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ROM|select_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sine:ROM0|altsyncram:altsyncram_component|altsyncram_l891:auto_generated
 16. Parameter Settings for User Entity Instance: frame_rate:frame_rate0|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: sine:ROM0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: phase:phase_clk0|altpll:altpll_component
 19. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "phase:phase_clk0"
 23. Port Connectivity Checks: "frame_rate:frame_rate0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 13 15:44:37 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; ROM                                         ;
; Top-level Entity Name              ; ROM                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 299                                         ;
;     Total combinational functions  ; 289                                         ;
;     Dedicated logic registers      ; 84                                          ;
; Total registers                    ; 84                                          ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; ROM                ; ROM                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; debounce.sv                      ; yes             ; User SystemVerilog HDL File            ; /home/enratzz/altera_lite/15.1/Lab_5/debounce.sv                                       ;         ;
; ROM.sv                           ; yes             ; User SystemVerilog HDL File            ; /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv                                            ;         ;
; sine.v                           ; yes             ; User Wizard-Generated File             ; /home/enratzz/altera_lite/15.1/Lab_5/sine.v                                            ;         ;
; frame_rate.v                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/enratzz/altera_lite/15.1/Lab_5/frame_rate.v                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/frame_rate_altpll.v           ; yes             ; Auto-Generated Megafunction            ; /home/enratzz/altera_lite/15.1/Lab_5/db/frame_rate_altpll.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_l891.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/enratzz/altera_lite/15.1/Lab_5/db/altsyncram_l891.tdf                            ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; /home/enratzz/altera_lite/15.1/Lab_5/sine.mif                                          ;         ;
; phase.v                          ; yes             ; Auto-Found Wizard-Generated File       ; /home/enratzz/altera_lite/15.1/Lab_5/phase.v                                           ;         ;
; db/phase_altpll.v                ; yes             ; Auto-Generated Megafunction            ; /home/enratzz/altera_lite/15.1/Lab_5/db/phase_altpll.v                                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_pvi.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/enratzz/altera_lite/15.1/Lab_5/db/add_sub_pvi.tdf                                ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 299       ;
;                                             ;           ;
; Total combinational functions               ; 289       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 134       ;
;     -- 3 input functions                    ; 92        ;
;     -- <=2 input functions                  ; 63        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 209       ;
;     -- arithmetic mode                      ; 80        ;
;                                             ;           ;
; Total registers                             ; 84        ;
;     -- Dedicated logic registers            ; 84        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 66        ;
; Total fan-out                               ; 1267      ;
; Average fan-out                             ; 2.82      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |ROM                                        ; 289 (178)         ; 84 (48)      ; 16384       ; 0            ; 0       ; 0         ; 33   ; 0            ; |ROM                                                                                 ; work         ;
;    |debounce:encodera|                      ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|debounce:encodera                                                               ; work         ;
;    |debounce:encoderb|                      ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|debounce:encoderb                                                               ; work         ;
;    |frame_rate:frame_rate0|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|frame_rate:frame_rate0                                                          ; work         ;
;       |altpll:altpll_component|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|frame_rate:frame_rate0|altpll:altpll_component                                  ; work         ;
;          |frame_rate_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|frame_rate:frame_rate0|altpll:altpll_component|frame_rate_altpll:auto_generated ; work         ;
;    |lpm_add_sub:Add0|                       ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|lpm_add_sub:Add0                                                                ; work         ;
;       |add_sub_pvi:auto_generated|          ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|lpm_add_sub:Add0|add_sub_pvi:auto_generated                                     ; work         ;
;    |phase:phase_clk0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|phase:phase_clk0                                                                ; work         ;
;       |altpll:altpll_component|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|phase:phase_clk0|altpll:altpll_component                                        ; work         ;
;          |phase_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|phase:phase_clk0|altpll:altpll_component|phase_altpll:auto_generated            ; work         ;
;    |sine:ROM0|                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|sine:ROM0                                                                       ; work         ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|sine:ROM0|altsyncram:altsyncram_component                                       ; work         ;
;          |altsyncram_l891:auto_generated|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ROM|sine:ROM0|altsyncram:altsyncram_component|altsyncram_l891:auto_generated        ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+
; sine:ROM0|altsyncram:altsyncram_component|altsyncram_l891:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; ../sine.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ROM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |ROM|sine:ROM0  ; sine.v          ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |ROM|select_state                                                            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; select_state.111 ; select_state.100 ; select_state.010 ; select_state.001 ;
+------------------+------------------+------------------+------------------+------------------+
; select_state.001 ; 0                ; 0                ; 0                ; 0                ;
; select_state.010 ; 0                ; 0                ; 1                ; 1                ;
; select_state.100 ; 0                ; 1                ; 0                ; 1                ;
; select_state.111 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


+--------------------------------------------------------------------+
; Registers Removed During Synthesis                                 ;
+----------------------------------------+---------------------------+
; Register name                          ; Reason for Removal        ;
+----------------------------------------+---------------------------+
; rom_data[0]                            ; Merged with phase_acc[13] ;
; rom_data[1]                            ; Merged with phase_acc[14] ;
; rom_data[2]                            ; Merged with phase_acc[15] ;
; rom_data[3]                            ; Merged with phase_acc[16] ;
; rom_data[4]                            ; Merged with phase_acc[17] ;
; rom_data[5]                            ; Merged with phase_acc[18] ;
; rom_data[6]                            ; Merged with phase_acc[19] ;
; rom_data[7]                            ; Merged with phase_acc[20] ;
; rom_data[8]                            ; Merged with phase_acc[21] ;
; rom_data[9]                            ; Merged with phase_acc[22] ;
; rom_data[10]                           ; Merged with phase_acc[23] ;
; select_state~2                         ; Lost fanout               ;
; select_state~3                         ; Lost fanout               ;
; select_state~4                         ; Lost fanout               ;
; Total Number of Removed Registers = 14 ;                           ;
+----------------------------------------+---------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 84    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cnt[5]                                 ; 8       ;
; cnt[9]                                 ; 9       ;
; cnt[8]                                 ; 9       ;
; cnt[7]                                 ; 9       ;
; cnt[6]                                 ; 8       ;
; cnt[3]                                 ; 7       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ROM|cnt[0]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ROM|cnt[7]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ROM|Mux2                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for sine:ROM0|altsyncram:altsyncram_component|altsyncram_l891:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_rate:frame_rate0|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------+
; Parameter Name                ; Value                        ; Type                         ;
+-------------------------------+------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                         ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=frame_rate ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK1                         ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                      ;
; LOCK_HIGH                     ; 1                            ; Untyped                      ;
; LOCK_LOW                      ; 1                            ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                      ;
; SKIP_VCO                      ; OFF                          ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                      ;
; BANDWIDTH                     ; 0                            ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                      ;
; DOWN_SPREAD                   ; 0                            ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                           ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 5000                         ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 10000                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                      ;
; DPA_DIVIDER                   ; 0                            ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; VCO_MIN                       ; 0                            ; Untyped                      ;
; VCO_MAX                       ; 0                            ; Untyped                      ;
; VCO_CENTER                    ; 0                            ; Untyped                      ;
; PFD_MIN                       ; 0                            ; Untyped                      ;
; PFD_MAX                       ; 0                            ; Untyped                      ;
; M_INITIAL                     ; 0                            ; Untyped                      ;
; M                             ; 0                            ; Untyped                      ;
; N                             ; 1                            ; Untyped                      ;
; M2                            ; 1                            ; Untyped                      ;
; N2                            ; 1                            ; Untyped                      ;
; SS                            ; 1                            ; Untyped                      ;
; C0_HIGH                       ; 0                            ; Untyped                      ;
; C1_HIGH                       ; 0                            ; Untyped                      ;
; C2_HIGH                       ; 0                            ; Untyped                      ;
; C3_HIGH                       ; 0                            ; Untyped                      ;
; C4_HIGH                       ; 0                            ; Untyped                      ;
; C5_HIGH                       ; 0                            ; Untyped                      ;
; C6_HIGH                       ; 0                            ; Untyped                      ;
; C7_HIGH                       ; 0                            ; Untyped                      ;
; C8_HIGH                       ; 0                            ; Untyped                      ;
; C9_HIGH                       ; 0                            ; Untyped                      ;
; C0_LOW                        ; 0                            ; Untyped                      ;
; C1_LOW                        ; 0                            ; Untyped                      ;
; C2_LOW                        ; 0                            ; Untyped                      ;
; C3_LOW                        ; 0                            ; Untyped                      ;
; C4_LOW                        ; 0                            ; Untyped                      ;
; C5_LOW                        ; 0                            ; Untyped                      ;
; C6_LOW                        ; 0                            ; Untyped                      ;
; C7_LOW                        ; 0                            ; Untyped                      ;
; C8_LOW                        ; 0                            ; Untyped                      ;
; C9_LOW                        ; 0                            ; Untyped                      ;
; C0_INITIAL                    ; 0                            ; Untyped                      ;
; C1_INITIAL                    ; 0                            ; Untyped                      ;
; C2_INITIAL                    ; 0                            ; Untyped                      ;
; C3_INITIAL                    ; 0                            ; Untyped                      ;
; C4_INITIAL                    ; 0                            ; Untyped                      ;
; C5_INITIAL                    ; 0                            ; Untyped                      ;
; C6_INITIAL                    ; 0                            ; Untyped                      ;
; C7_INITIAL                    ; 0                            ; Untyped                      ;
; C8_INITIAL                    ; 0                            ; Untyped                      ;
; C9_INITIAL                    ; 0                            ; Untyped                      ;
; C0_MODE                       ; BYPASS                       ; Untyped                      ;
; C1_MODE                       ; BYPASS                       ; Untyped                      ;
; C2_MODE                       ; BYPASS                       ; Untyped                      ;
; C3_MODE                       ; BYPASS                       ; Untyped                      ;
; C4_MODE                       ; BYPASS                       ; Untyped                      ;
; C5_MODE                       ; BYPASS                       ; Untyped                      ;
; C6_MODE                       ; BYPASS                       ; Untyped                      ;
; C7_MODE                       ; BYPASS                       ; Untyped                      ;
; C8_MODE                       ; BYPASS                       ; Untyped                      ;
; C9_MODE                       ; BYPASS                       ; Untyped                      ;
; C0_PH                         ; 0                            ; Untyped                      ;
; C1_PH                         ; 0                            ; Untyped                      ;
; C2_PH                         ; 0                            ; Untyped                      ;
; C3_PH                         ; 0                            ; Untyped                      ;
; C4_PH                         ; 0                            ; Untyped                      ;
; C5_PH                         ; 0                            ; Untyped                      ;
; C6_PH                         ; 0                            ; Untyped                      ;
; C7_PH                         ; 0                            ; Untyped                      ;
; C8_PH                         ; 0                            ; Untyped                      ;
; C9_PH                         ; 0                            ; Untyped                      ;
; L0_HIGH                       ; 1                            ; Untyped                      ;
; L1_HIGH                       ; 1                            ; Untyped                      ;
; G0_HIGH                       ; 1                            ; Untyped                      ;
; G1_HIGH                       ; 1                            ; Untyped                      ;
; G2_HIGH                       ; 1                            ; Untyped                      ;
; G3_HIGH                       ; 1                            ; Untyped                      ;
; E0_HIGH                       ; 1                            ; Untyped                      ;
; E1_HIGH                       ; 1                            ; Untyped                      ;
; E2_HIGH                       ; 1                            ; Untyped                      ;
; E3_HIGH                       ; 1                            ; Untyped                      ;
; L0_LOW                        ; 1                            ; Untyped                      ;
; L1_LOW                        ; 1                            ; Untyped                      ;
; G0_LOW                        ; 1                            ; Untyped                      ;
; G1_LOW                        ; 1                            ; Untyped                      ;
; G2_LOW                        ; 1                            ; Untyped                      ;
; G3_LOW                        ; 1                            ; Untyped                      ;
; E0_LOW                        ; 1                            ; Untyped                      ;
; E1_LOW                        ; 1                            ; Untyped                      ;
; E2_LOW                        ; 1                            ; Untyped                      ;
; E3_LOW                        ; 1                            ; Untyped                      ;
; L0_INITIAL                    ; 1                            ; Untyped                      ;
; L1_INITIAL                    ; 1                            ; Untyped                      ;
; G0_INITIAL                    ; 1                            ; Untyped                      ;
; G1_INITIAL                    ; 1                            ; Untyped                      ;
; G2_INITIAL                    ; 1                            ; Untyped                      ;
; G3_INITIAL                    ; 1                            ; Untyped                      ;
; E0_INITIAL                    ; 1                            ; Untyped                      ;
; E1_INITIAL                    ; 1                            ; Untyped                      ;
; E2_INITIAL                    ; 1                            ; Untyped                      ;
; E3_INITIAL                    ; 1                            ; Untyped                      ;
; L0_MODE                       ; BYPASS                       ; Untyped                      ;
; L1_MODE                       ; BYPASS                       ; Untyped                      ;
; G0_MODE                       ; BYPASS                       ; Untyped                      ;
; G1_MODE                       ; BYPASS                       ; Untyped                      ;
; G2_MODE                       ; BYPASS                       ; Untyped                      ;
; G3_MODE                       ; BYPASS                       ; Untyped                      ;
; E0_MODE                       ; BYPASS                       ; Untyped                      ;
; E1_MODE                       ; BYPASS                       ; Untyped                      ;
; E2_MODE                       ; BYPASS                       ; Untyped                      ;
; E3_MODE                       ; BYPASS                       ; Untyped                      ;
; L0_PH                         ; 0                            ; Untyped                      ;
; L1_PH                         ; 0                            ; Untyped                      ;
; G0_PH                         ; 0                            ; Untyped                      ;
; G1_PH                         ; 0                            ; Untyped                      ;
; G2_PH                         ; 0                            ; Untyped                      ;
; G3_PH                         ; 0                            ; Untyped                      ;
; E0_PH                         ; 0                            ; Untyped                      ;
; E1_PH                         ; 0                            ; Untyped                      ;
; E2_PH                         ; 0                            ; Untyped                      ;
; E3_PH                         ; 0                            ; Untyped                      ;
; M_PH                          ; 0                            ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; CLK0_COUNTER                  ; G0                           ; Untyped                      ;
; CLK1_COUNTER                  ; G0                           ; Untyped                      ;
; CLK2_COUNTER                  ; G0                           ; Untyped                      ;
; CLK3_COUNTER                  ; G0                           ; Untyped                      ;
; CLK4_COUNTER                  ; G0                           ; Untyped                      ;
; CLK5_COUNTER                  ; G0                           ; Untyped                      ;
; CLK6_COUNTER                  ; E0                           ; Untyped                      ;
; CLK7_COUNTER                  ; E1                           ; Untyped                      ;
; CLK8_COUNTER                  ; E2                           ; Untyped                      ;
; CLK9_COUNTER                  ; E3                           ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; M_TIME_DELAY                  ; 0                            ; Untyped                      ;
; N_TIME_DELAY                  ; 0                            ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                      ;
; VCO_POST_SCALE                ; 0                            ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                      ;
; CBXI_PARAMETER                ; frame_rate_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE               ;
+-------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sine:ROM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ../sine.mif          ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_l891      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase:phase_clk0|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=phase ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 131072                  ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 390625                  ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; phase_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0 ;
+------------------------+--------------+---------------------------+
; Parameter Name         ; Value        ; Type                      ;
+------------------------+--------------+---------------------------+
; LPM_WIDTH              ; 14           ; Untyped                   ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                   ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                   ;
; LPM_PIPELINE           ; 0            ; Untyped                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                   ;
; USE_WYS                ; OFF          ; Untyped                   ;
; STYLE                  ; FAST         ; Untyped                   ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE            ;
+------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; frame_rate:frame_rate0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; phase:phase_clk0|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; sine:ROM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 2048                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase:phase_clk0"                                                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_rate:frame_rate0"                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 84                          ;
;     ENA               ; 14                          ;
;     plain             ; 70                          ;
; cycloneiii_lcell_comb ; 292                         ;
;     arith             ; 80                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 212                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 134                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 8.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 13 15:43:59 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ROM -c ROM
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sine_rom.sv
    Info (12023): Found entity 1: sine_rom File: /home/enratzz/altera_lite/15.1/Lab_5/sine_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.sv
    Info (12023): Found entity 1: debounce File: /home/enratzz/altera_lite/15.1/Lab_5/debounce.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ROM.sv(213): truncated literal to match 2 bits File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 213
Warning (10229): Verilog HDL Expression warning at ROM.sv(214): truncated literal to match 2 bits File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 214
Warning (10229): Verilog HDL Expression warning at ROM.sv(215): truncated literal to match 2 bits File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 215
Warning (10229): Verilog HDL Expression warning at ROM.sv(216): truncated literal to match 2 bits File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 216
Info (12021): Found 1 design units, including 1 entities, in source file ROM.sv
    Info (12023): Found entity 1: ROM File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine.v
    Info (12023): Found entity 1: sine File: /home/enratzz/altera_lite/15.1/Lab_5/sine.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at ROM.sv(29): created implicit net for "lock_display" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 29
Info (12127): Elaborating entity "ROM" for the top level hierarchy
Warning (10858): Verilog HDL warning at ROM.sv(22): object button0 used but never assigned File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 22
Warning (10858): Verilog HDL warning at ROM.sv(23): object button1 used but never assigned File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at ROM.sv(208): object "buttons_ab" assigned a value but never read File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 208
Warning (10958): SystemVerilog warning at ROM.sv(63): unique or priority keyword makes case statement complete File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 63
Warning (10230): Verilog HDL assignment warning at ROM.sv(109): truncated value with size 32 to match size of target (14) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 109
Warning (10230): Verilog HDL assignment warning at ROM.sv(111): truncated value with size 32 to match size of target (14) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 111
Warning (10230): Verilog HDL assignment warning at ROM.sv(113): truncated value with size 32 to match size of target (14) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 113
Warning (10230): Verilog HDL assignment warning at ROM.sv(176): truncated value with size 32 to match size of target (4) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 176
Warning (10230): Verilog HDL assignment warning at ROM.sv(172): truncated value with size 32 to match size of target (4) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 172
Warning (10230): Verilog HDL assignment warning at ROM.sv(168): truncated value with size 32 to match size of target (4) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 168
Warning (10230): Verilog HDL assignment warning at ROM.sv(164): truncated value with size 32 to match size of target (4) File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 164
Warning (10958): SystemVerilog warning at ROM.sv(249): unique or priority keyword makes case statement complete File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 249
Warning (10034): Output port "pwm" at ROM.sv(16) has no driver File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 16
Warning (12125): Using design file frame_rate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: frame_rate File: /home/enratzz/altera_lite/15.1/Lab_5/frame_rate.v Line: 40
Info (12128): Elaborating entity "frame_rate" for hierarchy "frame_rate:frame_rate0" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 30
Info (12128): Elaborating entity "altpll" for hierarchy "frame_rate:frame_rate0|altpll:altpll_component" File: /home/enratzz/altera_lite/15.1/Lab_5/frame_rate.v Line: 99
Info (12130): Elaborated megafunction instantiation "frame_rate:frame_rate0|altpll:altpll_component" File: /home/enratzz/altera_lite/15.1/Lab_5/frame_rate.v Line: 99
Info (12133): Instantiated megafunction "frame_rate:frame_rate0|altpll:altpll_component" with the following parameter: File: /home/enratzz/altera_lite/15.1/Lab_5/frame_rate.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=frame_rate"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/frame_rate_altpll.v
    Info (12023): Found entity 1: frame_rate_altpll File: /home/enratzz/altera_lite/15.1/Lab_5/db/frame_rate_altpll.v Line: 30
Info (12128): Elaborating entity "frame_rate_altpll" for hierarchy "frame_rate:frame_rate0|altpll:altpll_component|frame_rate_altpll:auto_generated" File: /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sine" for hierarchy "sine:ROM0" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "sine:ROM0|altsyncram:altsyncram_component" File: /home/enratzz/altera_lite/15.1/Lab_5/sine.v Line: 82
Info (12130): Elaborated megafunction instantiation "sine:ROM0|altsyncram:altsyncram_component" File: /home/enratzz/altera_lite/15.1/Lab_5/sine.v Line: 82
Info (12133): Instantiated megafunction "sine:ROM0|altsyncram:altsyncram_component" with the following parameter: File: /home/enratzz/altera_lite/15.1/Lab_5/sine.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l891.tdf
    Info (12023): Found entity 1: altsyncram_l891 File: /home/enratzz/altera_lite/15.1/Lab_5/db/altsyncram_l891.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l891" for hierarchy "sine:ROM0|altsyncram:altsyncram_component|altsyncram_l891:auto_generated" File: /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file phase.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: phase File: /home/enratzz/altera_lite/15.1/Lab_5/phase.v Line: 40
Info (12128): Elaborating entity "phase" for hierarchy "phase:phase_clk0" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "phase:phase_clk0|altpll:altpll_component" File: /home/enratzz/altera_lite/15.1/Lab_5/phase.v Line: 104
Info (12130): Elaborated megafunction instantiation "phase:phase_clk0|altpll:altpll_component" File: /home/enratzz/altera_lite/15.1/Lab_5/phase.v Line: 104
Info (12133): Instantiated megafunction "phase:phase_clk0|altpll:altpll_component" with the following parameter: File: /home/enratzz/altera_lite/15.1/Lab_5/phase.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "390625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "131072"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=phase"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/phase_altpll.v
    Info (12023): Found entity 1: phase_altpll File: /home/enratzz/altera_lite/15.1/Lab_5/db/phase_altpll.v Line: 31
Info (12128): Elaborating entity "phase_altpll" for hierarchy "phase:phase_clk0|altpll:altpll_component|phase_altpll:auto_generated" File: /home/enratzz/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:encodera" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at debounce.sv(10): object "A1" assigned a value but never read File: /home/enratzz/altera_lite/15.1/Lab_5/debounce.sv Line: 10
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add0" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 109
Info (12130): Elaborated megafunction instantiation "lpm_add_sub:Add0" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 109
Info (12133): Instantiated megafunction "lpm_add_sub:Add0" with the following parameter: File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 109
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: /home/enratzz/altera_lite/15.1/Lab_5/db/add_sub_pvi.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pwm" is stuck at GND File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 16
Warning (332009): The launch and latch times for the relationship between source clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] and destination clock: clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: clk and destination clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] and destination clock: clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: clk and destination clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] and destination clock: clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: clk and destination clock: phase_clk0|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/enratzz/altera_lite/15.1/Lab_5/output_files/ROM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "frame_rate:frame_rate0|altpll:altpll_component|frame_rate_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/enratzz/altera_lite/15.1/Lab_5/db/frame_rate_altpll.v Line: 46
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: /home/enratzz/altera_lite/15.1/Lab_5/ROM.sv Line: 7
Info (21057): Implemented 343 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 300 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1203 megabytes
    Info: Processing ended: Fri May 13 15:44:37 2016
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/enratzz/altera_lite/15.1/Lab_5/output_files/ROM.map.smsg.


