LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY  IS
PORT (
    CLOCK_50 : IN STD_LOGIC;
    KEY      : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    HEX0     : OUT STD_LOGIC_VECTOR(0 TO 6);
    HEX1     : OUT STD_LOGIC_VECTOR(0 TO 6);
    HEX2     : OUT STD_LOGIC_VECTOR(0 TO 6);
    HEX3     : OUT STD_LOGIC_VECTOR(0 TO 6)
);
END component_tutorial;

ARCHITECTURE Structure OF component_tutorial IS

    -- Signal pour la valeur à afficher sur les HEX
    SIGNAL to_HEX : STD_LOGIC_VECTOR(15 DOWNTO 0);

    -- Composant système embarqué (ex : Nios II ou module personnalisé)
    COMPONENT embedded_system
        PORT (
            clk_clk       : IN  STD_LOGIC;
            resetn_reset_n: IN  STD_LOGIC;
            to_hex_export : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
        );
    END COMPONENT;

    -- Composant pour convertir 4 bits en affichage 7 segments
    COMPONENT hex7seg
        PORT (
            hex     : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
            display : OUT STD_LOGIC_VECTOR(0 TO 6)
        );
    END COMPONENT;

BEGIN

    -- Instanciation du système embarqué
    U0: embedded_system
        PORT MAP (
            clk_clk        => CLOCK_50,
            resetn_reset_n => KEY(0),
            to_hex_export  => to_HEX
        );

    -- Conversion des 4 bits en 7 segments pour chaque afficheur HEX
    h0: hex7seg PORT MAP (hex => to_HEX(3 DOWNTO 0),   display => HEX0);
    h1: hex7seg PORT MAP (hex => to_HEX(7 DOWNTO 4),   display => HEX1);
    h2: hex7seg PORT MAP (hex => to_HEX(11 DOWNTO 8),  display => HEX2);
    h3: hex7seg PORT MAP (hex => to_HEX(15 DOWNTO 12), display => HEX3);

END Structure;