 
****************************************
Report : qor
Design : mmForMLP
Version: O-2018.06-SP5-3
Date   : Sun May 19 22:32:23 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.40
  Critical Path Slack:           0.81
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'MEM2REG'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          6.05
  Critical Path Slack:          -3.43
  Critical Path Clk Period:      3.00
  Total Negative Slack:       -105.91
  No. of Violating Paths:       36.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          3.00
  Critical Path Slack:          -2.10
  Critical Path Clk Period:      3.00
  Total Negative Slack:        -16.52
  No. of Violating Paths:       19.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2MEM'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.96
  Critical Path Slack:          -1.81
  Critical Path Clk Period:      3.00
  Total Negative Slack:        -48.84
  No. of Violating Paths:       60.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              31.00
  Critical Path Length:          6.89
  Critical Path Slack:          -4.25
  Critical Path Clk Period:      3.00
  Total Negative Slack:       -155.56
  No. of Violating Paths:       52.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3892
  Buf/Inv Cell Count:             872
  Buf Cell Count:                   0
  Inv Cell Count:                 872
  CT Buf/Inv Cell Count:           33
  Combinational Cell Count:      3830
  Sequential Cell Count:           62
  Macro Count:                      4
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    13541.579907
  Noncombinational Area:  1027.727979
  Buf/Inv Area:           1501.811995
  Total Buffer Area:             0.00
  Total Inverter Area:        1501.81
  Macro/Black Box Area:  57333.644531
  Net Area:                  0.000000
  Net XLength        :        3065.39
  Net YLength        :        2167.55
  -----------------------------------
  Cell Area:             71902.952417
  Design Area:           71902.952417
  Net Length        :         5232.94


  Design Rules
  -----------------------------------
  Total Number of Nets:          3986
  Nets With Violations:           246
  Max Trans Violations:           245
  Max Cap Violations:              36
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: 2024-vlsi-22

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              320.31
  -----------------------------------------
  Overall Compile Time:              320.77
  Overall Compile Wall Clock Time:   321.00

  --------------------------------------------------------------------

  Design  WNS: 4.25  TNS: 220.93  Number of Violating Paths: 131


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1

  Design  WNS: 4.25  TNS: 220.93  Number of Violating Paths: 131

  Nets with DRC Violations: 246
  Total moveable cell area: 14385.4
  Total fixed cell area: 57517.6
  Total physical cell area: 71903.0
  Core area: (3600 3600 496300 495000)


  No hold constraints

1
