---
layout: post
title: æ€§èƒ½ä¼˜åŒ–PPT3-rooflineæ¨¡å‹
author: Patrick Gao
date: 2025-03-28 18:57
categories:
  - MISCADA
  - GPU Course
tags:
  - GPU Programming
mermaid: true
math: true
pin: false
---

# Lecture 3: Roofline Models

**Lecturer**: Anne Reinarz

---

## ğŸš€ Exercise 2: Results & Interpretation

- **Vectorised addition**
  - æ¯ä¸ªå‘¨æœŸåŠ è½½ 1 ä¸ª 32Byteï¼ˆ8ä¸ªfloatï¼‰
  - ç´¯åŠ å™¨å­˜åœ¨å¯„å­˜å™¨ä¸­
  - éœ€æŒç»­å¸¦å®½çº¦ 107GB/s

- **å¸¦å®½ vs. æµ®ç‚¹æ€§èƒ½é™åˆ¶**
  - **L1 Cache (<32kB)**: 370 GB/s â‰ˆ 22 float/Flop â‡’ *æµ®ç‚¹è¿ç®—ä¸ºç“¶é¢ˆ*
  - **L2 Cache (<512kB)**: 100 GB/s â‰ˆ 6.25 float/Flop â‡’ *å³°å€¼çº¦ 27 GFlop/s*
  - **L3 Cache (<16MB)**: 78 GB/s â‰ˆ 4.45 float/Flop â‡’ *å³°å€¼çº¦ 19 GFlop/s*
  - **Main Memory**: 17.5 GB/s â‰ˆ 1 float/Flop â‡’ *å³°å€¼çº¦ 4.5 GFlop/s*

---

## ğŸ“ˆ AVX Throughput with Bandwidth-Induced Limits

- æµ‹é‡ AVX ååé‡çš„ä¸åŒç¼“å­˜çº§åˆ«é™åˆ¶ï¼ˆL1/L2/L3/RAMï¼‰

---

## ğŸ§  Memory/Node Topology

- ä½¿ç”¨ `likwid-topology` è·å–æ‹“æ‰‘ç»“æ„

---

## ğŸ§ª Exercise 3: Cache vs Cores

- æµ‹é‡ L1/L2/L3/RAM å¸¦å®½åœ¨ä¸åŒæ ¸å¿ƒæ•°é‡ä¸‹çš„è¡¨ç°ï¼ˆ1 vs 8 memory domainsï¼‰

---

## ğŸ§© ç¡¬ä»¶æ¶æ„æ€»ç»“

### æ€§èƒ½è€ƒé‡å› ç´ 
- æŒ‡ä»¤æ•°é‡
- æ‰§è¡Œæ•ˆç‡
- æ•°æ®ä¼ è¾“å¯¹è¿è¡Œæ—¶é—´çš„å½±å“

### ç¡¬ä»¶æ‹“æ‰‘å¤æ‚æ€§
- å¤šå±‚å¹¶è¡Œï¼š
  - Sockets: 1-4 CPUs
  - Cores: 4-32 æ ¸
  - Vectorization: æ¯ä¸ªå‘é‡å¯„å­˜å™¨å« 2-16 float
  - Superscalar: æ¯å‘¨æœŸ 2-8 æ¡æŒ‡ä»¤

---

## âš™ï¸ èµ„æºç±»å‹

| ç±»å‹ | ç‰¹æ€§ | ä¾‹å­ |
|------|------|------|
| Scalable (çº¿æ€§æ‰©å±•) | ç§æœ‰èµ„æº | FPU, CPU æ ¸ |
| Saturating (é¥±å’Œæ‰©å±•) | å…±äº«èµ„æº | L3, RAM |

- **ç“¶é¢ˆå¸¸ç”±é¥±å’Œèµ„æºå†³å®š**

---

## ğŸ§ª clcopy vs. STREAM åŸºå‡†æµ‹è¯•

- `clcopy`:
  - æ¯ç¼“å­˜è¡Œåªè®¿é—®ä¸€ä¸ªå­—èŠ‚ â‡’ ä¸ç°å®

- æ¨èä½¿ç”¨ï¼š`STREAM TRIAD`
  ```c
  a[i] = b[i] * alpha + c[i];  // 2 Flops, 2 loads, 1 store
  ```

---

## ğŸ” ç®€åŒ–çš„ Loop æ¨¡å‹

- å¾ªç¯ä»£ç ç®€åŒ–ä¸ºï¼š
  - M Flops + B Bytes æ•°æ®ä¼ è¾“
  - **è¿ç®—å¼ºåº¦** \( I_c = \frac{M}{B} \)

---

## ğŸŒ„ Roofline æ¨¡å‹

- æè¿°æ€§èƒ½ç“¶é¢ˆï¼š
  ```text
  P = min(P_peak, I_c Ã— b_s)
  ```

- æ¥æºï¼šWilliams et al. (CACM, 2009)

---

## ğŸ§° åº”ç”¨ Roofline çš„ä¸‰æ­¥éª¤

1. æµ‹é‡ P_peak, b_s, I_c
2. ç»˜åˆ¶ Roofline å›¾
3. é€‰æ‹©ä¼˜åŒ–ç­–ç•¥ï¼ˆæ˜¯å¦çŸ¢é‡åŒ–ã€æå‡ I_c ç­‰ï¼‰

---

## ğŸ“ å¦‚ä½•ä¼°ç®— Roofline ä¸‰è¦ç´ 

### 1. Streaming Bandwidth (b_s)
- é€šå¸¸é€šè¿‡ `STREAM` æµ‹é‡
- æˆ–ç”¨å†…å­˜é€šé“æ•° Ã— é¢‘ç‡ Ã— 8

### 2. æµ®ç‚¹æ€§èƒ½ (P_peak)
- éœ€çŸ¥æ¶æ„ç»†èŠ‚ï¼ˆå¦‚ AMD Zen2ï¼‰
- ç¤ºä¾‹ï¼š
  - SIMD FMAï¼ˆåŒå‘ï¼‰ï¼š
    ```
    3.35 GHz Ã— 2 Ã— 4 Ã— 2 = 53.6 GFlop/s
    ```
  - ä»…DIVï¼ˆå•å‘ï¼‰ï¼š
    ```
    3.35 GHz Ã— 1 Ã— 4 = 13.4 GFlop/s
    ```

---

## ğŸ“ è®¡ç®—è¿ç®—å¼ºåº¦ I_c

### æ–¹æ³•ä¸€ï¼šæ€§èƒ½è®¡æ•°å™¨

### æ–¹æ³•äºŒï¼šçº¸é¢åˆ†æ
- ç»Ÿè®¡ Flop æ•° (M)
- ç»Ÿè®¡æ•°æ®è®¿é—®å­—èŠ‚æ•° (B)
- è®¡ç®—ï¼š
  ```text
  I_c = M / B
  ```

---

## ğŸ” ç¤ºä¾‹åˆ†æ

```c
for (int i = 0; i < N; i++) {
  for (int j = 0; j < M; j++) {
    a[j] = b[i]*c[i] + d[i]*a[j];
  }
}
```

- æ¯æ¬¡è¿­ä»£ï¼š3 Flops, 3 reads, 1 write
- **å†…å­˜è®¿é—®æ¨¡å‹**ï¼š
  - *ç†æƒ³ Cache*: 8Ã—(2M + 3N) å­—èŠ‚
  - *æœ€å Cache*: 8Ã—(2MN + 3MN) å­—èŠ‚



## å¦‚ä½•è®¡ç®—æ€§èƒ½Pï¼ˆå•ä½ï¼šFlops/s ï¼‰ï¼Ÿ


## ä¸€ã€Streaming Bandwidthï¼ˆ\( b_s \)ï¼‰

å³ï¼š**å†…å­˜å­ç³»ç»Ÿçš„å®é™…å¯ç”¨å¸¦å®½**ï¼ˆå•ä½ï¼šBytes/sï¼‰

### âœ… æ–¹æ³• 1ï¼šä½¿ç”¨ STREAM Benchmarkï¼ˆæ¨èï¼‰

- å¯é€šè¿‡ [`likwid-bench`] å·¥å…·ä½¿ç”¨ï¼š
  ```bash
  likwid-bench -t stream -w S0:1 -C 0
  ```

- ç¤ºä¾‹è¾“å‡ºï¼š
  ```
  Function    Rate (MB/s)
  Triad:      25000
  ```
  â‡’ è½¬æ¢å•ä½ï¼š
  ```text
  b_s = 25 Ã— 10^9 Bytes/s = 25 GB/s
  ```

---

### âœ… æ–¹æ³• 2ï¼šä¼°ç®—æ³•ï¼ˆç†è®ºè®¡ç®—ï¼‰

å…¬å¼ï¼š
\[
b_s = \text{Memory Frequency} Ã— \text{Channels} Ã— 8
\]

ä¾‹å¦‚ DDR4-3200 åŒé€šé“ï¼š
\[
3.2 Ã— 10^9 Ã— 2 Ã— 8 = 51.2 GB/s
\]

âš ï¸ å®é™…å¸¦å®½åªæœ‰ç†è®ºçš„ 60~80%ï¼Œå»ºè®®ä½¿ç”¨å®æµ‹å€¼ï¼

---

## äºŒã€å³°å€¼æµ®ç‚¹æ€§èƒ½ï¼ˆ\( P_{\text{peak}} \)ï¼‰

å³ï¼š**CPU ç†è®ºæœ€å¤§æµ®ç‚¹è¿ç®—èƒ½åŠ›**ï¼ˆå•ä½ï¼šFlops/sï¼‰

### âœ… å…¬å¼ï¼ˆä»¥ SIMD FMA ä¸ºä¾‹ï¼‰ï¼š

\[
P_{\text{peak}} = \text{Clock Frequency} Ã— \text{Issue Rate} Ã— \text{Vector Width (Flops)}
\]

#### ç¤ºä¾‹ï¼šAMD Zen 2 æ¶æ„

- é¢‘ç‡ = 3.35 GHz
- æ¯å‘¨æœŸåŒå‘ FMAï¼ˆ2æ¡æŒ‡ä»¤ï¼‰
- æ¯æ¡ SIMD FMAï¼š4 doubles Ã— 2 Flops = 8 Flops

\[
P_{\text{peak}} = 3.35 Ã— 10^9 Ã— 2 Ã— 8 = 53.6 GFlops/s
\]

---

### å¤šæ ¸ç³»ç»Ÿï¼ˆæ€»å³°å€¼ï¼‰

\[
P_{\text{peak, total}} = P_{\text{peak, per\ core}} Ã— \text{æ ¸å¿ƒæ•°é‡}
\]

---

## ä¸‰ã€æœ€ç»ˆæ€§èƒ½ P çš„è®¡ç®—

Roofline æ¨¡å‹å…¬å¼ï¼š
\[
P = \min(P_{\text{peak}}, I_c Ã— b_s)
\]

- \( I_c \)ï¼šè¿ç®—å¼ºåº¦ï¼ˆFlops / Byteï¼‰
- \( b_s \)ï¼šå¸¦å®½ï¼ˆBytes / sï¼‰
- \( P_{\text{peak}} \)ï¼šå³°å€¼æµ®ç‚¹æ€§èƒ½

---