arch,name,features,unsafe,stability,file
x86_64,cmpxchg16b,cmpxchg16b,True,stable,cmpxchg16b.rs
x86_64,_mm_crc32_u64,sse4.2,False,stable,sse42.rs
x86_64,_mm_cvti64_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundi64_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtu64_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundu64_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_i64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_i64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_u64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_u64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttsh_i64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_i64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttsh_u64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_u64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsd_si64,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsd_si64x,sse2,False,stable,sse2.rs
x86_64,_mm_cvttsd_si64,sse2,False,stable,sse2.rs
x86_64,_mm_cvttsd_si64x,sse2,False,stable,sse2.rs
x86_64,_mm_stream_si64,sse2,True,stable,sse2.rs
x86_64,_mm_cvtss_si64,sse,False,stable,sse.rs
x86_64,_mm_cvttss_si64,sse,False,stable,sse.rs
x86_64,_mm_cvtsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundi64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsi64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundi64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundu64_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsi64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundu64_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_i64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_si64,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_u64,avx512f,False,stable,avx512f.rs
x86_64,_mm_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
x86_64,_mm256_bcstnebf16_ps,avxneconvert,True,unstable,avxneconvert.rs
x86_64,_mm_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
x86_64,_mm256_bcstnesh_ps,avxneconvert,True,unstable,avxneconvert.rs
x86_64,_mm_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm256_cvtneebf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm_cvtneeph_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm256_cvtneeph_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm256_cvtneobf16_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm_cvtneoph_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm256_cvtneoph_ps,avxneconvert,True,stable,avxneconvert.rs
x86_64,_mm_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
x86_64,_mm256_cvtneps_avx_pbh,avxneconvert,False,stable,avxneconvert.rs
x86_64,_mm512_cvt_roundepi64_pd,"avx512dq,avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundepi64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtepi64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtepi64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtepi64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtepi64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtepu64_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtepu64_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtepu64_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtepu64_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvtps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtt_roundpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvttpd_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvttpd_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtt_roundps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvttps_epi64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvttps_epi64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtt_roundpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvttpd_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvttpd_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvtt_roundps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_cvttps_epu64,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_cvttps_epu64,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_range_round_pd,"avx512dq,avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_mask_range_round_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_range_round_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_range_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_range_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_range_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_range_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_range_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_range_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_range_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_range_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_range_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_range_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_range_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_range_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_range_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_range_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_range_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_reduce_round_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_reduce_pd,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_reduce_pd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_reduce_round_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_maskz_reduce_ps,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_maskz_reduce_ps,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_round_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_sd,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_round_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_maskz_reduce_ss,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_fpclass_pd_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_fpclass_pd_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm_mask_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm256_mask_fpclass_ps_mask,"avx512dq,avx512vl",False,stable,avx512dq.rs
x86_64,_mm512_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm512_mask_fpclass_ps_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_fpclass_sd_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_mask_fpclass_ss_mask,avx512dq,False,stable,avx512dq.rs
x86_64,_mm_extract_si64,sse4a,False,stable,sse4a.rs
x86_64,_mm_extracti_si64,sse4a,False,stable,sse4a.rs
x86_64,_mm_insert_si64,sse4a,False,stable,sse4a.rs
x86_64,_mm_inserti_si64,sse4a,False,stable,sse4a.rs
x86_64,_mm_stream_sd,sse4a,True,stable,sse4a.rs
x86_64,_mm_stream_ss,sse4a,True,stable,sse4a.rs
x86_64,_mm512_clmulepi64_epi128,"vpclmulqdq,avx512f",False,stable,vpclmulqdq.rs
x86_64,_mm256_clmulepi64_epi128,vpclmulqdq,False,stable,vpclmulqdq.rs
x86_64,_mm_aesdec_si128,aes,False,stable,aes.rs
x86_64,_mm_aesdeclast_si128,aes,False,stable,aes.rs
x86_64,_mm_aesenc_si128,aes,False,stable,aes.rs
x86_64,_mm_aesenclast_si128,aes,False,stable,aes.rs
x86_64,_mm_aesimc_si128,aes,False,stable,aes.rs
x86_64,_mm_aeskeygenassist_si128,aes,False,stable,aes.rs
x86_64,_mm512_mask_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_expandloadu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm256_mask_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_mask_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_maskz_expandloadu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm512_mask_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_expandloadu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm256_mask_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_mask_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_maskz_expandloadu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm512_mask_compressstoreu_epi16,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm256_mask_compressstoreu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_mask_compressstoreu_epi16,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm512_mask_compressstoreu_epi8,avx512vbmi2,True,stable,avx512vbmi2.rs
x86_64,_mm256_mask_compressstoreu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm_mask_compressstoreu_epi8,"avx512vbmi2,avx512vl",True,stable,avx512vbmi2.rs
x86_64,_mm512_mask_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_compress_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm256_mask_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_mask_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_maskz_compress_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm512_mask_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_compress_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm256_mask_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_mask_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_maskz_compress_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm512_mask_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_expand_epi16,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm256_mask_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_mask_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_maskz_expand_epi16,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm512_mask_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm512_maskz_expand_epi8,avx512vbmi2,False,stable,avx512vbmi2.rs
x86_64,_mm256_mask_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm256_maskz_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_mask_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm_maskz_expand_epi8,"avx512vbmi2,avx512vl",False,stable,avx512vbmi2.rs
x86_64,_mm512_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_mask_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_maskz_dpwssd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_mask_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_maskz_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_dpwssd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_mask_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_maskz_dpwssd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm512_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_mask_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_maskz_dpwssds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_mask_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_maskz_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_dpwssds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_mask_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_maskz_dpwssds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm512_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_mask_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_maskz_dpbusd_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_mask_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_maskz_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_dpbusd_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_mask_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_maskz_dpbusd_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm512_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_mask_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm512_maskz_dpbusds_epi32,avx512vnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm256_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_mask_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm256_maskz_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_dpbusds_avx_epi32,avxvnni,False,stable,avx512vnni.rs
x86_64,_mm_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_mask_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_maskz_dpbusds_epi32,"avx512vnni,avx512vl",False,stable,avx512vnni.rs
x86_64,_mm_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbssd_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbssds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbsud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbsuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbuud_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm256_dpbuuds_epi32,avxvnniint8,False,stable,avx512vnni.rs
x86_64,_mm_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwsud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwsuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwusd_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwusds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwuud_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm256_dpwuuds_epi32,avxvnniint16,False,stable,avx512vnni.rs
x86_64,_mm512_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_mask_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_maskz_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_mask2_permutex2var_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm256_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_mask_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_maskz_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_mask2_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_mask_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_maskz_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_mask2_permutex2var_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm512_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_mask_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_maskz_permutexvar_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm256_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_mask_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_maskz_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_mask_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_maskz_permutexvar_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm512_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_mask_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm512_maskz_multishift_epi64_epi8,avx512vbmi,False,stable,avx512vbmi.rs
x86_64,_mm256_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_mask_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm256_maskz_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_mask_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_maskz_multishift_epi64_epi8,"avx512vbmi,avx512vl",False,stable,avx512vbmi.rs
x86_64,_mm_lddqu_si128,sse3,True,stable,sse3.rs
x86_64,_mm_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_mask_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_maskz_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_mask_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_maskz_cvtne2ps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm512_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_mask_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_maskz_cvtne2ps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm256_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_mask_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_maskz_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm512_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_mask_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_maskz_cvtneps_pbh,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_mask_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_maskz_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_mask_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_maskz_dpbf16_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm512_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_mask_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_maskz_dpbf16_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_mask_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm512_maskz_cvtpbh_ps,"avx512bf16,avx512f",False,stable,avx512bf16.rs
x86_64,_mm256_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_mask_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm256_maskz_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_mask_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_maskz_cvtpbh_ps,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_cvtsbh_ss,"avx512bf16,avx512f",False,unstable,avx512bf16.rs
x86_64,_mm_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_mask_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_maskz_cvtneps_pbh,"avx512bf16,avx512vl",False,stable,avx512bf16.rs
x86_64,_mm_cvtness_sbh,"avx512bf16,avx512vl",False,unstable,avx512bf16.rs
x86_64,_mm_cvtps_ph,f16c,False,stable,f16c.rs
x86_64,_mm256_cvtps_ph,f16c,False,stable,f16c.rs
x86_64,_mm_shuffle_epi8,ssse3,False,stable,ssse3.rs
x86_64,_mm_hadds_epi16,ssse3,False,stable,ssse3.rs
x86_64,_mm_hsubs_epi16,ssse3,False,stable,ssse3.rs
x86_64,_mm_maddubs_epi16,ssse3,False,stable,ssse3.rs
x86_64,_mm_mulhrs_epi16,ssse3,False,stable,ssse3.rs
x86_64,_mm_sign_epi8,ssse3,False,stable,ssse3.rs
x86_64,_mm_sign_epi16,ssse3,False,stable,ssse3.rs
x86_64,_mm_sign_epi32,ssse3,False,stable,ssse3.rs
x86_64,_mm256_max_pd,avx,False,stable,avx.rs
x86_64,_mm256_max_ps,avx,False,stable,avx.rs
x86_64,_mm256_min_pd,avx,False,stable,avx.rs
x86_64,_mm256_min_ps,avx,False,stable,avx.rs
x86_64,_mm256_round_pd,avx,False,stable,avx.rs
x86_64,_mm256_round_ps,avx,False,stable,avx.rs
x86_64,_mm256_sqrt_ps,avx,False,stable,avx.rs
x86_64,_mm256_sqrt_pd,avx,False,stable,avx.rs
x86_64,_mm256_dp_ps,avx,False,stable,avx.rs
x86_64,_mm_cmp_pd,avx,False,stable,avx.rs
x86_64,_mm256_cmp_pd,avx,False,stable,avx.rs
x86_64,_mm_cmp_ps,avx,False,stable,avx.rs
x86_64,_mm256_cmp_ps,avx,False,stable,avx.rs
x86_64,_mm_cmp_sd,avx,False,stable,avx.rs
x86_64,_mm_cmp_ss,avx,False,stable,avx.rs
x86_64,_mm256_cvtps_epi32,avx,False,stable,avx.rs
x86_64,_mm256_cvttpd_epi32,avx,False,stable,avx.rs
x86_64,_mm256_cvtpd_epi32,avx,False,stable,avx.rs
x86_64,_mm256_cvttps_epi32,avx,False,stable,avx.rs
x86_64,_mm256_zeroall,avx,False,stable,avx.rs
x86_64,_mm256_zeroupper,avx,False,stable,avx.rs
x86_64,_mm256_permutevar_ps,avx,False,stable,avx.rs
x86_64,_mm_permutevar_ps,avx,False,stable,avx.rs
x86_64,_mm256_permutevar_pd,avx,False,stable,avx.rs
x86_64,_mm_permutevar_pd,avx,False,stable,avx.rs
x86_64,_mm256_lddqu_si256,avx,True,stable,avx.rs
x86_64,_mm256_stream_si256,avx,True,stable,avx.rs
x86_64,_mm256_stream_pd,avx,True,stable,avx.rs
x86_64,_mm256_stream_ps,avx,True,stable,avx.rs
x86_64,_mm256_rcp_ps,avx,False,stable,avx.rs
x86_64,_mm256_rsqrt_ps,avx,False,stable,avx.rs
x86_64,_mm256_testnzc_si256,avx,False,stable,avx.rs
x86_64,_mm256_testz_pd,avx,False,stable,avx.rs
x86_64,_mm256_testc_pd,avx,False,stable,avx.rs
x86_64,_mm256_testnzc_pd,avx,False,stable,avx.rs
x86_64,_mm_testnzc_pd,avx,False,stable,avx.rs
x86_64,_mm256_testz_ps,avx,False,stable,avx.rs
x86_64,_mm256_testc_ps,avx,False,stable,avx.rs
x86_64,_mm256_testnzc_ps,avx,False,stable,avx.rs
x86_64,_mm_testnzc_ps,avx,False,stable,avx.rs
x86_64,_mm_sha1msg1_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha1msg2_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha1nexte_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha1rnds4_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha256msg1_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha256msg2_epu32,sha,False,stable,sha.rs
x86_64,_mm_sha256rnds2_epu32,sha,False,stable,sha.rs
x86_64,_mm256_sha512msg1_epi64,"sha512,avx",False,stable,sha.rs
x86_64,_mm256_sha512msg2_epi64,"sha512,avx",False,stable,sha.rs
x86_64,_mm256_sha512rnds2_epi64,"sha512,avx",False,stable,sha.rs
x86_64,_mm_sm3msg1_epi32,"sm3,avx",False,stable,sha.rs
x86_64,_mm_sm3msg2_epi32,"sm3,avx",False,stable,sha.rs
x86_64,_mm_sm3rnds2_epi32,"sm3,avx",False,stable,sha.rs
x86_64,_mm_sm4key4_epi32,"sm4,avx",False,stable,sha.rs
x86_64,_mm256_sm4key4_epi32,"sm4,avx",False,stable,sha.rs
x86_64,_mm_sm4rnds4_epi32,"sm4,avx",False,stable,sha.rs
x86_64,_mm256_sm4rnds4_epi32,"sm4,avx",False,stable,sha.rs
x86_64,_mm512_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm512_mask_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm512_maskz_madd52hi_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm512_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm512_mask_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm512_maskz_madd52lo_epu64,avx512ifma,False,stable,avx512ifma.rs
x86_64,_mm256_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86_64,_mm256_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm256_mask_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm256_maskz_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm256_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86_64,_mm256_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm256_mask_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm256_maskz_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_madd52hi_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86_64,_mm_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_mask_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_maskz_madd52hi_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_madd52lo_avx_epu64,avxifma,False,stable,avx512ifma.rs
x86_64,_mm_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_mask_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_maskz_madd52lo_epu64,"avx512ifma,avx512vl",False,stable,avx512ifma.rs
x86_64,_mm_cmpistrm,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistri,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistrz,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistrc,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistrs,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistro,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpistra,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestrm,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestri,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestrz,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestrc,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestrs,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestro,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmpestra,sse4.2,False,stable,sse42.rs
x86_64,_mm_crc32_u8,sse4.2,False,stable,sse42.rs
x86_64,_mm_crc32_u16,sse4.2,False,stable,sse42.rs
x86_64,_mm_crc32_u32,sse4.2,False,stable,sse42.rs
x86_64,_mm_cmp_ph_mask,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cmp_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cmp_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cmp_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cmp_round_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cmp_round_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cmp_round_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cmp_round_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cmp_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cmp_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comi_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comi_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comieq_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comige_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comigt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comile_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comilt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_comineq_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomieq_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomige_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomigt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomile_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomilt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_ucomineq_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_load_sh,"avx512fp16,avx512fp16,avx512vl",True,unstable,avx512fp16.rs
x86_64,_mm_maskz_load_sh,avx512fp16,True,unstable,avx512fp16.rs
x86_64,_mm_mask_store_sh,"avx512fp16,avx512fp16,avx512vl",True,unstable,avx512fp16.rs
x86_64,_mm512_add_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_add_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_add_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_add_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_sub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_sub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_sub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_sub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mul_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_mul_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_mul_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_mul_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_div_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_div_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_div_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_div_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mul_pch,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_mul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_mul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_mul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_mul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_mul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_mul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_mul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_fmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_fcmul_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fcmul_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fcmul_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmul_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmul_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmadd_pch,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask3_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask3_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_fmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask3_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask3_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_fcmadd_pch,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fcmadd_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fcmadd_round_pch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmadd_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fcmadd_round_sch,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fnmadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fnmadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fnmadd_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fnmsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fnmsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask3_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_fnmsub_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmaddsub_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmaddsub_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_fmsubadd_round_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_mask_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask3_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_fmsubadd_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_rcp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_rcp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_rcp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_rsqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_rsqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_rsqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_sqrt_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_sqrt_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_sqrt_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_sqrt_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_sqrt_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_max_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_max_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_max_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_max_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_max_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_max_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_max_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_min_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_min_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_min_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_min_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_min_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_min_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_min_round_sh,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_getexp_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_getexp_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_getexp_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_getexp_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_getexp_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_getmant_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_getmant_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_getmant_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_getmant_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_getmant_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_roundscale_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_roundscale_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_roundscale_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_roundscale_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_roundscale_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_scalef_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_scalef_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_scalef_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_scalef_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_scalef_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_reduce_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_reduce_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_reduce_round_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_reduce_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_reduce_round_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_reduce_min_ph,"avx512fp16,avx512fp16,avx512vl",False,unstable,avx512fp16.rs
x86_64,_mm256_reduce_min_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
x86_64,_mm512_reduce_min_ph,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_reduce_max_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
x86_64,_mm256_reduce_max_ph,"avx512fp16,avx512vl",False,unstable,avx512fp16.rs
x86_64,_mm512_reduce_max_ph,avx512fp16,False,unstable,avx512fp16.rs
x86_64,_mm_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_fpclass_ph_mask,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_fpclass_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_fpclass_ph_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_fpclass_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_fpclass_sh_mask,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_permutex2var_ph,"avx512fp16,avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_permutex2var_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_permutex2var_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_permutexvar_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_permutexvar_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_permutexvar_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepi16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepi16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepu16_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepu16_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepi32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepi32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvti32_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundi32_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepu32_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepu32_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtu32_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundu32_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepi64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepi64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtepu64_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundepu64_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtxps_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtxps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtx_roundps_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvt_roundss_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtpd_ph,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundpd_ph,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvt_roundsd_sh,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epi16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epi16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epu16,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epu16,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_i32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_i32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_u32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_u32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epi32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epi32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttsh_i32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_i32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epu32,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epu32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttsh_u32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtt_roundsh_u32,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epi64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epi64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvttph_epu64,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvttph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtt_roundph_epu64,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtxph_ps,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtxph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtx_roundph_ps,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvt_roundsh_ss,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_mask_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm256_maskz_cvtph_pd,"avx512fp16,avx512vl",False,stable,avx512fp16.rs
x86_64,_mm512_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvtph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_mask_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm512_maskz_cvt_roundph_pd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvtsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_mask_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_maskz_cvt_roundsh_sd,avx512fp16,False,stable,avx512fp16.rs
x86_64,_mm_pause,baseline,False,stable,sse2.rs
x86_64,_mm_clflush,sse2,True,stable,sse2.rs
x86_64,_mm_lfence,sse2,False,stable,sse2.rs
x86_64,_mm_mfence,sse2,False,stable,sse2.rs
x86_64,_mm_madd_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_sad_epu8,sse2,False,stable,sse2.rs
x86_64,_mm_sll_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_sll_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_sll_epi64,sse2,False,stable,sse2.rs
x86_64,_mm_sra_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_sra_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_srl_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_srl_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_srl_epi64,sse2,False,stable,sse2.rs
x86_64,_mm_cvtps_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_maskmoveu_si128,sse2,True,stable,sse2.rs
x86_64,_mm_stream_si128,sse2,True,stable,sse2.rs
x86_64,_mm_stream_si32,sse2,True,stable,sse2.rs
x86_64,_mm_packs_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_packs_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_packus_epi16,sse2,False,stable,sse2.rs
x86_64,_mm_max_sd,sse2,False,stable,sse2.rs
x86_64,_mm_max_pd,sse2,False,stable,sse2.rs
x86_64,_mm_min_sd,sse2,False,stable,sse2.rs
x86_64,_mm_min_pd,sse2,False,stable,sse2.rs
x86_64,_mm_sqrt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_sqrt_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpeq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmplt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmple_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpgt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpge_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpord_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpunord_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpneq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnlt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnle_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpngt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnge_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpeq_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmplt_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmple_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpgt_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpge_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpord_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpunord_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpneq_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnlt_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnle_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpngt_pd,sse2,False,stable,sse2.rs
x86_64,_mm_cmpnge_pd,sse2,False,stable,sse2.rs
x86_64,_mm_comieq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_comilt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_comile_sd,sse2,False,stable,sse2.rs
x86_64,_mm_comigt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_comige_sd,sse2,False,stable,sse2.rs
x86_64,_mm_comineq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomieq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomilt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomile_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomigt_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomige_sd,sse2,False,stable,sse2.rs
x86_64,_mm_ucomineq_sd,sse2,False,stable,sse2.rs
x86_64,_mm_cvtpd_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsd_si32,sse2,False,stable,sse2.rs
x86_64,_mm_cvtsd_ss,sse2,False,stable,sse2.rs
x86_64,_mm_cvttpd_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_cvttsd_si32,sse2,False,stable,sse2.rs
x86_64,_mm_cvttps_epi32,sse2,False,stable,sse2.rs
x86_64,_mm_stream_pd,sse2,True,stable,sse2.rs
x86_64,_mm_sqrt_ss,sse,False,stable,sse.rs
x86_64,_mm_sqrt_ps,sse,False,stable,sse.rs
x86_64,_mm_rcp_ss,sse,False,stable,sse.rs
x86_64,_mm_rcp_ps,sse,False,stable,sse.rs
x86_64,_mm_rsqrt_ss,sse,False,stable,sse.rs
x86_64,_mm_rsqrt_ps,sse,False,stable,sse.rs
x86_64,_mm_min_ss,sse,False,stable,sse.rs
x86_64,_mm_min_ps,sse,False,stable,sse.rs
x86_64,_mm_max_ss,sse,False,stable,sse.rs
x86_64,_mm_max_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpeq_ss,sse,False,stable,sse.rs
x86_64,_mm_cmplt_ss,sse,False,stable,sse.rs
x86_64,_mm_cmple_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpgt_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpge_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpneq_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpnlt_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpnle_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpngt_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpnge_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpord_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpunord_ss,sse,False,stable,sse.rs
x86_64,_mm_cmpeq_ps,sse,False,stable,sse.rs
x86_64,_mm_cmplt_ps,sse,False,stable,sse.rs
x86_64,_mm_cmple_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpgt_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpge_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpneq_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpnlt_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpnle_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpngt_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpnge_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpord_ps,sse,False,stable,sse.rs
x86_64,_mm_cmpunord_ps,sse,False,stable,sse.rs
x86_64,_mm_comieq_ss,sse,False,stable,sse.rs
x86_64,_mm_comilt_ss,sse,False,stable,sse.rs
x86_64,_mm_comile_ss,sse,False,stable,sse.rs
x86_64,_mm_comigt_ss,sse,False,stable,sse.rs
x86_64,_mm_comige_ss,sse,False,stable,sse.rs
x86_64,_mm_comineq_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomieq_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomilt_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomile_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomigt_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomige_ss,sse,False,stable,sse.rs
x86_64,_mm_ucomineq_ss,sse,False,stable,sse.rs
x86_64,_mm_cvtss_si32,sse,False,stable,sse.rs
x86_64,_mm_cvt_ss2si,sse,False,stable,sse.rs
x86_64,_mm_cvttss_si32,sse,False,stable,sse.rs
x86_64,_mm_cvtt_ss2si,sse,False,stable,sse.rs
x86_64,_mm_cvt_si2ss,sse,False,stable,sse.rs
x86_64,nontemporal_store,sse,True,stable,sse.rs
x86_64,_mm_sfence,sse,False,stable,sse.rs
x86_64,_mm_getcsr,sse,True,stable,sse.rs
x86_64,_mm_setcsr,sse,True,stable,sse.rs
x86_64,_mm_prefetch,sse,False,stable,sse.rs
x86_64,_mm_stream_ps,sse,True,stable,sse.rs
x86_64,_mm256_hadds_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_hsubs_epi16,avx2,False,stable,avx2.rs
x86_64,_mm_i32gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i32gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm256_i32gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i32gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm_i32gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i32gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm256_i32gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i32gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm_i32gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i32gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm256_i32gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i32gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm_i32gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i32gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm256_i32gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i32gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm_i64gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i64gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm256_i64gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i64gather_epi32,avx2,True,stable,avx2.rs
x86_64,_mm_i64gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i64gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm256_i64gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i64gather_ps,avx2,True,stable,avx2.rs
x86_64,_mm_i64gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i64gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm256_i64gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i64gather_epi64,avx2,True,stable,avx2.rs
x86_64,_mm_i64gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm_mask_i64gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm256_i64gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm256_mask_i64gather_pd,avx2,True,stable,avx2.rs
x86_64,_mm256_madd_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_maddubs_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_mpsadbw_epu8,avx2,False,stable,avx2.rs
x86_64,_mm256_mulhrs_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_packs_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_packs_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_packus_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_packus_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_permutevar8x32_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_permutevar8x32_ps,avx2,False,stable,avx2.rs
x86_64,_mm256_sad_epu8,avx2,False,stable,avx2.rs
x86_64,_mm256_shuffle_epi8,avx2,False,stable,avx2.rs
x86_64,_mm256_sign_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_sign_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_sign_epi8,avx2,False,stable,avx2.rs
x86_64,_mm256_sll_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_sll_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_sll_epi64,avx2,False,stable,avx2.rs
x86_64,_mm256_sra_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_sra_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_srl_epi16,avx2,False,stable,avx2.rs
x86_64,_mm256_srl_epi32,avx2,False,stable,avx2.rs
x86_64,_mm256_srl_epi64,avx2,False,stable,avx2.rs
x86_64,_mm256_stream_load_si256,avx2,True,stable,avx2.rs
x86_64,_mm_clmulepi64_si128,pclmulqdq,False,stable,pclmulqdq.rs
x86_64,_mm512_gf2p8mul_epi8,"gfni,avx512f",False,stable,gfni.rs
x86_64,_mm512_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm512_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm256_gf2p8mul_epi8,"gfni,avx",False,stable,gfni.rs
x86_64,_mm256_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm256_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_gf2p8mul_epi8,gfni,False,stable,gfni.rs
x86_64,_mm_mask_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_maskz_gf2p8mul_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm512_gf2p8affine_epi64_epi8,"gfni,avx512f",False,stable,gfni.rs
x86_64,_mm512_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm512_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm256_gf2p8affine_epi64_epi8,"gfni,avx",False,stable,gfni.rs
x86_64,_mm256_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm256_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_gf2p8affine_epi64_epi8,gfni,False,stable,gfni.rs
x86_64,_mm_maskz_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_mask_gf2p8affine_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm512_gf2p8affineinv_epi64_epi8,"gfni,avx512f",False,stable,gfni.rs
x86_64,_mm512_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm512_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512f",False,stable,gfni.rs
x86_64,_mm256_gf2p8affineinv_epi64_epi8,"gfni,avx",False,stable,gfni.rs
x86_64,_mm256_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm256_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_gf2p8affineinv_epi64_epi8,gfni,False,stable,gfni.rs
x86_64,_mm_maskz_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm_mask_gf2p8affineinv_epi64_epi8,"gfni,avx512bw,avx512vl",False,stable,gfni.rs
x86_64,_mm512_max_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_max_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_max_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_max_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_max_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_max_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_max_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_max_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_min_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_min_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_min_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_min_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_min_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_min_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_min_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_min_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sqrt_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_sqrt_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sqrt_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sqrt_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sqrt_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sqrt_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_rcp14_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_rcp14_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_rcp14_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_rcp14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_rcp14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_rcp14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_rcp14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_rcp14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_rsqrt14_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_rsqrt14_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_rsqrt14_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_rsqrt14_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_getexp_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getexp_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getexp_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_getexp_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getexp_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getexp_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_roundscale_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_roundscale_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_roundscale_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_roundscale_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_roundscale_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_roundscale_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_scalef_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_scalef_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_scalef_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_scalef_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_scalef_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_scalef_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fixupimm_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fixupimm_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_ternarylogic_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_ternarylogic_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_ternarylogic_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_ternarylogic_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_getmant_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getmant_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getmant_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_getmant_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getmant_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getmant_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_add_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_add_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_add_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_add_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_add_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_add_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_sub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_sub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mul_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_mul_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_mul_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mul_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_mul_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_mul_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_div_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_div_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_div_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_div_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_div_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_div_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sqrt_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sqrt_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmaddsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmaddsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmsubadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fmsubadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fnmadd_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fnmadd_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fnmsub_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask3_fnmsub_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_max_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_max_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_max_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_max_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_max_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_max_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_min_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_min_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_min_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_min_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_min_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_min_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getexp_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getexp_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_roundscale_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_roundscale_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_scalef_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_scalef_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fixupimm_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_fixupimm_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getmant_round_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_getmant_round_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtpslo_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtpslo_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtpd_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtpd_pslo,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtpd_pslo,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtepi32_epi16,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_cvtepi32_epi8,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtepi64_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_cvtepi64_epi16,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtsepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtsepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtsepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtsepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtsepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtusepi32_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtusepi32_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtusepi32_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtusepi32_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtusepi64_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtusepi64_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtusepi64_epi16,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtusepi64_epi16,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtusepi64_epi8,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtusepi64_epi8,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundps_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundpd_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundepi32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundepu32_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvt_roundps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtps_ph,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtps_ph,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvt_roundph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtph_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvtph_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtt_roundps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtt_roundps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtt_roundpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvttps_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvttps_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvttps_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvttps_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_maskz_cvtt_roundpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvttpd_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvttpd_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_cvttpd_epu32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_cvttpd_epu32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_i32gather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32gather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64gather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64gather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64gather_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64gather_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32gather_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32gather_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32gather_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32gather_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32gather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32gather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64gather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64gather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64gather_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64gather_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32scatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32scatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64scatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64scatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32scatter_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32scatter_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64scatter_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64scatter_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32scatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32scatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64scatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64scatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32scatter_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32scatter_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i64scatter_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i64scatter_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32logather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32logather_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32logather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32logather_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32loscatter_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_i32loscatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_i32loscatter_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm256_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i32gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i32gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i32gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i32gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i64gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i64gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i64gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mmask_i64gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i32scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i32scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i32scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i32scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i64scatter_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i64scatter_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i64scatter_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_i64scatter_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i32gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i32gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i32gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i32gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i64gather_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i64gather_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i64gather_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mmask_i64gather_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_compress_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_compress_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_compress_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_compress_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_compress_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_compress_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_compress_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_compress_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_compress_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_compress_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_compress_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_compress_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_compressstoreu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_compressstoreu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_compressstoreu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_compressstoreu_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_compressstoreu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_compressstoreu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_compressstoreu_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_compressstoreu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_compressstoreu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_compressstoreu_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_compressstoreu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_compressstoreu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_expand_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_expand_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_expand_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_expand_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_expand_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_expand_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_expand_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_expand_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_expand_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_expand_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_expand_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_expand_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sll_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_sll_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sll_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sll_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_srl_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_srl_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_srl_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_srl_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sll_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sll_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sll_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sll_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_srl_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_srl_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_srl_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_srl_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sra_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sra_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sra_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sra_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_sra_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_sra_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_sra_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_sra_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutevar_epi32,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_permutevar_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_permutevar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutevar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutevar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutevar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutevar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutevar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutevar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_mask_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutevar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutexvar_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutexvar_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutexvar_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutexvar_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutexvar_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutexvar_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutexvar_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutexvar_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask2_permutex2var_epi32,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask2_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask2_permutex2var_epi32,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask2_permutex2var_epi64,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask2_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask2_permutex2var_epi64,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask2_permutex2var_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask2_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask2_permutex2var_ps,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_maskz_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask2_permutex2var_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm256_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_maskz_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask2_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_maskz_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask2_permutex2var_pd,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_stream_ps,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_stream_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_stream_si512,avx512f,True,stable,avx512f.rs
x86_64,_mm512_stream_load_si512,avx512f,True,stable,avx512f.rs
x86_64,_mm512_cmplt_ps_mask,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_cmplt_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpnlt_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmple_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmple_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpnle_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpeq_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpneq_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmp_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmp_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cmp_ps_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmp_round_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpord_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpunord_ps_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmplt_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpnlt_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmple_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmple_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpnle_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpeq_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpneq_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmp_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmp_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm256_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm256_mask_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm_mask_cmp_pd_mask,"avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmp_round_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpord_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cmpunord_pd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_cmp_ss_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cmp_ss_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cmp_round_ss_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_cmp_sd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cmp_sd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cmp_round_sd_mask,avx512f,False,stable,avx512f.rs
x86_64,_mm512_reduce_max_ps,"avx512f,avx512f,avx512vl",False,stable,avx512f.rs
x86_64,_mm512_mask_reduce_max_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_reduce_max_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_reduce_max_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_reduce_min_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_reduce_min_ps,avx512f,False,stable,avx512f.rs
x86_64,_mm512_reduce_min_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_reduce_min_pd,avx512f,False,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi32_storeu_epi16,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi32_storeu_epi16,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi32_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi32_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi32_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_storeu_epi16,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_storeu_epi16,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_storeu_epi8,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_storeu_epi8,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtsepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtsepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtsepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_cvtusepi64_storeu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_cvtusepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_cvtusepi64_storeu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_load_ss,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_maskz_load_ss,avx512f,True,stable,avx512f.rs
x86_64,_mm_mask_load_sd,avx512f,True,stable,avx512f.rs
x86_64,_mm_maskz_load_sd,avx512f,True,stable,avx512f.rs
x86_64,_mm_mask_store_ss,"avx512f,avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_store_sd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_mask_expandloadu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm512_maskz_expandloadu_epi32,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_maskz_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_maskz_expandloadu_epi32,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_expandloadu_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm512_maskz_expandloadu_epi64,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_maskz_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_maskz_expandloadu_epi64,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_expandloadu_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm512_maskz_expandloadu_ps,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_maskz_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_maskz_expandloadu_ps,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm512_mask_expandloadu_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm512_maskz_expandloadu_pd,avx512f,True,stable,avx512f.rs
x86_64,_mm256_mask_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm256_maskz_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_maskz_expandloadu_pd,"avx512f,avx512vl",True,stable,avx512f.rs
x86_64,_mm_mask_max_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_max_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_max_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_max_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_min_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_min_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_min_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_min_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_rsqrt14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_rsqrt14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_rcp14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_rcp14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_rcp14_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_rcp14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_rcp14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_rcp14_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_getexp_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getexp_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_getexp_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getexp_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_getmant_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getmant_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_getmant_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getmant_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_roundscale_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_roundscale_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_scalef_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_scalef_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_scalef_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_scalef_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_add_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_add_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_add_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_add_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_add_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_add_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_sub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_sub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mul_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_mul_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_mul_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mul_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_mul_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_mul_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_div_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_div_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_div_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_div_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_div_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_div_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_max_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_max_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_max_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_max_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_max_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_max_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_min_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_min_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_min_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_min_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_min_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_min_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_sqrt_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getexp_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_getmant_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_roundscale_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_scalef_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fnmadd_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fnmadd_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fnmsub_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask3_fnmsub_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_fixupimm_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cvtss_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_cvtss_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cvtsd_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_cvtsd_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_cvt_roundss_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_mask_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_maskz_cvt_roundsd_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_si32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundss_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtss_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_si32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsd_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtsd_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtsd_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundi32_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundsi32_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvt_roundu32_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_si32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundss_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttss_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_si32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvtt_roundsd_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_i32,avx512f,False,stable,avx512f.rs
x86_64,_mm_cvttsd_u32,avx512f,False,stable,avx512f.rs
x86_64,_mm_comi_round_ss,avx512f,False,stable,avx512f.rs
x86_64,_mm_comi_round_sd,avx512f,False,stable,avx512f.rs
x86_64,_mm_insert_ps,sse4.1,False,stable,sse41.rs
x86_64,_mm_packus_epi32,sse4.1,False,stable,sse41.rs
x86_64,_mm_dp_pd,sse4.1,False,stable,sse41.rs
x86_64,_mm_dp_ps,sse4.1,False,stable,sse41.rs
x86_64,_mm_floor_sd,sse4.1,False,stable,sse41.rs
x86_64,_mm_floor_ss,sse4.1,False,stable,sse41.rs
x86_64,_mm_ceil_sd,sse4.1,False,stable,sse41.rs
x86_64,_mm_ceil_ss,sse4.1,False,stable,sse41.rs
x86_64,_mm_round_pd,sse4.1,False,stable,sse41.rs
x86_64,_mm_round_ps,sse4.1,False,stable,sse41.rs
x86_64,_mm_round_sd,sse4.1,False,stable,sse41.rs
x86_64,_mm_round_ss,sse4.1,False,stable,sse41.rs
x86_64,_mm_minpos_epu16,sse4.1,False,stable,sse41.rs
x86_64,_mm_mpsadbw_epu8,sse4.1,False,stable,sse41.rs
x86_64,_mm_testnzc_si128,sse4.1,False,stable,sse41.rs
x86_64,_mm_test_mix_ones_zeros,sse4.1,False,stable,sse41.rs
x86_64,_mm_stream_load_si128,sse4.1,True,stable,sse41.rs
x86_64,_mm512_conflict_epi32,"avx512cd,avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm512_mask_conflict_epi32,avx512cd,False,stable,avx512cd.rs
x86_64,_mm512_maskz_conflict_epi32,avx512cd,False,stable,avx512cd.rs
x86_64,_mm256_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm256_mask_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm256_maskz_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_mask_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_maskz_conflict_epi32,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm512_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86_64,_mm512_mask_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86_64,_mm512_maskz_conflict_epi64,avx512cd,False,stable,avx512cd.rs
x86_64,_mm256_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm256_mask_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm256_maskz_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_mask_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm_maskz_conflict_epi64,"avx512cd,avx512vl",False,stable,avx512cd.rs
x86_64,_mm512_mulhrs_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_mulhrs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_mulhrs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_madd_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_madd_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_madd_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_madd_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_maddubs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_maddubs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_packs_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_packs_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_packs_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_packs_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_packus_epi32,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_packus_epi32,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_packus_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_packus_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_sll_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_sll_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_sll_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_sll_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_srl_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_srl_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_srl_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_srl_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_sra_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_sra_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_sra_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_sra_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_permutex2var_epi16,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask2_permutex2var_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_mask_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_mask2_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask2_permutex2var_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_permutexvar_epi16,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_mask_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_permutexvar_epi16,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_shuffle_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_shuffle_epi8,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_mask_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_shuffle_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_sad_epu8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_mask_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86_64,_mm512_maskz_dbsad_epu8,avx512bw,False,stable,avx512bw.rs
x86_64,_mm256_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_mask_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm256_maskz_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_dbsad_epu8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_cvtsepi16_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_cvtsepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_cvtsepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_cvtusepi16_epi8,"avx512bw,avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_mask_cvtusepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm_maskz_cvtusepi16_epi8,"avx512bw,avx512vl",False,stable,avx512bw.rs
x86_64,_mm512_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm256_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm_mask_cvtsepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm512_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm256_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm_mask_cvtusepi16_storeu_epi8,"avx512bw,avx512vl",True,stable,avx512bw.rs
x86_64,_mm512_bitshuffle_epi64_mask,"avx512bitalg,avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
x86_64,_mm512_mask_bitshuffle_epi64_mask,avx512bitalg,False,stable,avx512bitalg.rs
x86_64,_mm256_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
x86_64,_mm256_mask_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
x86_64,_mm_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
x86_64,_mm_mask_bitshuffle_epi64_mask,"avx512bitalg,avx512vl",False,stable,avx512bitalg.rs
x86_64,_mm256_aesenc_epi128,vaes,False,stable,vaes.rs
x86_64,_mm256_aesenclast_epi128,vaes,False,stable,vaes.rs
x86_64,_mm256_aesdec_epi128,vaes,False,stable,vaes.rs
x86_64,_mm256_aesdeclast_epi128,vaes,False,stable,vaes.rs
x86_64,_mm512_aesenc_epi128,"vaes,avx512f",False,stable,vaes.rs
x86_64,_mm512_aesenclast_epi128,"vaes,avx512f",False,stable,vaes.rs
x86_64,_mm512_aesdec_epi128,"vaes,avx512f",False,stable,vaes.rs
x86_64,_mm512_aesdeclast_epi128,"vaes,avx512f",False,stable,vaes.rs
x86_64,_mm_loadiwkey,kl,True,stable,kl.rs
x86_64,_mm_encodekey128_u32,kl,True,stable,kl.rs
x86_64,_mm_encodekey256_u32,kl,True,stable,kl.rs
x86_64,_mm_aesenc128kl_u8,kl,True,stable,kl.rs
x86_64,_mm_aesdec128kl_u8,kl,True,stable,kl.rs
x86_64,_mm_aesenc256kl_u8,kl,True,stable,kl.rs
x86_64,_mm_aesdec256kl_u8,kl,True,stable,kl.rs
x86_64,_mm_aesencwide128kl_u8,widekl,True,stable,kl.rs
x86_64,_mm_aesdecwide128kl_u8,widekl,True,stable,kl.rs
x86_64,_mm_aesencwide256kl_u8,widekl,True,stable,kl.rs
x86_64,_mm_aesdecwide256kl_u8,widekl,True,stable,kl.rs
aarch64,vabal_high_s8,neon,False,stable,neon/generated.rs
aarch64,vabal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vabal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u8,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u16,neon,False,stable,neon/generated.rs
aarch64,vabal_high_u32,neon,False,stable,neon/generated.rs
aarch64,vabd_f64,neon,False,stable,neon/generated.rs
aarch64,vabdq_f64,neon,False,stable,neon/generated.rs
aarch64,vabdd_f64,neon,False,stable,neon/generated.rs
aarch64,vabds_f32,neon,False,stable,neon/generated.rs
aarch64,vabdh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vabdl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vabdl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vabs_f64,neon,False,stable,neon/generated.rs
aarch64,vabsq_f64,neon,False,stable,neon/generated.rs
aarch64,vabs_s64,neon,False,stable,neon/generated.rs
aarch64,vabsq_s64,neon,False,stable,neon/generated.rs
aarch64,vabsd_s64,neon,False,stable,neon/generated.rs
aarch64,vaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_s8,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_s8,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u16,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u32,neon,False,stable,neon/generated.rs
aarch64,vaddlv_u8,neon,False,stable,neon/generated.rs
aarch64,vaddlvq_u8,neon,False,stable,neon/generated.rs
aarch64,vaddv_f32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_f32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_f64,neon,False,stable,neon/generated.rs
aarch64,vaddv_s32,neon,False,stable,neon/generated.rs
aarch64,vaddv_s8,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s8,neon,False,stable,neon/generated.rs
aarch64,vaddv_s16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s32,neon,False,stable,neon/generated.rs
aarch64,vaddv_u32,neon,False,stable,neon/generated.rs
aarch64,vaddv_u8,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u8,neon,False,stable,neon/generated.rs
aarch64,vaddv_u16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u16,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u32,neon,False,stable,neon/generated.rs
aarch64,vaddvq_s64,neon,False,stable,neon/generated.rs
aarch64,vaddvq_u64,neon,False,stable,neon/generated.rs
aarch64,vamax_f32,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vamaxq_f32,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vamaxq_f64,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vamin_f32,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vaminq_f32,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vaminq_f64,"neon,faminmax",False,unstable,neon/generated.rs
aarch64,vbcaxq_s8,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_s16,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_s32,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_s64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_u8,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_u16,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_u32,"neon,sha3",False,stable,neon/generated.rs
aarch64,vbcaxq_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vcadd_rot270_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcadd_rot270_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcaddq_rot270_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcadd_rot90_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcadd_rot90_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcaddq_rot90_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcage_f64,neon,False,stable,neon/generated.rs
aarch64,vcageq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaged_f64,neon,False,stable,neon/generated.rs
aarch64,vcages_f32,neon,False,stable,neon/generated.rs
aarch64,vcageh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcagt_f64,neon,False,stable,neon/generated.rs
aarch64,vcagtq_f64,neon,False,stable,neon/generated.rs
aarch64,vcagtd_f64,neon,False,stable,neon/generated.rs
aarch64,vcagts_f32,neon,False,stable,neon/generated.rs
aarch64,vcagth_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcale_f64,neon,False,stable,neon/generated.rs
aarch64,vcaleq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaled_f64,neon,False,stable,neon/generated.rs
aarch64,vcales_f32,neon,False,stable,neon/generated.rs
aarch64,vcaleh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcalt_f64,neon,False,stable,neon/generated.rs
aarch64,vcaltq_f64,neon,False,stable,neon/generated.rs
aarch64,vcaltd_f64,neon,False,stable,neon/generated.rs
aarch64,vcalts_f32,neon,False,stable,neon/generated.rs
aarch64,vcalth_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vceq_f64,neon,False,stable,neon/generated.rs
aarch64,vceqq_f64,neon,False,stable,neon/generated.rs
aarch64,vceq_s64,neon,False,stable,neon/generated.rs
aarch64,vceqq_s64,neon,False,stable,neon/generated.rs
aarch64,vceq_u64,neon,False,stable,neon/generated.rs
aarch64,vceqq_u64,neon,False,stable,neon/generated.rs
aarch64,vceq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqd_f64,neon,False,stable,neon/generated.rs
aarch64,vceqs_f32,neon,False,stable,neon/generated.rs
aarch64,vceqd_s64,neon,False,stable,neon/generated.rs
aarch64,vceqd_u64,neon,False,stable,neon/generated.rs
aarch64,vceqh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vceqz_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vceqzq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vceqz_f32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_f32,neon,False,stable,neon/generated.rs
aarch64,vceqz_f64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_f64,neon,False,stable,neon/generated.rs
aarch64,vceqz_s8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s8,neon,False,stable,neon/generated.rs
aarch64,vceqz_s16,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s16,neon,False,stable,neon/generated.rs
aarch64,vceqz_s32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s32,neon,False,stable,neon/generated.rs
aarch64,vceqz_s64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_s64,neon,False,stable,neon/generated.rs
aarch64,vceqz_p8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_p8,neon,False,stable,neon/generated.rs
aarch64,vceqz_p64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_p64,neon,False,stable,neon/generated.rs
aarch64,vceqz_u8,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u8,neon,False,stable,neon/generated.rs
aarch64,vceqz_u16,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u16,neon,False,stable,neon/generated.rs
aarch64,vceqz_u32,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u32,neon,False,stable,neon/generated.rs
aarch64,vceqz_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzq_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzd_s64,neon,False,stable,neon/generated.rs
aarch64,vceqzd_u64,neon,False,stable,neon/generated.rs
aarch64,vceqzh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vceqzs_f32,neon,False,stable,neon/generated.rs
aarch64,vceqzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcge_f64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_f64,neon,False,stable,neon/generated.rs
aarch64,vcge_s64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_s64,neon,False,stable,neon/generated.rs
aarch64,vcge_u64,neon,False,stable,neon/generated.rs
aarch64,vcgeq_u64,neon,False,stable,neon/generated.rs
aarch64,vcged_f64,neon,False,stable,neon/generated.rs
aarch64,vcges_f32,neon,False,stable,neon/generated.rs
aarch64,vcged_s64,neon,False,stable,neon/generated.rs
aarch64,vcged_u64,neon,False,stable,neon/generated.rs
aarch64,vcgeh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcgez_f32,neon,False,stable,neon/generated.rs
aarch64,vcgezq_f32,neon,False,stable,neon/generated.rs
aarch64,vcgez_f64,neon,False,stable,neon/generated.rs
aarch64,vcgezq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgez_s8,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s8,neon,False,stable,neon/generated.rs
aarch64,vcgez_s16,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s16,neon,False,stable,neon/generated.rs
aarch64,vcgez_s32,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s32,neon,False,stable,neon/generated.rs
aarch64,vcgez_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgezs_f32,neon,False,stable,neon/generated.rs
aarch64,vcgezd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgezh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcgt_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgt_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgt_u64,neon,False,stable,neon/generated.rs
aarch64,vcgtq_u64,neon,False,stable,neon/generated.rs
aarch64,vcgtd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgts_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtd_u64,neon,False,stable,neon/generated.rs
aarch64,vcgth_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcgtz_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtz_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s8,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s8,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s16,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s16,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s32,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s32,neon,False,stable,neon/generated.rs
aarch64,vcgtz_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzq_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcgtzs_f32,neon,False,stable,neon/generated.rs
aarch64,vcgtzd_s64,neon,False,stable,neon/generated.rs
aarch64,vcgtzh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcle_f64,neon,False,stable,neon/generated.rs
aarch64,vcleq_f64,neon,False,stable,neon/generated.rs
aarch64,vcle_s64,neon,False,stable,neon/generated.rs
aarch64,vcleq_s64,neon,False,stable,neon/generated.rs
aarch64,vcle_u64,neon,False,stable,neon/generated.rs
aarch64,vcleq_u64,neon,False,stable,neon/generated.rs
aarch64,vcled_f64,neon,False,stable,neon/generated.rs
aarch64,vcles_f32,neon,False,stable,neon/generated.rs
aarch64,vcled_u64,neon,False,stable,neon/generated.rs
aarch64,vcled_s64,neon,False,stable,neon/generated.rs
aarch64,vcleh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vclez_f32,neon,False,stable,neon/generated.rs
aarch64,vclezq_f32,neon,False,stable,neon/generated.rs
aarch64,vclez_f64,neon,False,stable,neon/generated.rs
aarch64,vclezq_f64,neon,False,stable,neon/generated.rs
aarch64,vclez_s8,neon,False,stable,neon/generated.rs
aarch64,vclezq_s8,neon,False,stable,neon/generated.rs
aarch64,vclez_s16,neon,False,stable,neon/generated.rs
aarch64,vclezq_s16,neon,False,stable,neon/generated.rs
aarch64,vclez_s32,neon,False,stable,neon/generated.rs
aarch64,vclezq_s32,neon,False,stable,neon/generated.rs
aarch64,vclez_s64,neon,False,stable,neon/generated.rs
aarch64,vclezq_s64,neon,False,stable,neon/generated.rs
aarch64,vclezd_f64,neon,False,stable,neon/generated.rs
aarch64,vclezs_f32,neon,False,stable,neon/generated.rs
aarch64,vclezd_s64,neon,False,stable,neon/generated.rs
aarch64,vclezh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vclt_f64,neon,False,stable,neon/generated.rs
aarch64,vcltq_f64,neon,False,stable,neon/generated.rs
aarch64,vclt_s64,neon,False,stable,neon/generated.rs
aarch64,vcltq_s64,neon,False,stable,neon/generated.rs
aarch64,vclt_u64,neon,False,stable,neon/generated.rs
aarch64,vcltq_u64,neon,False,stable,neon/generated.rs
aarch64,vcltd_u64,neon,False,stable,neon/generated.rs
aarch64,vcltd_s64,neon,False,stable,neon/generated.rs
aarch64,vclth_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vclts_f32,neon,False,stable,neon/generated.rs
aarch64,vcltd_f64,neon,False,stable,neon/generated.rs
aarch64,vcltz_f32,neon,False,stable,neon/generated.rs
aarch64,vcltzq_f32,neon,False,stable,neon/generated.rs
aarch64,vcltz_f64,neon,False,stable,neon/generated.rs
aarch64,vcltzq_f64,neon,False,stable,neon/generated.rs
aarch64,vcltz_s8,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s8,neon,False,stable,neon/generated.rs
aarch64,vcltz_s16,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s16,neon,False,stable,neon/generated.rs
aarch64,vcltz_s32,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s32,neon,False,stable,neon/generated.rs
aarch64,vcltz_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzq_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzd_f64,neon,False,stable,neon/generated.rs
aarch64,vcltzs_f32,neon,False,stable,neon/generated.rs
aarch64,vcltzd_s64,neon,False,stable,neon/generated.rs
aarch64,vcltzh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot180_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot180_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot270_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot270_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_f64,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_lane_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_lane_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_laneq_f16,"neon,fcma,neon,fp16",False,unstable,neon/generated.rs
aarch64,vcmla_rot90_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcmlaq_rot90_laneq_f32,"neon,fcma",False,unstable,neon/generated.rs
aarch64,vcopy_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_p16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vcopy_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_lane_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_s64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_u64,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vcopyq_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vcreate_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvt_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f16_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f32_f16,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_high_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvt_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvta_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtaq_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvta_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvta_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvta_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtaq_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvta_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvta_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtaq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtah_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtah_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtah_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtah_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtah_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtah_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtas_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtad_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtas_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtad_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtd_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvts_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvth_f16_s16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_f16_s32,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_f16_s64,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_f16_u16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_f16_u32,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_f16_u64,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s32,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_s64,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u32,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_f16_u64,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_n_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvth_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtm_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtmq_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtm_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtm_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtm_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtmq_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtm_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtm_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtmh_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtmh_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtmh_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtmh_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtmh_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtmh_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtms_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtms_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtmd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtn_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtnq_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtn_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtn_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtn_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtnq_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtn_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtn_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtnh_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtnh_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtnh_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtnh_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtnh_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtnh_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtns_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtns_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtnd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtp_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtpq_s16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtp_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtp_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtp_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtpq_u16_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vcvtp_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtp_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtpq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtph_s16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtph_s32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtph_s64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtph_u16_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtph_u32_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtph_u64_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vcvtps_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtps_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtpd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_f32_s32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_f32_u32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_n_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_n_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_s32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvts_u32_f32,neon,False,stable,neon/generated.rs
aarch64,vcvtd_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtx_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtx_high_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vcvtxd_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vdiv_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vdivq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vdiv_f32,neon,False,stable,neon/generated.rs
aarch64,vdivq_f32,neon,False,stable,neon/generated.rs
aarch64,vdiv_f64,neon,False,stable,neon/generated.rs
aarch64,vdivq_f64,neon,False,stable,neon/generated.rs
aarch64,vdivh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vdot_laneq_s32,"neon,dotprod",False,unstable,neon/generated.rs
aarch64,vdotq_laneq_s32,"neon,dotprod",False,unstable,neon/generated.rs
aarch64,vdot_laneq_u32,"neon,dotprod",False,unstable,neon/generated.rs
aarch64,vdotq_laneq_u32,"neon,dotprod",False,unstable,neon/generated.rs
aarch64,vdup_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdup_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vdup_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdup_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_s8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_u8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vdupb_lane_p8,neon,False,stable,neon/generated.rs
aarch64,vduph_laneq_p16,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_s8,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_u8,neon,False,stable,neon/generated.rs
aarch64,vdupb_laneq_p8,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_s64,neon,False,stable,neon/generated.rs
aarch64,vdupd_lane_u64,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vduph_laneq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vdupq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vdupq_lane_p64,neon,False,stable,neon/generated.rs
aarch64,vdupq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdupq_laneq_p64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_s64,neon,False,stable,neon/generated.rs
aarch64,vdups_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vdupd_laneq_u64,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vdups_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vduph_lane_p16,neon,False,stable,neon/generated.rs
aarch64,veor3q_s8,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_s16,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_s32,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_s64,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_u8,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_u16,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_u32,"neon,sha3",False,stable,neon/generated.rs
aarch64,veor3q_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vextq_f64,neon,False,stable,neon/generated.rs
aarch64,vextq_p64,neon,False,stable,neon/generated.rs
aarch64,vfma_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfma_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmaq_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmaq_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfma_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfma_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmaq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfma_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmaq_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfma_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmad_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmah_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmah_lane_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmah_laneq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmaq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmaq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmaq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmas_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmas_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmad_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmlal_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlal_lane_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlal_laneq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_lane_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_laneq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlal_lane_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlal_laneq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_lane_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_laneq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlal_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlalq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_lane_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_laneq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_lane_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_laneq_high_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_lane_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_laneq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_lane_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_laneq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlsl_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmlslq_low_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfms_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfms_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmsq_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfmsq_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vfms_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfms_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vfms_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmsq_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfms_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmsh_lane_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmsh_laneq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vfmsq_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vfmss_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vfmss_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vfmsd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vfmsd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vld1_f16,"neon,fp16",True,unstable,neon/generated.rs
aarch64,vld1q_f16,"neon,fp16",True,unstable,neon/generated.rs
aarch64,vld1_f32,neon,True,stable,neon/generated.rs
aarch64,vld1q_f32,neon,True,stable,neon/generated.rs
aarch64,vld1_f64,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64,neon,True,stable,neon/generated.rs
aarch64,vld1_s8,neon,True,stable,neon/generated.rs
aarch64,vld1q_s8,neon,True,stable,neon/generated.rs
aarch64,vld1_s16,neon,True,stable,neon/generated.rs
aarch64,vld1q_s16,neon,True,stable,neon/generated.rs
aarch64,vld1_s32,neon,True,stable,neon/generated.rs
aarch64,vld1q_s32,neon,True,stable,neon/generated.rs
aarch64,vld1_s64,neon,True,stable,neon/generated.rs
aarch64,vld1q_s64,neon,True,stable,neon/generated.rs
aarch64,vld1_u8,neon,True,stable,neon/generated.rs
aarch64,vld1q_u8,neon,True,stable,neon/generated.rs
aarch64,vld1_u16,neon,True,stable,neon/generated.rs
aarch64,vld1q_u16,neon,True,stable,neon/generated.rs
aarch64,vld1_u32,neon,True,stable,neon/generated.rs
aarch64,vld1q_u32,neon,True,stable,neon/generated.rs
aarch64,vld1_u64,neon,True,stable,neon/generated.rs
aarch64,vld1q_u64,neon,True,stable,neon/generated.rs
aarch64,vld1_p8,neon,True,stable,neon/generated.rs
aarch64,vld1q_p8,neon,True,stable,neon/generated.rs
aarch64,vld1_p16,neon,True,stable,neon/generated.rs
aarch64,vld1q_p16,neon,True,stable,neon/generated.rs
aarch64,vld1_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld1q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld1_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vld1_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vld1_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vld1q_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vld2_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_f64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld2_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_s64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld2q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld2q_u64,neon,True,stable,neon/generated.rs
aarch64,vld2q_u64,neon,True,stable,neon/generated.rs
aarch64,vld3_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_f64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld3_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_s64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld3q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld3q_u64,neon,True,stable,neon/generated.rs
aarch64,vld3q_u64,neon,True,stable,neon/generated.rs
aarch64,vld4_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_f64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld4_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4q_dup_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_dup_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_s64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vld4q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vld4q_u64,neon,True,stable,neon/generated.rs
aarch64,vld4q_u64,neon,True,stable,neon/generated.rs
aarch64,vluti2_lane_s8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_s8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2_lane_s16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_s16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2_lane_u8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_u8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2_lane_u16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_u16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2_lane_p8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_p8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2_lane_p16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti2q_lane_p16,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_f16_x2,"neon,lut,fp16",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_u16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_p16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_s16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_s8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_u8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_lane_p8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_f16_x2,"neon,lut,fp16",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_u16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_p16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_s16_x2,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_s8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_u8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vluti4q_laneq_p8,"neon,lut",True,unstable,neon/generated.rs
aarch64,vmax_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxnm_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxnmv_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxnmvq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxnmv_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxnmvq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxnmvq_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxv_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxvq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmaxv_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_f32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_f64,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s8,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s8,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s16,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s16,neon,False,stable,neon/generated.rs
aarch64,vmaxv_s32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_s32,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u8,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u8,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u16,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u16,neon,False,stable,neon/generated.rs
aarch64,vmaxv_u32,neon,False,stable,neon/generated.rs
aarch64,vmaxvq_u32,neon,False,stable,neon/generated.rs
aarch64,vmin_f64,neon,False,stable,neon/generated.rs
aarch64,vminq_f64,neon,False,stable,neon/generated.rs
aarch64,vminh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminnm_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminnmv_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminnmvq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminnmv_f32,neon,False,stable,neon/generated.rs
aarch64,vminnmvq_f64,neon,False,stable,neon/generated.rs
aarch64,vminnmvq_f32,neon,False,stable,neon/generated.rs
aarch64,vminv_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminvq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vminv_f32,neon,False,stable,neon/generated.rs
aarch64,vminvq_f32,neon,False,stable,neon/generated.rs
aarch64,vminvq_f64,neon,False,stable,neon/generated.rs
aarch64,vminv_s8,neon,False,stable,neon/generated.rs
aarch64,vminvq_s8,neon,False,stable,neon/generated.rs
aarch64,vminv_s16,neon,False,stable,neon/generated.rs
aarch64,vminvq_s16,neon,False,stable,neon/generated.rs
aarch64,vminv_s32,neon,False,stable,neon/generated.rs
aarch64,vminvq_s32,neon,False,stable,neon/generated.rs
aarch64,vminv_u8,neon,False,stable,neon/generated.rs
aarch64,vminvq_u8,neon,False,stable,neon/generated.rs
aarch64,vminv_u16,neon,False,stable,neon/generated.rs
aarch64,vminvq_u16,neon,False,stable,neon/generated.rs
aarch64,vminv_u32,neon,False,stable,neon/generated.rs
aarch64,vminvq_u32,neon,False,stable,neon/generated.rs
aarch64,vmla_f64,neon,False,stable,neon/generated.rs
aarch64,vmlaq_f64,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmlal_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmls_f64,neon,False,stable,neon/generated.rs
aarch64,vmlsq_f64,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmlsl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmovl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmovn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vmul_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulq_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmul_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmul_n_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_n_f64,neon,False,stable,neon/generated.rs
aarch64,vmuld_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulh_lane_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulh_laneq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmull_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_lane_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_laneq_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vmull_high_p8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_s32,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u8,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u16,neon,False,stable,neon/generated.rs
aarch64,vmull_high_u32,neon,False,stable,neon/generated.rs
aarch64,vmull_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vmulq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmuls_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmuls_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmuld_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulxq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulx_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulx_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulx_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulxq_lane_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulxq_laneq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vmulx_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulx_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxq_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulx_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulxq_n_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulxd_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxs_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxd_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxd_laneq_f64,neon,False,stable,neon/generated.rs
aarch64,vmulxs_lane_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxs_laneq_f32,neon,False,stable,neon/generated.rs
aarch64,vmulxh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulxh_lane_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulxh_laneq_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vmulxq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vneg_f64,neon,False,stable,neon/generated.rs
aarch64,vnegq_f64,neon,False,stable,neon/generated.rs
aarch64,vneg_s64,neon,False,stable,neon/generated.rs
aarch64,vnegq_s64,neon,False,stable,neon/generated.rs
aarch64,vnegd_s64,neon,False,stable,neon/generated.rs
aarch64,vnegh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vpaddd_f64,neon,False,stable,neon/generated.rs
aarch64,vpadds_f32,neon,False,stable,neon/generated.rs
aarch64,vpaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vpaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpaddq_f32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_f64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_s64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vpaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vpmax_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpmaxq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpmaxnm_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpmaxnmq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpmaxnm_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmq_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxnmqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxnms_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_f32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s8,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s16,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_s32,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u8,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u16,neon,False,stable,neon/generated.rs
aarch64,vpmaxq_u32,neon,False,stable,neon/generated.rs
aarch64,vpmaxqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmaxs_f32,neon,False,stable,neon/generated.rs
aarch64,vpmin_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpminq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpminnm_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpminnmq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vpminnm_f32,neon,False,stable,neon/generated.rs
aarch64,vpminnmq_f32,neon,False,stable,neon/generated.rs
aarch64,vpminnmq_f64,neon,False,stable,neon/generated.rs
aarch64,vpminnmqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpminnms_f32,neon,False,stable,neon/generated.rs
aarch64,vpminq_f32,neon,False,stable,neon/generated.rs
aarch64,vpminq_f64,neon,False,stable,neon/generated.rs
aarch64,vpminq_s8,neon,False,stable,neon/generated.rs
aarch64,vpminq_s16,neon,False,stable,neon/generated.rs
aarch64,vpminq_s32,neon,False,stable,neon/generated.rs
aarch64,vpminq_u8,neon,False,stable,neon/generated.rs
aarch64,vpminq_u16,neon,False,stable,neon/generated.rs
aarch64,vpminq_u32,neon,False,stable,neon/generated.rs
aarch64,vpminqd_f64,neon,False,stable,neon/generated.rs
aarch64,vpmins_f32,neon,False,stable,neon/generated.rs
aarch64,vqabs_s64,neon,False,stable,neon/generated.rs
aarch64,vqabsq_s64,neon,False,stable,neon/generated.rs
aarch64,vqabsb_s8,neon,False,stable,neon/generated.rs
aarch64,vqabsh_s16,neon,False,stable,neon/generated.rs
aarch64,vqabss_s32,neon,False,stable,neon/generated.rs
aarch64,vqabsd_s64,neon,False,stable,neon/generated.rs
aarch64,vqaddb_s8,neon,False,stable,neon/generated.rs
aarch64,vqaddh_s16,neon,False,stable,neon/generated.rs
aarch64,vqaddb_u8,neon,False,stable,neon/generated.rs
aarch64,vqaddh_u16,neon,False,stable,neon/generated.rs
aarch64,vqadds_s32,neon,False,stable,neon/generated.rs
aarch64,vqaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vqadds_u32,neon,False,stable,neon/generated.rs
aarch64,vqaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlal_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlalh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlals_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsl_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmlslh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmlsls_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhq_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulh_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhq_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulhs_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmull_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmull_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmullh_s16,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqdmulls_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vqmovn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vqmovnd_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovnd_u64,neon,False,stable,neon/generated.rs
aarch64,vqmovnh_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovns_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovnh_u16,neon,False,stable,neon/generated.rs
aarch64,vqmovns_u32,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovun_high_s64,neon,False,stable,neon/generated.rs
aarch64,vqmovunh_s16,neon,False,stable,neon/generated.rs
aarch64,vqmovuns_s32,neon,False,stable,neon/generated.rs
aarch64,vqmovund_s64,neon,False,stable,neon/generated.rs
aarch64,vqneg_s64,neon,False,stable,neon/generated.rs
aarch64,vqnegq_s64,neon,False,stable,neon/generated.rs
aarch64,vqnegb_s8,neon,False,stable,neon/generated.rs
aarch64,vqnegh_s16,neon,False,stable,neon/generated.rs
aarch64,vqnegs_s32,neon,False,stable,neon/generated.rs
aarch64,vqnegd_s64,neon,False,stable,neon/generated.rs
aarch64,vqrdmlah_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlah_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlahs_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlsh_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_lane_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_laneq_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_lane_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_laneq_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshh_s16,rdm,False,stable,neon/generated.rs
aarch64,vqrdmlshs_s32,rdm,False,stable,neon/generated.rs
aarch64,vqrdmulhh_lane_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhh_laneq_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_lane_s32,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_laneq_s32,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhh_s16,neon,False,stable,neon/generated.rs
aarch64,vqrdmulhs_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshlb_s8,neon,False,stable,neon/generated.rs
aarch64,vqrshlh_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshlb_u8,neon,False,stable,neon/generated.rs
aarch64,vqrshlh_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshld_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshls_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshls_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshld_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrnd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqrshrnh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqrshrns_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqrshrnh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrnd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqrshrun_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrund_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqrshrunh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqrshruns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshld_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshlh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshls_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_n_u8,neon,False,stable,neon/generated.rs
aarch64,vqshld_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshlh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshls_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_s8,neon,False,stable,neon/generated.rs
aarch64,vqshlh_s16,neon,False,stable,neon/generated.rs
aarch64,vqshls_s32,neon,False,stable,neon/generated.rs
aarch64,vqshlb_u8,neon,False,stable,neon/generated.rs
aarch64,vqshlh_u16,neon,False,stable,neon/generated.rs
aarch64,vqshls_u32,neon,False,stable,neon/generated.rs
aarch64,vqshld_s64,neon,False,stable,neon/generated.rs
aarch64,vqshld_u64,neon,False,stable,neon/generated.rs
aarch64,vqshlub_n_s8,neon,False,stable,neon/generated.rs
aarch64,vqshlud_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshluh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshlus_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshrnd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrnd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vqshrnh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrnh_n_u16,neon,False,stable,neon/generated.rs
aarch64,vqshrns_n_u32,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqshrun_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrund_n_s64,neon,False,stable,neon/generated.rs
aarch64,vqshrunh_n_s16,neon,False,stable,neon/generated.rs
aarch64,vqshruns_n_s32,neon,False,stable,neon/generated.rs
aarch64,vqsubb_s8,neon,False,stable,neon/generated.rs
aarch64,vqsubh_s16,neon,False,stable,neon/generated.rs
aarch64,vqsubb_u8,neon,False,stable,neon/generated.rs
aarch64,vqsubh_u16,neon,False,stable,neon/generated.rs
aarch64,vqsubs_s32,neon,False,stable,neon/generated.rs
aarch64,vqsubd_s64,neon,False,stable,neon/generated.rs
aarch64,vqsubs_u32,neon,False,stable,neon/generated.rs
aarch64,vqsubd_u64,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl1q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbl4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx1q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx2q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx3q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_s8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_u8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_p8,neon,False,stable,neon/generated.rs
aarch64,vqtbx4q_p8,neon,False,stable,neon/generated.rs
aarch64,vrax1q_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vrbit_s8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_s8,neon,False,stable,neon/generated.rs
aarch64,vrbit_u8,neon,False,stable,neon/generated.rs
aarch64,vrbit_u8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_u8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_u8,neon,False,stable,neon/generated.rs
aarch64,vrbit_p8,neon,False,stable,neon/generated.rs
aarch64,vrbit_p8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_p8,neon,False,stable,neon/generated.rs
aarch64,vrbitq_p8,neon,False,stable,neon/generated.rs
aarch64,vrecpe_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpeq_f64,neon,False,stable,neon/generated.rs
aarch64,vrecped_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpes_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpeh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrecps_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpsq_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpsd_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpss_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpsh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrecpxd_f64,neon,False,stable,neon/generated.rs
aarch64,vrecpxs_f32,neon,False,stable,neon/generated.rs
aarch64,vrecpxh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vreinterpret_f64_f16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_f16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p128,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p128,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p128_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p128_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u32_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p8_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p16_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_f64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_s64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u32,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_p64_u64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p8,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p16,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpret_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f32_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_f64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_s64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vreinterpretq_u64_p64,neon,False,stable,neon/generated.rs
aarch64,vrnd32x_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32xq_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32xq_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32x_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32z_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32zq_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32zq_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd32z_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64x_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64xq_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64xq_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64x_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64z_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64zq_f32,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64zq_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd64z_f64,"neon,frintts",False,unstable,neon/generated.rs
aarch64,vrnd_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrnd_f32,neon,False,stable,neon/generated.rs
aarch64,vrndq_f32,neon,False,stable,neon/generated.rs
aarch64,vrnd_f64,neon,False,stable,neon/generated.rs
aarch64,vrndq_f64,neon,False,stable,neon/generated.rs
aarch64,vrnda_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndaq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrnda_f32,neon,False,stable,neon/generated.rs
aarch64,vrndaq_f32,neon,False,stable,neon/generated.rs
aarch64,vrnda_f64,neon,False,stable,neon/generated.rs
aarch64,vrndaq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndah_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndi_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndiq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndi_f32,neon,False,stable,neon/generated.rs
aarch64,vrndiq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndi_f64,neon,False,stable,neon/generated.rs
aarch64,vrndiq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndih_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndm_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndmq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndm_f32,neon,False,stable,neon/generated.rs
aarch64,vrndmq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndm_f64,neon,False,stable,neon/generated.rs
aarch64,vrndmq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndmh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndn_f64,neon,False,stable,neon/generated.rs
aarch64,vrndnq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndnh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndns_f32,neon,False,stable,neon/generated.rs
aarch64,vrndp_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndpq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndp_f32,neon,False,stable,neon/generated.rs
aarch64,vrndpq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndp_f64,neon,False,stable,neon/generated.rs
aarch64,vrndpq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndph_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrndx_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndxq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vrndx_f32,neon,False,stable,neon/generated.rs
aarch64,vrndxq_f32,neon,False,stable,neon/generated.rs
aarch64,vrndx_f64,neon,False,stable,neon/generated.rs
aarch64,vrndxq_f64,neon,False,stable,neon/generated.rs
aarch64,vrndxh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrshld_s64,neon,False,stable,neon/generated.rs
aarch64,vrshld_u64,neon,False,stable,neon/generated.rs
aarch64,vrshrd_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrshrd_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vrshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrsqrte_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrteq_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrted_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtes_f32,neon,False,stable,neon/generated.rs
aarch64,vrsqrteh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrsqrts_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsq_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsd_f64,neon,False,stable,neon/generated.rs
aarch64,vrsqrtss_f32,neon,False,stable,neon/generated.rs
aarch64,vrsqrtsh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vrsrad_n_s64,neon,False,stable,neon/generated.rs
aarch64,vrsrad_n_u64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_s64,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u16,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u32,neon,False,stable,neon/generated.rs
aarch64,vrsubhn_high_u64,neon,False,stable,neon/generated.rs
aarch64,vset_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vsetq_lane_f64,neon,False,stable,neon/generated.rs
aarch64,vsha512h2q_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vsha512hq_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vsha512su0q_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vsha512su1q_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vshld_s64,neon,False,stable,neon/generated.rs
aarch64,vshld_u64,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s8,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u8,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vshll_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s16,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_s64,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u16,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u32,neon,False,stable,neon/generated.rs
aarch64,vshrn_high_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsli_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsli_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsliq_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsli_n_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vsliq_n_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vslid_n_s64,neon,False,stable,neon/generated.rs
aarch64,vslid_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsm3partw1q_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3partw2q_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3ss1q_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3tt1aq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3tt1bq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3tt2aq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm3tt2bq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm4ekeyq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsm4eq_u32,"neon,sm4",False,unstable,neon/generated.rs
aarch64,vsqadd_u8,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u8,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u16,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u16,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u32,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u32,neon,False,stable,neon/generated.rs
aarch64,vsqadd_u64,neon,False,stable,neon/generated.rs
aarch64,vsqaddq_u64,neon,False,stable,neon/generated.rs
aarch64,vsqaddb_u8,neon,False,stable,neon/generated.rs
aarch64,vsqaddh_u16,neon,False,stable,neon/generated.rs
aarch64,vsqaddd_u64,neon,False,stable,neon/generated.rs
aarch64,vsqadds_u32,neon,False,stable,neon/generated.rs
aarch64,vsqrt_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vsqrtq_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vsqrt_f32,neon,False,stable,neon/generated.rs
aarch64,vsqrtq_f32,neon,False,stable,neon/generated.rs
aarch64,vsqrt_f64,neon,False,stable,neon/generated.rs
aarch64,vsqrtq_f64,neon,False,stable,neon/generated.rs
aarch64,vsqrth_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vsri_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s32,neon,False,stable,neon/generated.rs
aarch64,vsri_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u32,neon,False,stable,neon/generated.rs
aarch64,vsri_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_u64,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_p8,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsriq_n_p16,neon,False,stable,neon/generated.rs
aarch64,vsri_n_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vsriq_n_p64,"neon,aes",False,stable,neon/generated.rs
aarch64,vsrid_n_s64,neon,False,stable,neon/generated.rs
aarch64,vsrid_n_u64,neon,False,stable,neon/generated.rs
aarch64,vst1_f16,"neon,fp16",True,unstable,neon/generated.rs
aarch64,vst1q_f16,"neon,fp16",True,unstable,neon/generated.rs
aarch64,vst1_f32,neon,True,stable,neon/generated.rs
aarch64,vst1q_f32,neon,True,stable,neon/generated.rs
aarch64,vst1_f64,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64,neon,True,stable,neon/generated.rs
aarch64,vst1_s8,neon,True,stable,neon/generated.rs
aarch64,vst1q_s8,neon,True,stable,neon/generated.rs
aarch64,vst1_s16,neon,True,stable,neon/generated.rs
aarch64,vst1q_s16,neon,True,stable,neon/generated.rs
aarch64,vst1_s32,neon,True,stable,neon/generated.rs
aarch64,vst1q_s32,neon,True,stable,neon/generated.rs
aarch64,vst1_s64,neon,True,stable,neon/generated.rs
aarch64,vst1q_s64,neon,True,stable,neon/generated.rs
aarch64,vst1_u8,neon,True,stable,neon/generated.rs
aarch64,vst1q_u8,neon,True,stable,neon/generated.rs
aarch64,vst1_u16,neon,True,stable,neon/generated.rs
aarch64,vst1q_u16,neon,True,stable,neon/generated.rs
aarch64,vst1_u32,neon,True,stable,neon/generated.rs
aarch64,vst1q_u32,neon,True,stable,neon/generated.rs
aarch64,vst1_u64,neon,True,stable,neon/generated.rs
aarch64,vst1q_u64,neon,True,stable,neon/generated.rs
aarch64,vst1_p8,neon,True,stable,neon/generated.rs
aarch64,vst1q_p8,neon,True,stable,neon/generated.rs
aarch64,vst1_p16,neon,True,stable,neon/generated.rs
aarch64,vst1q_p16,neon,True,stable,neon/generated.rs
aarch64,vst1_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst1q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst1_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x2,neon,True,stable,neon/generated.rs
aarch64,vst1_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x3,neon,True,stable,neon/generated.rs
aarch64,vst1_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1q_f64_x4,neon,True,stable,neon/generated.rs
aarch64,vst1_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst1q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst2_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst2_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst2q_f64,neon,True,stable,neon/generated.rs
aarch64,vst2q_s64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst2q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst2q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst2q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst2q_u64,neon,True,stable,neon/generated.rs
aarch64,vst3_f64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst3_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst3_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst3q_f64,neon,True,stable,neon/generated.rs
aarch64,vst3q_s64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst3q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst3q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst3q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst3q_u64,neon,True,stable,neon/generated.rs
aarch64,vst4_f64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst4_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst4_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst4q_f64,neon,True,stable,neon/generated.rs
aarch64,vst4q_s64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_f64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s8,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_s64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst4q_lane_u8,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_u64,neon,True,stable,neon/generated.rs
aarch64,vst4q_lane_p8,neon,True,stable,neon/generated.rs
aarch64,vst4q_p64,"neon,aes",True,stable,neon/generated.rs
aarch64,vst4q_u64,neon,True,stable,neon/generated.rs
aarch64,vsub_f64,neon,False,stable,neon/generated.rs
aarch64,vsubq_f64,neon,False,stable,neon/generated.rs
aarch64,vsubd_s64,neon,False,stable,neon/generated.rs
aarch64,vsubd_u64,neon,False,stable,neon/generated.rs
aarch64,vsubh_f16,"neon,fp16",False,unstable,neon/generated.rs
aarch64,vsubl_high_s8,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_s16,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_s32,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u8,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u16,neon,False,stable,neon/generated.rs
aarch64,vsubl_high_u32,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s8,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s16,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_s32,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u8,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u16,neon,False,stable,neon/generated.rs
aarch64,vsubw_high_u32,neon,False,stable,neon/generated.rs
aarch64,vsudot_laneq_s32,"neon,i8mm",False,unstable,neon/generated.rs
aarch64,vsudotq_laneq_s32,"neon,i8mm",False,unstable,neon/generated.rs
aarch64,vtbl1_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl1_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl1_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_s8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbl4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx1_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx2_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx3_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_s8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_u8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vtbx4_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vtrn1q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vtrn1_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_f64,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s64,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u64,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p64,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn1_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn1_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn1q_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn2_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vtrn2q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vtrn2_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_f64,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s64,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u64,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p64,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_f32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_s32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_u32,neon,False,stable,neon/generated.rs
aarch64,vtrn2_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p8,neon,False,stable,neon/generated.rs
aarch64,vtrn2_p16,neon,False,stable,neon/generated.rs
aarch64,vtrn2q_p16,neon,False,stable,neon/generated.rs
aarch64,vtst_s64,neon,False,stable,neon/generated.rs
aarch64,vtstq_s64,neon,False,stable,neon/generated.rs
aarch64,vtst_p64,neon,False,stable,neon/generated.rs
aarch64,vtstq_p64,neon,False,stable,neon/generated.rs
aarch64,vtst_u64,neon,False,stable,neon/generated.rs
aarch64,vtstq_u64,neon,False,stable,neon/generated.rs
aarch64,vtstd_s64,neon,False,stable,neon/generated.rs
aarch64,vtstd_u64,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s8,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s8,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s16,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s16,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s32,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s32,neon,False,stable,neon/generated.rs
aarch64,vuqadd_s64,neon,False,stable,neon/generated.rs
aarch64,vuqaddq_s64,neon,False,stable,neon/generated.rs
aarch64,vuqaddb_s8,neon,False,stable,neon/generated.rs
aarch64,vuqaddh_s16,neon,False,stable,neon/generated.rs
aarch64,vuqaddd_s64,neon,False,stable,neon/generated.rs
aarch64,vuqadds_s32,neon,False,stable,neon/generated.rs
aarch64,vusdot_laneq_s32,"neon,i8mm",False,unstable,neon/generated.rs
aarch64,vusdotq_laneq_s32,"neon,i8mm",False,unstable,neon/generated.rs
aarch64,vuzp1_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vuzp1q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vuzp1_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_f64,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s64,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u64,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p64,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp1_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp1_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp1q_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp2_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vuzp2q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vuzp2_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_f64,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s64,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u64,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p64,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_f32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_s32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_u32,neon,False,stable,neon/generated.rs
aarch64,vuzp2_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p8,neon,False,stable,neon/generated.rs
aarch64,vuzp2_p16,neon,False,stable,neon/generated.rs
aarch64,vuzp2q_p16,neon,False,stable,neon/generated.rs
aarch64,vxarq_u64,"neon,sha3",False,stable,neon/generated.rs
aarch64,vzip1_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vzip1q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vzip1_f32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_f32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_f64,neon,False,stable,neon/generated.rs
aarch64,vzip1_s8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s8,neon,False,stable,neon/generated.rs
aarch64,vzip1_s16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s16,neon,False,stable,neon/generated.rs
aarch64,vzip1_s32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_s64,neon,False,stable,neon/generated.rs
aarch64,vzip1_u8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u8,neon,False,stable,neon/generated.rs
aarch64,vzip1_u16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u16,neon,False,stable,neon/generated.rs
aarch64,vzip1_u32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u32,neon,False,stable,neon/generated.rs
aarch64,vzip1q_u64,neon,False,stable,neon/generated.rs
aarch64,vzip1_p8,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p8,neon,False,stable,neon/generated.rs
aarch64,vzip1_p16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p16,neon,False,stable,neon/generated.rs
aarch64,vzip1q_p64,neon,False,stable,neon/generated.rs
aarch64,vzip2_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vzip2q_f16,"neon,fp16",False,stable,neon/generated.rs
aarch64,vzip2_f32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_f32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_f64,neon,False,stable,neon/generated.rs
aarch64,vzip2_s8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s8,neon,False,stable,neon/generated.rs
aarch64,vzip2_s16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s16,neon,False,stable,neon/generated.rs
aarch64,vzip2_s32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_s64,neon,False,stable,neon/generated.rs
aarch64,vzip2_u8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u8,neon,False,stable,neon/generated.rs
aarch64,vzip2_u16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u16,neon,False,stable,neon/generated.rs
aarch64,vzip2_u32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u32,neon,False,stable,neon/generated.rs
aarch64,vzip2q_u64,neon,False,stable,neon/generated.rs
aarch64,vzip2_p8,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p8,neon,False,stable,neon/generated.rs
aarch64,vzip2_p16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p16,neon,False,stable,neon/generated.rs
aarch64,vzip2q_p64,neon,False,stable,neon/generated.rs
aarch64,vcopy_lane_s64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_u64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_p64,neon,False,stable,neon/mod.rs
aarch64,vcopy_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_s64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_u64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_p64,neon,False,stable,neon/mod.rs
aarch64,vcopy_laneq_f64,neon,False,stable,neon/mod.rs
aarch64,vld1_dup_f64,neon,True,stable,neon/mod.rs
aarch64,vld1q_dup_f64,neon,True,stable,neon/mod.rs
aarch64,vld1_lane_f64,neon,True,stable,neon/mod.rs
aarch64,vld1q_lane_f64,neon,True,stable,neon/mod.rs
aarch64,vbsl_f64,neon,False,stable,neon/mod.rs
aarch64,vbsl_p64,neon,False,stable,neon/mod.rs
aarch64,vbslq_f64,neon,False,stable,neon/mod.rs
aarch64,vbslq_p64,neon,False,stable,neon/mod.rs
aarch64,vadd_f64,neon,False,stable,neon/mod.rs
aarch64,vaddq_f64,neon,False,stable,neon/mod.rs
aarch64,vadd_s64,neon,False,stable,neon/mod.rs
aarch64,vadd_u64,neon,False,stable,neon/mod.rs
aarch64,vaddd_s64,neon,False,stable,neon/mod.rs
aarch64,vaddd_u64,neon,False,stable,neon/mod.rs
aarch64,vext_p64,neon,False,stable,neon/mod.rs
aarch64,vext_f64,neon,False,stable,neon/mod.rs
aarch64,vdup_n_p64,neon,False,stable,neon/mod.rs
aarch64,vdup_n_f64,neon,False,stable,neon/mod.rs
aarch64,vdupq_n_p64,neon,False,stable,neon/mod.rs
aarch64,vdupq_n_f64,neon,False,stable,neon/mod.rs
aarch64,vmov_n_p64,neon,False,stable,neon/mod.rs
aarch64,vmov_n_f64,neon,False,stable,neon/mod.rs
aarch64,vmovq_n_p64,neon,False,stable,neon/mod.rs
aarch64,vmovq_n_f64,neon,False,stable,neon/mod.rs
aarch64,vget_high_f64,neon,False,stable,neon/mod.rs
aarch64,vget_high_p64,neon,False,stable,neon/mod.rs
aarch64,vget_low_f64,neon,False,stable,neon/mod.rs
aarch64,vget_low_p64,neon,False,stable,neon/mod.rs
aarch64,vget_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vgetq_lane_f64,neon,False,stable,neon/mod.rs
aarch64,vcombine_f64,neon,False,stable,neon/mod.rs
aarch64,vshld_n_s64,neon,False,stable,neon/mod.rs
aarch64,vshld_n_u64,neon,False,stable,neon/mod.rs
aarch64,vshrd_n_s64,neon,False,stable,neon/mod.rs
aarch64,vshrd_n_u64,neon,False,stable,neon/mod.rs
aarch64,vsrad_n_s64,neon,False,stable,neon/mod.rs
aarch64,vsrad_n_u64,neon,False,stable,neon/mod.rs
