Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 23 15:00:21 2017
| Host         : tlinux running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |           11224 |         4577 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
| Clock Signal |                      Enable Signal                     |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_BUFG    | uart_inst_0/uart_tx_data_i_1_n_0                       | debounce_inst_0/rst_s                             |                1 |              1 |
|  clk_BUFG    | accelerator_inst_0/FSM_sequential_acc_state[3]_i_1_n_0 | debounce_inst_0/rst_s                             |                2 |              4 |
|  clk_BUFG    | uart_inst_0/rx_baud_tick__0                            | uart_inst_0/uart_rx_bit_spacing                   |                1 |              4 |
|  clk_BUFG    |                                                        |                                                   |                6 |              7 |
|  clk_BUFG    | accelerator_inst_0/img_shift_in_cntr[6]_i_1_n_0        | debounce_inst_0/rst_s                             |                2 |              7 |
|  clk_BUFG    | uart_inst_0/uart_tx_data_vec[6]_i_1_n_0                | debounce_inst_0/rst_s                             |                3 |              7 |
|  clk_BUFG    | accelerator_inst_0/img_result_reg[4]_4                 | accelerator_inst_0/img_result_reg[4][7]_i_1_n_0   |                3 |              8 |
|  clk_BUFG    | accelerator_inst_0/img_result_reg[351][7]_i_1_n_0      |                                                   |                8 |              8 |
|  clk_BUFG    | controller_inst_0/data_buffer_next[7]                  | debounce_inst_0/rst_s                             |                6 |              8 |
|  clk_BUFG    | controller_inst_0/data_buffer_next[15]                 | debounce_inst_0/rst_s                             |                6 |              8 |
|  clk_BUFG    | controller_inst_0/data_buffer_next[31]                 | debounce_inst_0/rst_s                             |                7 |              8 |
|  clk_BUFG    | controller_inst_0/data_buffer_next[23]                 | debounce_inst_0/rst_s                             |                5 |              8 |
|  clk_BUFG    | accelerator_inst_0/img_shift_up_cntr[8]_i_1_n_0        | debounce_inst_0/rst_s                             |                4 |              9 |
|  clk_BUFG    | uart_inst_0/uart_rx_count                              | debounce_inst_0/rst_s                             |                7 |             11 |
|  clk_BUFG    | controller_inst_0/FSM_onehot_state[14]_i_1_n_0         | debounce_inst_0/rst_s                             |               12 |             15 |
|  clk_BUFG    | accelerator_inst_0/read_ptr[0]_i_1_n_0                 | debounce_inst_0/rst_s                             |                4 |             16 |
|  clk_BUFG    | accelerator_inst_0/write_ptr[0]_i_1_n_0                | debounce_inst_0/rst_s                             |                4 |             16 |
|  clk_BUFG    | accelerator_inst_0/calc_en                             | accelerator_inst_0/img_result_reg[351][7]_i_1_n_0 |                9 |             24 |
|  clk_BUFG    | controller_inst_0/addr_count_next                      | debounce_inst_0/rst_s                             |               11 |             34 |
|  clk_BUFG    |                                                        | debounce_inst_0/rst_s                             |               20 |             56 |
|  clk_BUFG    | accelerator_inst_0/img_result_reg[4]_4                 |                                                   |             1157 |           2768 |
|  clk_BUFG    | accelerator_inst_0/img_shift_in_en                     |                                                   |             1291 |           2816 |
|  clk_BUFG    | accelerator_inst_0/img_shift_up_en                     |                                                   |             2121 |           5632 |
+--------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 7      |                     3 |
| 8      |                     6 |
| 9      |                     1 |
| 11     |                     1 |
| 15     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


