<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EP4CE6F17C8\module\GOWIN\OV5640_LCD800_FIFO\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EP4CE6F17C8\module\GOWIN\OV5640_LCD800_FIFO\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\EP4CE6F17C8\module\GOWIN\OV5640_LCD800_FIFO\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 22 17:41:44 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1736</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1254</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.020</td>
<td>27.012
<td>0.000</td>
<td>18.510</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing_data_m0/vs_s0/Q </td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.647</td>
<td>24.011
<td>0.000</td>
<td>20.824</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.647</td>
<td>24.011
<td>0.000</td>
<td>20.824</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.295</td>
<td>12.006
<td>0.000</td>
<td>41.647</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>124.942</td>
<td>8.004
<td>0.000</td>
<td>62.471</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>31.236</td>
<td>32.015
<td>0.000</td>
<td>15.618</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>31.236</td>
<td>32.015
<td>0.000</td>
<td>15.618</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>62.471</td>
<td>16.007
<td>0.000</td>
<td>31.236</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>93.707</td>
<td>10.672
<td>0.000</td>
<td>46.853</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT</td>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.012(MHz)</td>
<td>111.478(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>310.358(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>1.000(MHz)</td>
<td>297.701(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>lcd_vs_d</td>
<td>100.000(MHz)</td>
<td>706.275(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>32.015(MHz)</td>
<td>212.275(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lcd_vs_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.725</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/D</td>
<td>cmos_pclk:[R]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>5.000</td>
<td>0.256</td>
<td>3.950</td>
</tr>
<tr>
<td>2</td>
<td>2.402</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.784</td>
</tr>
<tr>
<td>3</td>
<td>2.642</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.543</td>
</tr>
<tr>
<td>4</td>
<td>2.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.437</td>
</tr>
<tr>
<td>5</td>
<td>2.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.437</td>
</tr>
<tr>
<td>6</td>
<td>2.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.437</td>
</tr>
<tr>
<td>7</td>
<td>2.748</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.437</td>
</tr>
<tr>
<td>8</td>
<td>2.765</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.420</td>
</tr>
<tr>
<td>9</td>
<td>2.772</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.413</td>
</tr>
<tr>
<td>10</td>
<td>2.772</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.413</td>
</tr>
<tr>
<td>11</td>
<td>2.772</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.413</td>
</tr>
<tr>
<td>12</td>
<td>2.772</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.413</td>
</tr>
<tr>
<td>13</td>
<td>2.783</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.402</td>
</tr>
<tr>
<td>14</td>
<td>2.863</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.322</td>
</tr>
<tr>
<td>15</td>
<td>2.865</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.321</td>
</tr>
<tr>
<td>16</td>
<td>2.922</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.264</td>
</tr>
<tr>
<td>17</td>
<td>2.924</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CEA</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.210</td>
</tr>
<tr>
<td>18</td>
<td>2.924</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/CEA</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.210</td>
</tr>
<tr>
<td>19</td>
<td>2.924</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CEA</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.210</td>
</tr>
<tr>
<td>20</td>
<td>2.950</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.235</td>
</tr>
<tr>
<td>21</td>
<td>2.950</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.235</td>
</tr>
<tr>
<td>22</td>
<td>2.962</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CEA</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.172</td>
</tr>
<tr>
<td>23</td>
<td>2.982</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.203</td>
</tr>
<tr>
<td>24</td>
<td>3.003</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.182</td>
</tr>
<tr>
<td>25</td>
<td>3.003</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>-0.256</td>
<td>2.182</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.208</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>-1.555</td>
<td>1.392</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.208</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>-1.555</td>
<td>1.392</td>
</tr>
<tr>
<td>3</td>
<td>0.074</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.213</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_5_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.218</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_12_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[12]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>8</td>
<td>0.338</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/ADA[10]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>9</td>
<td>0.340</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/ADA[9]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>10</td>
<td>0.353</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[9]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>11</td>
<td>0.354</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[5]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>12</td>
<td>0.354</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[5]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>13</td>
<td>0.354</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[10]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.354</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_13_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[13]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>15</td>
<td>0.354</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[1]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>16</td>
<td>0.355</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[12]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>17</td>
<td>0.355</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_2_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[2]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>18</td>
<td>0.356</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_11_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[11]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>19</td>
<td>0.357</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_4_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[4]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>20</td>
<td>0.359</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[11]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>21</td>
<td>0.359</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[6]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>22</td>
<td>0.359</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[6]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.363</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/DI[0]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/ADA[9]</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.985</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/PRESET</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>1.798</td>
</tr>
<tr>
<td>2</td>
<td>2.985</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/PRESET</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>1.798</td>
</tr>
<tr>
<td>3</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>4</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>5</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>6</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>7</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>8</td>
<td>4.105</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.678</td>
</tr>
<tr>
<td>9</td>
<td>4.108</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.674</td>
</tr>
<tr>
<td>10</td>
<td>4.108</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.674</td>
</tr>
<tr>
<td>11</td>
<td>4.108</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.674</td>
</tr>
<tr>
<td>12</td>
<td>4.111</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.672</td>
</tr>
<tr>
<td>13</td>
<td>4.111</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.672</td>
</tr>
<tr>
<td>14</td>
<td>4.111</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.672</td>
</tr>
<tr>
<td>15</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>16</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>17</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>18</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>19</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>20</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>21</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>22</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>23</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>24</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
<tr>
<td>25</td>
<td>4.114</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLEAR</td>
<td>cmos_pclk:[F]</td>
<td>cmos_pclk:[R]</td>
<td>5.000</td>
<td>0.182</td>
<td>0.669</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.329</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>2</td>
<td>0.329</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>3</td>
<td>0.329</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>4</td>
<td>0.329</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>5</td>
<td>0.446</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>6</td>
<td>0.451</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.451</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.451</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.459</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>10</td>
<td>0.459</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>11</td>
<td>0.459</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>12</td>
<td>0.459</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>13</td>
<td>0.459</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>14</td>
<td>0.462</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>15</td>
<td>0.462</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>16</td>
<td>0.465</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>17</td>
<td>0.465</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>18</td>
<td>0.465</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>19</td>
<td>0.465</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>20</td>
<td>0.581</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>21</td>
<td>0.581</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>22</td>
<td>0.581</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>23</td>
<td>0.581</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>24</td>
<td>0.588</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>25</td>
<td>0.588</td>
<td>video_timing_data_m0/video_rst_s2/Q</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.407</td>
<td>4.407</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>lcd_vs_d</td>
<td>vs_running_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.115</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C37[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/Q</td>
</tr>
<tr>
<td>3.016</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s5/I2</td>
</tr>
<tr>
<td>3.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>3.800</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>4.171</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.590</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/I1</td>
</tr>
<tr>
<td>5.043</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/F</td>
</tr>
<tr>
<td>5.833</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>6.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 30.255%; route: 2.523, 63.871%; tC2Q: 0.232, 5.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.026</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/I2</td>
</tr>
<tr>
<td>8.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/F</td>
</tr>
<tr>
<td>8.950</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_1_s1/I3</td>
</tr>
<tr>
<td>9.412</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_1_s1/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 55.099%; route: 1.018, 36.567%; tC2Q: 0.232, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.026</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/I2</td>
</tr>
<tr>
<td>8.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 42.151%; route: 1.239, 48.726%; tC2Q: 0.232, 9.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.495</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_11_s3/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_11_s3/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 53.828%; route: 0.893, 36.653%; tC2Q: 0.232, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.495</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_13_s4/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_13_s4/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 53.828%; route: 0.893, 36.653%; tC2Q: 0.232, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.495</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_11_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_11_s0/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 53.828%; route: 0.893, 36.653%; tC2Q: 0.232, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.495</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_12_s0/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_12_s0/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 53.828%; route: 0.893, 36.653%; tC2Q: 0.232, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.478</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_13_s0/I0</td>
</tr>
<tr>
<td>9.048</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_13_s0/F</td>
</tr>
<tr>
<td>9.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 54.211%; route: 0.876, 36.203%; tC2Q: 0.232, 9.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_8_s3/I1</td>
</tr>
<tr>
<td>9.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_8_s3/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 53.498%; route: 0.890, 36.888%; tC2Q: 0.232, 9.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_10_s4/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_10_s4/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 53.498%; route: 0.890, 36.888%; tC2Q: 0.232, 9.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s0/I1</td>
</tr>
<tr>
<td>9.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s0/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 53.498%; route: 0.890, 36.888%; tC2Q: 0.232, 9.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_14_s2/I1</td>
</tr>
<tr>
<td>9.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_14_s2/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 53.498%; route: 0.890, 36.888%; tC2Q: 0.232, 9.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s1/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_7_s3/I1</td>
</tr>
<tr>
<td>9.030</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_7_s3/F</td>
</tr>
<tr>
<td>9.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 54.613%; route: 0.858, 35.730%; tC2Q: 0.232, 9.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_1_s3/I1</td>
</tr>
<tr>
<td>8.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_1_s3/F</td>
</tr>
<tr>
<td>8.950</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 39.872%; route: 1.164, 50.138%; tC2Q: 0.232, 9.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.026</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/I2</td>
</tr>
<tr>
<td>8.575</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R31C37[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_2_s3/F</td>
</tr>
<tr>
<td>8.577</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_2_s0/I0</td>
</tr>
<tr>
<td>8.948</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_2_s0/F</td>
</tr>
<tr>
<td>8.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 63.560%; route: 0.614, 26.443%; tC2Q: 0.232, 9.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.590</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[3][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_1_s3/I1</td>
</tr>
<tr>
<td>8.420</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C35[3][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_1_s3/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_0_s1/I2</td>
</tr>
<tr>
<td>8.891</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_0_s1/F</td>
</tr>
<tr>
<td>8.891</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.388, 61.319%; route: 0.644, 28.432%; tC2Q: 0.232, 10.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.838</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CLKA</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
<tr>
<td>11.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.792%; route: 1.408, 63.710%; tC2Q: 0.232, 10.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.838</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td>11.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.792%; route: 1.408, 63.710%; tC2Q: 0.232, 10.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.838</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>11.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.792%; route: 1.408, 63.710%; tC2Q: 0.232, 10.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_9_s3/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_9_s3/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 49.794%; route: 0.890, 39.826%; tC2Q: 0.232, 10.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R32C36[1][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_8_s1/F</td>
</tr>
<tr>
<td>8.492</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_9_s0/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_9_s0/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 49.794%; route: 0.890, 39.826%; tC2Q: 0.232, 10.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.035</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R33C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.799</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>11.761</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 26.248%; route: 1.370, 63.068%; tC2Q: 0.232, 10.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C36[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s1/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s0/I1</td>
</tr>
<tr>
<td>8.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_7_s0/F</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 50.514%; route: 0.858, 38.957%; tC2Q: 0.232, 10.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C36[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s1/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_6_s3/I1</td>
</tr>
<tr>
<td>8.810</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbinnext_6_s3/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 60.117%; route: 0.638, 29.252%; tC2Q: 0.232, 10.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.287</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C36[0][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>7.671</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s1/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C36[2][A]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s1/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s0/I1</td>
</tr>
<tr>
<td>8.810</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wgraynext_5_s0/F</td>
</tr>
<tr>
<td>8.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td>11.813</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 60.117%; route: 0.638, 29.252%; tC2Q: 0.232, 10.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.392, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R32C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.601</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.555</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.392, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
<tr>
<td>1.756</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_7_s0/Q</td>
</tr>
<tr>
<td>1.878</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_5_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_5_s0/Q</td>
</tr>
<tr>
<td>2.017</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_5_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_12_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R26C36[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_12_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.921%; tC2Q: 0.202, 60.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>cmos_8_16bit_m0/pdata_o_10_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_10_s0/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_10_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_15_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_15_s0/Q</td>
</tr>
<tr>
<td>2.139</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.680%; tC2Q: 0.202, 44.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.256, 55.852%; tC2Q: 0.202, 44.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
</tr>
<tr>
<td>2.025</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.102%; tC2Q: 0.202, 42.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_5_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/Q</td>
</tr>
<tr>
<td>2.027</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_13_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_13_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_1_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_12_s0/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.314%; tC2Q: 0.202, 42.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R26C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>2.166</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.324%; tC2Q: 0.202, 42.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_11_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_11_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.419%; tC2Q: 0.202, 42.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R26C34[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_4_s0/Q</td>
</tr>
<tr>
<td>2.167</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 57.429%; tC2Q: 0.202, 42.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.637%; tC2Q: 0.202, 42.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.642%; tC2Q: 0.202, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/rbin_num_6_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.810</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.642%; tC2Q: 0.202, 42.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>cmos_8_16bit_m0/pdata_o_1_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_1_s0/Q</td>
</tr>
<tr>
<td>2.166</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_12_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>cmos_8_16bit_m0/pdata_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">cmos_8_16bit_m0/pdata_o_0_s0/Q</td>
</tr>
<tr>
<td>2.166</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>1.804</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>1.757</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/Q</td>
</tr>
<tr>
<td>2.036</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s/CLKA</td>
</tr>
<tr>
<td>1.673</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_14_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.075%; tC2Q: 0.202, 41.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.451%; route: 0.879, 56.549%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.740</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/I0</td>
</tr>
<tr>
<td>8.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/F</td>
</tr>
<tr>
<td>8.864</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 30.866%; route: 1.011, 56.231%; tC2Q: 0.232, 12.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.740</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/I0</td>
</tr>
<tr>
<td>8.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">video_timing_data_m0/video_fifo_m0/fifo_inst/n760_s0/F</td>
</tr>
<tr>
<td>8.864</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 30.866%; route: 1.011, 56.231%; tC2Q: 0.232, 12.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.743</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C36[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.446, 65.765%; tC2Q: 0.232, 34.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.740</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 65.597%; tC2Q: 0.232, 34.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.740</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 65.597%; tC2Q: 0.232, 34.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.740</td>
<td>0.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 65.597%; tC2Q: 0.232, 34.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.737</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.737</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.737</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.440, 65.473%; tC2Q: 0.232, 34.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.wbin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C36[0][A]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>7.297</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R33C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>7.734</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>IOT8[A]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.883</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>11.848</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C35[0][B]</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/wptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.285%; route: 1.378, 66.715%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 65.302%; tC2Q: 0.232, 34.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.240%; route: 1.201, 63.760%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/hs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/hs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.303%; tC2Q: 0.202, 43.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/vs_reg_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.991%; tC2Q: 0.202, 43.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.991%; tC2Q: 0.202, 43.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.043%; tC2Q: 0.202, 42.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s1/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.264%; tC2Q: 0.202, 42.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.264%; tC2Q: 0.202, 42.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/h_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.285</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.892%; tC2Q: 0.202, 34.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.285</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.892%; tC2Q: 0.202, 34.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.285</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.892%; tC2Q: 0.202, 34.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.285</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.892%; tC2Q: 0.202, 34.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/h_active_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>video_timing_data_m0/color_bar_m0/h_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.302%; tC2Q: 0.202, 33.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_timing_data_m0/video_rst_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>video_timing_data_m0/video_rst_s2/CLK</td>
</tr>
<tr>
<td>1.894</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/video_rst_s2/Q</td>
</tr>
<tr>
<td>2.292</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td style=" font-weight:bold;">video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.508</td>
<td>1.508</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_L[0]</td>
<td>sys_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.692</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>video_timing_data_m0/color_bar_m0/v_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.302%; tC2Q: 0.202, 33.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.407</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vs_running_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>6.598</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>vs_running_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>lcd_vs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>video_timing_data_m0/vs_s0/Q</td>
</tr>
<tr>
<td>11.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>vs_running_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>video_timing_data_m0/video_fifo_m0/fifo_inst/Equal.mem_Equal.mem_0_8_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>138</td>
<td>lut_index_Z[3]</td>
<td>28.954</td>
<td>1.541</td>
</tr>
<tr>
<td>125</td>
<td>clk_d</td>
<td>28.050</td>
<td>0.261</td>
</tr>
<tr>
<td>122</td>
<td>lut_index_Z[2]</td>
<td>28.838</td>
<td>1.816</td>
</tr>
<tr>
<td>109</td>
<td>lut_index_Z[1]</td>
<td>28.927</td>
<td>1.680</td>
</tr>
<tr>
<td>105</td>
<td>lut_index_Z[0]</td>
<td>28.888</td>
<td>1.678</td>
</tr>
<tr>
<td>92</td>
<td>lut_index_Z[4]</td>
<td>28.050</td>
<td>2.792</td>
</tr>
<tr>
<td>86</td>
<td>lut_index_Z[5]</td>
<td>28.552</td>
<td>2.104</td>
</tr>
<tr>
<td>84</td>
<td>video_clk</td>
<td>13.025</td>
<td>0.427</td>
</tr>
<tr>
<td>77</td>
<td>cmos_pclk_d</td>
<td>0.725</td>
<td>1.378</td>
</tr>
<tr>
<td>46</td>
<td>reset_r[1]</td>
<td>13.025</td>
<td>1.598</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C34</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R31C35</td>
<td>79.17%</td>
</tr>
<tr>
<td>R21C23</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.02 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
