0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v,1605422426,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/sim/arch_1st.v,,arch_1st_multicycle_cpu_0_0,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v,1605187070,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/hdl/arch_1st_wrapper.v,,arch_1st_sim_clk_gen_0_0,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/sim/arch_1st.v,1605188227,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v,,arch_1st,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/hdl/arch_1st_wrapper.v,1604941853,verilog,,,,arch_1st_wrapper,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/alu.v,1603552657,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fabs.v,,alu,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu.v,1604807243,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsqrt.v,,fpu,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fabs.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fadd.v,,fabs,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fadd.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fdiv.v,,fadd;fadd_1st;fadd_2nd;fadd_3rd,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fdiv.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/finv.v,,fdiv,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/finv.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fmul.v,,finv;finv_1st;finv_table,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fmul.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fneg.v,,fmul;fmul_1st;fmul_2nd,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fneg.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu.v,,fneg,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsqrt.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsub.v,,fsqrt;fsqrt_1st;fsqrt_table,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/fpu/fsub.v,1605405759,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/multi_control_unit.v,,fsub;fsub_1st;fsub_2nd;fsub_3rd,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/in_testbench.sv,1605189044,systemVerilog,,D:/hardware/hardware7/uart_loopback_win/uart_rx.sv,,send_10,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/multi_control_unit.v,1604972693,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_dp_wf.v,,multi_ALU_decoder;multi_control_unit;multi_main_decoder,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/multicycle_1st.v,1605443353,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.ip_user_files/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v,,multicycle_cpu,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_dp_wf.v,1604105503,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_sp_rf.v,,rams_dp_wf,,,,,,,,
C:/Users/nowi74/cpuex2020_1/1st/core/src/rams_sp_rf.v,1605422937,verilog,,C:/Users/nowi74/cpuex2020_1/1st/core/src/multicycle_1st.v,,rams_sp_rf,,,,,,,,
D:/hardware/hardware7/uart_loopback_win/uart_rx.sv,1605184381,systemVerilog,,D:/hardware/hardware7/uart_loopback_win/uart_tx.sv,,uart_rx,,,,,,,,
D:/hardware/hardware7/uart_loopback_win/uart_tx.sv,1605168136,systemVerilog,,,,uart_tx,,,,,,,,
