;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-126
	ADD 210, 31
	JMN <-127, 195
	SUB @21, 103
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 30, 9
	MOV -1, <-20
	ADD 210, 60
	DJN 0, <402
	JMZ -1, @-20
	SUB 32, @-80
	SUB 32, @-80
	JMN -1, @-20
	ADD 30, 9
	MOV @-1, <-20
	CMP <0, @2
	CMP -207, <-126
	SUB @121, 103
	SPL 0, <402
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	CMP @121, 166
	CMP @121, 166
	CMP @121, 166
	SPL @300, 90
	MOV -1, <-20
	SUB @3, 0
	SUB @3, 0
	SUB 112, 200
	SUB 112, 200
	SUB -207, <-126
	SUB 112, 200
	DJN -1, @-20
	DJN -1, @-20
	ADD <-5, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SUB @125, 133
