$date
	Thu Oct  6 10:05:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module one_tb $end
$var wire 1 ! f $end
$var reg 4 " W [3:0] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module ex $end
$var wire 4 % W [3:0] $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 & l $end
$var wire 1 ' k $end
$var wire 1 ! f $end
$scope module M0 $end
$var wire 1 # s $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$var reg 1 ' f $end
$upscope $end
$scope module M1 $end
$var wire 1 # s $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var reg 1 & f $end
$upscope $end
$scope module M2 $end
$var wire 1 $ s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
0)
1(
1'
1&
b101 %
1$
0#
b101 "
1!
$end
#20
0$
#40
0!
0'
0&
1#
#60
1$
#80
1!
1'
1&
1+
0#
b1101 "
b1101 %
#100
0$
#120
0!
0'
1#
#140
1!
1$
#160
