// Jagadeesh Vasudevamurthy resamplerTap0_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:00000 000000000000001000
//1:00001 000000000000001011
//2:00010 000000000000001110
//3:00011 000000000000010001
//4:00100 000000000000010011
//5:00101 000000000000010110
//6:00110 000000000000011001
//7:00111 000000000000011011
//8:01000 000000000000011101
//9:01001 000000000000011110
//10:01010 000000000000011101
//11:01011 000000000000011100
//12:01100 000000000000011001
//13:01101 000000000000010101
//14:01110 000000000000001110
//15:01111 000000000000000101
//16:10000 111111111111111010
//17:10001 111111111111101100
//18:10010 111111111111011011
//19:10011 111111111111000111
//20:10100 111111111110110000
//21:10101 111111111110010110
//22:10110 111111111101111001
//23:10111 111111111101011000
//24:11000 111111111100110101
//25:11001 111111111100001111
//26:11010 111111111011100110
//27:11011 111111111010111100
//28:11100 111111111010010000
//29:11101 111111111001100011
//30:11110 111111111000110111
//31:11111 111111111000001011
// default NOT given
// Parallel mux
//--------------------------------------
// PLA starts now
module resamplerTap0_X99(a,o);
	input[4:0]  a;
	output reg[17:0]  o;
	always @(a)
	begin
		case(a)
			5'b00000: o = 18'b000000000000001000;
			5'b00001: o = 18'b000000000000001011;
			5'b00010: o = 18'b000000000000001110;
			5'b00011: o = 18'b000000000000010001;
			5'b00100: o = 18'b000000000000010011;
			5'b00101: o = 18'b000000000000010110;
			5'b00110: o = 18'b000000000000011001;
			5'b00111: o = 18'b000000000000011011;
			5'b01000: o = 18'b000000000000011101;
			5'b01001: o = 18'b000000000000011110;
			5'b01010: o = 18'b000000000000011101;
			5'b01011: o = 18'b000000000000011100;
			5'b01100: o = 18'b000000000000011001;
			5'b01101: o = 18'b000000000000010101;
			5'b01110: o = 18'b000000000000001110;
			5'b01111: o = 18'b000000000000000101;
			5'b10000: o = 18'b111111111111111010;
			5'b10001: o = 18'b111111111111101100;
			5'b10010: o = 18'b111111111111011011;
			5'b10011: o = 18'b111111111111000111;
			5'b10100: o = 18'b111111111110110000;
			5'b10101: o = 18'b111111111110010110;
			5'b10110: o = 18'b111111111101111001;
			5'b10111: o = 18'b111111111101011000;
			5'b11000: o = 18'b111111111100110101;
			5'b11001: o = 18'b111111111100001111;
			5'b11010: o = 18'b111111111011100110;
			5'b11011: o = 18'b111111111010111100;
			5'b11100: o = 18'b111111111010010000;
			5'b11101: o = 18'b111111111001100011;
			5'b11110: o = 18'b111111111000110111;
			5'b11111: o = 18'b111111111000001011;
// defaults of ALL_0 and ALL_X are never routine to input pla. ALL_X,ALL_1 are expanded by me. Output never has default
//			 Parallel mux
		endcase
	end
endmodule
