This paper talks about branch predictors and their importance in pipelined processors. The utility of neural branch predictors is discussed, along with a design to use the neural branch predictor with 2 stage SDLX processors.
