ISim log file
Running: /home/students/tuc56100/xilinx/lab7/tb_sw_core_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/students/tuc56100/xilinx/lab7/tb_sw_core_isim_beh.wdb 
ISim O.76xd (signature 0x8ddf5b5d)
This is a Full version of ISim.
WARNING:  For instance udd/U1/, width 1 of formal port display_on is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Anodes start - time = 20 ns
anodes: 0111 seg_out: 1001111
