{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725267596438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725267596439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 16:59:55 2024 " "Processing started: Mon Sep  2 16:59:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725267596439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267596439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ip_core_top -c ip_core_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ip_core_top -c ip_core_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267596439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725267597156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725267597156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/seg_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "../rtl/keyboard_scan.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_core_top " "Found entity 1: ip_core_top" {  } { { "../rtl/ip_core_top.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/edge_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/edge_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_check " "Found entity 1: edge_check" {  } { { "../rtl/edge_check.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/edge_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/dpram_wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/dpram_wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_wr_ctrl " "Found entity 1: dpram_wr_ctrl" {  } { { "../rtl/dpram_wr_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dpram_wr_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/dpram_rd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/dpram_rd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rd_ctrl " "Found entity 1: dpram_rd_ctrl" {  } { { "../rtl/dpram_rd_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dpram_rd_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/dcfifo_wr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/dcfifo_wr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_wr_ctrl " "Found entity 1: dcfifo_wr_ctrl" {  } { { "../rtl/dcfifo_wr_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dcfifo_wr_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/dcfifo_rd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/dcfifo_rd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rd_ctrl " "Found entity 1: dcfifo_rd_ctrl" {  } { { "../rtl/dcfifo_rd_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dcfifo_rd_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/dcfifo_div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/dcfifo_div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_div_clk " "Found entity 1: dcfifo_div_clk" {  } { { "../rtl/dcfifo_div_clk.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dcfifo_div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/ip_core_top/rtl/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/ip_core_top/rtl/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/beep_driver.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ip " "Found entity 1: dpram_ip" {  } { { "dpram_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dpram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file dcfifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ip " "Found entity 1: dcfifo_ip" {  } { { "dcfifo_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dcfifo_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_core_top " "Elaborating entity \"ip_core_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725267610514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/ip_core_top.v" "clk_gen_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "altpll_component" { Text "D:/git-repository/fpga_training/ip_core_top/prj/clk_gen.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/clk_gen.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610658 ""}  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/clk_gen.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725267610658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_div_clk dcfifo_div_clk:dcfifo_div_clk_inst " "Elaborating entity \"dcfifo_div_clk\" for hierarchy \"dcfifo_div_clk:dcfifo_div_clk_inst\"" {  } { { "../rtl/ip_core_top.v" "dcfifo_div_clk_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:keyboard_scan_inst " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:keyboard_scan_inst\"" {  } { { "../rtl/ip_core_top.v" "keyboard_scan_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_check edge_check:edge_check_inst " "Elaborating entity \"edge_check\" for hierarchy \"edge_check:edge_check_inst\"" {  } { { "../rtl/ip_core_top.v" "edge_check_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_wr_ctrl dcfifo_wr_ctrl:dcfifo_wr_ctrl_inst " "Elaborating entity \"dcfifo_wr_ctrl\" for hierarchy \"dcfifo_wr_ctrl:dcfifo_wr_ctrl_inst\"" {  } { { "../rtl/ip_core_top.v" "dcfifo_wr_ctrl_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rd_ctrl dcfifo_rd_ctrl:dcfifo_rd_ctrl_inst " "Elaborating entity \"dcfifo_rd_ctrl\" for hierarchy \"dcfifo_rd_ctrl:dcfifo_rd_ctrl_inst\"" {  } { { "../rtl/ip_core_top.v" "dcfifo_rd_ctrl_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rd_ctrl dpram_rd_ctrl:dpram_rd_ctrl_inst " "Elaborating entity \"dpram_rd_ctrl\" for hierarchy \"dpram_rd_ctrl:dpram_rd_ctrl_inst\"" {  } { { "../rtl/ip_core_top.v" "dpram_rd_ctrl_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 dpram_rd_ctrl.v(15) " "Verilog HDL assignment warning at dpram_rd_ctrl.v(15): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/dpram_rd_ctrl.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/dpram_rd_ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725267610826 "|ip_core_top|dpram_rd_ctrl:dpram_rd_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_wr_ctrl dpram_wr_ctrl:dpram_wr_ctrl_inst " "Elaborating entity \"dpram_wr_ctrl\" for hierarchy \"dpram_wr_ctrl:dpram_wr_ctrl_inst\"" {  } { { "../rtl/ip_core_top.v" "dpram_wr_ctrl_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ip dpram_ip:dpram_ip_inst " "Elaborating entity \"dpram_ip\" for hierarchy \"dpram_ip:dpram_ip_inst\"" {  } { { "../rtl/ip_core_top.v" "dpram_ip_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "dpram_ip.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dpram_ip.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "dpram_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dpram_ip.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267610919 ""}  } { { "dpram_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dpram_ip.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725267610919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vm1 " "Found entity 1: altsyncram_9vm1" {  } { { "db/altsyncram_9vm1.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/altsyncram_9vm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267610987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267610987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vm1 dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_9vm1:auto_generated " "Elaborating entity \"altsyncram_9vm1\" for hierarchy \"dpram_ip:dpram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_9vm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267610987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ip dcfifo_ip:dcfifo_ip_inst " "Elaborating entity \"dcfifo_ip\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\"" {  } { { "../rtl/ip_core_top.v" "dcfifo_ip_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\"" {  } { { "dcfifo_ip.v" "dcfifo_component" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dcfifo_ip.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\"" {  } { { "dcfifo_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dcfifo_ip.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725267611432 ""}  } { { "dcfifo_ip.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/dcfifo_ip.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725267611432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7kl1 " "Found entity 1: dcfifo_7kl1" {  } { { "db/dcfifo_7kl1.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7kl1 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated " "Elaborating entity \"dcfifo_7kl1\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "rdptr_g1p" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k5c " "Found entity 1: a_graycounter_k5c" {  } { { "db/a_graycounter_k5c.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/a_graycounter_k5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k5c dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_k5c:wrptr_g1p " "Elaborating entity \"a_graycounter_k5c\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|a_graycounter_k5c:wrptr_g1p\"" {  } { { "db/dcfifo_7kl1.tdf" "wrptr_g1p" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r461 " "Found entity 1: altsyncram_r461" {  } { { "db/altsyncram_r461.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/altsyncram_r461.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r461 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_r461:fifo_ram " "Elaborating entity \"altsyncram_r461\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|altsyncram_r461:fifo_ram\"" {  } { { "db/dcfifo_7kl1.tdf" "fifo_ram" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/alt_synch_pipe_e9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_7kl1.tdf" "rs_dgwp" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe12" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/alt_synch_pipe_e9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_7kl1.tdf" "ws_dgrp" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe15" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725267611881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267611881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"dcfifo_ip:dcfifo_ip_inst\|dcfifo:dcfifo_component\|dcfifo_7kl1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_7kl1.tdf" "rdempty_eq_comp" { Text "D:/git-repository/fpga_training/ip_core_top/prj/db/dcfifo_7kl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/ip_core_top.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk seven_tube:seven_tube_inst\|div_clk:div_clk_dut " "Elaborating entity \"div_clk\" for hierarchy \"seven_tube:seven_tube_inst\|div_clk:div_clk_dut\"" {  } { { "../rtl/seven_tube.v" "div_clk_dut" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/seven_tube.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_dut " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_dut\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_dut" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/seven_tube.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:beep_driver_inst " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:beep_driver_inst\"" {  } { { "../rtl/ip_core_top.v" "beep_driver_inst" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267611893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/ip_core_top.v" "" { Text "D:/git-repository/fpga_training/ip_core_top/rtl/ip_core_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725267613067 "|ip_core_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725267613067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725267613148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725267613595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725267613919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725267613919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "441 " "Implemented 441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725267614062 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725267614062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "400 " "Implemented 400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725267614062 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725267614062 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725267614062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725267614062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725267614093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  2 17:00:14 2024 " "Processing ended: Mon Sep  2 17:00:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725267614093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725267614093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725267614093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725267614093 ""}
