Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3e2f405d655c426ab84fabae7cf3f39e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lab4_source_tb_func_synth xil_defaultlib.lab4_source_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.Two4DigitDisplay
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit4To1__3
Compiling module xil_defaultlib.Mux32Bit4To1_0
Compiling module xil_defaultlib.EX_MEM_REG_V2
Compiling module xil_defaultlib.HiLoALU
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module xil_defaultlib.EX_STAGE_V2
Compiling module xil_defaultlib.MEM_WB_REG_V2
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_STAGE_V2
Compiling module xil_defaultlib.EX_MEM_COMBO_V2
Compiling module unisims_ver.GND
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ID_EX_REG_V2
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_STAGE_V2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.IF_ID_REG_V2
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.Mux32Bit2To1_2
Compiling module xil_defaultlib.IF_STAGE_V2
Compiling module xil_defaultlib.IF_ID_COMBO_V2
Compiling module xil_defaultlib.IF_ID_EX_MEM_COMBO_V2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.WB_STAGE_V2
Compiling module xil_defaultlib.ClkDiv
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.lab4_source
Compiling module xil_defaultlib.lab4_source_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_source_tb_func_synth
