// Seed: 4035641457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wor id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd76,
    parameter id_5 = 32'd5
) (
    input tri0 _id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire _id_5,
    input tri id_6,
    output supply0 id_7,
    output wand id_8
);
  logic [id_5 : id_5  ==  id_0] id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
