

================================================================
== Vivado HLS Report for 'worker_COO_SpMV'
================================================================
* Date:           Mon Nov 21 16:31:05 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5001|  32501|  5001|  32501|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5000|  32500|  2 ~ 13  |          -|          -|  2500|    no    |
        +----------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|     185|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     533|    757|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U7  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U8   |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|      5|  348|  711|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |vector_U  |worker_COO_SpMV_vector  |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                        |        1|  0|   0|   100|   32|     1|         3200|
    +----------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_125_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_119_p2  |   icmp   |      0|  0|   5|          12|          12|
    |tmp_fu_131_p2       |   icmp   |      0|  0|  11|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  28|          56|          45|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   6|         15|    1|         15|
    |i_reg_95   |  12|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|         17|   13|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  14|   0|   14|          0|
    |i_4_reg_171          |  12|   0|   12|          0|
    |i_reg_95             |  12|   0|   12|          0|
    |output_addr_reg_205  |   5|   0|    5|          0|
    |output_load_reg_230  |  32|   0|   32|          0|
    |tmp_12_reg_191       |   1|   0|    1|          0|
    |tmp_7_reg_225        |  32|   0|   32|          0|
    |tmp_9_reg_235        |  32|   0|   32|          0|
    |tmp_reg_176          |   1|   0|    1|          0|
    |tmp_s_reg_180        |  12|   0|   64|         52|
    |val_load_reg_210     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 185|   0|  237|         52|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV | return value |
|row_address0       | out |   12|  ap_memory |       row       |     array    |
|row_ce0            | out |    1|  ap_memory |       row       |     array    |
|row_q0             |  in |    6|  ap_memory |       row       |     array    |
|col_address0       | out |   12|  ap_memory |       col       |     array    |
|col_ce0            | out |    1|  ap_memory |       col       |     array    |
|col_q0             |  in |    8|  ap_memory |       col       |     array    |
|val_r_address0     | out |   12|  ap_memory |      val_r      |     array    |
|val_r_ce0          | out |    1|  ap_memory |      val_r      |     array    |
|val_r_q0           |  in |   32|  ap_memory |      val_r      |     array    |
|output_r_address0  | out |    5|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   32|  ap_memory |     output_r    |     array    |
|nnz                |  in |   32|   ap_none  |       nnz       |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

