GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\DVP_Capture\DVP_Capture.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\DVP_Capture\DVP_Capture_tb.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\RAM_based_shift_reg_top\RAM_based_shift_reg_top.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\RAW2RGB.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\camera_init.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\M24LC04B.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\M24LC64.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_bit_shift.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_bit_shift_tb.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_control.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_control_tb.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_jpeg.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_rgb.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov7725_init_table_rgb.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_ctrl_2port\fifo_ddr3_adapter.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_clk_drv.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_tmds_enc.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_tmds_phy.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_top.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\rd_data_fifo.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\wr_data_fifo.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\camera_pll.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\ddr_pll.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\hdmi_pll.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\reset.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\top.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\video-misc\disp_driver.v'
Analyzing Verilog file 'D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\video-misc\video_timing_ctrl.v'
Compiling module 'top'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\top.v":1)
Compiling module 'ddr_PLL'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\ddr_pll.v":10)
Compiling module 'ddr3_ctrl_2port'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_ctrl_2port\ddr3_ctrl_2port.v":1)
Compiling module 'fifo_ddr3_adapter'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_ctrl_2port\fifo_ddr3_adapter.v":2)
Compiling module 'rd_data_fifo'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\rd_data_fifo.v":2025)
Compiling module '**'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\rd_data_fifo.v":2024)
Compiling module 'wr_data_fifo'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\wr_data_fifo.v":851)
Compiling module '**'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\fifo_top\wr_data_fifo.v":850)
Compiling module 'DDR3_Memory_Interface_Top'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_memory_interface\ddr3_memory_interface.v":31486)
Compiling module '**'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\ddr3_memory_interface\ddr3_memory_interface.v":31485)
Compiling module 'hdmi_PLL'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\hdmi_pll.v":10)
Compiling module 'Reset_Sync'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\reset.v":1)
Compiling module 'disp_driver'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\video-misc\disp_driver.v":3)
Compiling module 'video_timing_ctrl'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\video-misc\video_timing_ctrl.v":3)
Compiling module 'dvi_tx_top'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_top.v":1)
Compiling module 'dvi_tx_tmds_enc'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_tmds_enc.v":1)
Compiling module 'dvi_tx_tmds_phy'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_tmds_phy.v":1)
Compiling module 'dvi_tx_clk_drv'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\dvi-tx\dvi_tx_clk_drv.v":1)
Compiling module 'CAMERA_PLL'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\gowin_pll\camera_pll.v":10)
Compiling module 'camera_init'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\camera_init.v":18)
Compiling module 'ov5640_init_table_rgb(IMAGE_WIDTH=800,IMAGE_HEIGHT=480,IMAGE_FLIP_EN=0,IMAGE_MIRROR_EN=0)'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_rgb.v":18)
Extracting RAM for identifier 'rom'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_rgb.v":39)
WARN  (EX3791) : Expression size 46 truncated to fit in target size 24("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_rgb.v":265)
WARN  (EX3791) : Expression size 50 truncated to fit in target size 24("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\ov5640_init_table_rgb.v":266)
Compiling module 'i2c_control'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_control.v":18)
Compiling module 'i2c_bit_shift'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\camera_init\i2c_control\i2c_bit_shift.v":18)
Compiling module 'DVP_Capture'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\DVP_Capture\DVP_Capture.v":18)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'DataPixel'("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\top.v":277)
WARN  (EX1998) : Net 'wr_load' does not have a driver("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\top.v":90)
WARN  (EX2565) : Input 'clkin' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\src\top.v":241)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\impl\gwsynthesis\remake.vg" completed
[100%] Generate report file "D:\Desktop\match\FPGA\git\FPGA_ISP_10_5\remake\impl\gwsynthesis\remake_syn.rpt.html" completed
GowinSynthesis finish
