// Seed: 3164602256
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7
);
  tri1 id_9 = 1;
  assign id_2 = id_4;
  wire id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7
  );
  always begin : LABEL_0
    id_2 = 1;
  end
  wire id_14;
  wire id_15;
endmodule
