{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "RtlSubPrefix": "dut_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "2",
      "direction": "out",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name dut \"dut\"",
      "set_directive_top dut -name dut"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dut"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.3",
    "Uncertainty": "0",
    "IsCombinational": "0",
    "II": "104622 ~ 0",
    "Latency": "104621"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "2112768646",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dut_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dut_control_s_axi.vhd",
      "impl\/vhdl\/dut_dst_buf0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dut_dut_Pipeline_OBJ_LOOP.vhd",
      "impl\/vhdl\/dut_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dut_mergeBuffer.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_1.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_2.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_3.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_4.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_5.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_6.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_7.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_8.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_9.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_10.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_11.vhd",
      "impl\/vhdl\/dut_mergeBuffer_Pipeline_12.vhd",
      "impl\/vhdl\/dut_mux_83_8_1_1.vhd",
      "impl\/vhdl\/dut_regslice_both.vhd",
      "impl\/vhdl\/dut_srem_33ns_5ns_33_37_seq_1.vhd",
      "impl\/vhdl\/dut_val_buf0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dut_control_s_axi.v",
      "impl\/verilog\/dut_dst_buf0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dut_dut_Pipeline_OBJ_LOOP.v",
      "impl\/verilog\/dut_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dut_mergeBuffer.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_1.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_2.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_3.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_4.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_5.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_6.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_7.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_8.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_9.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_10.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_11.v",
      "impl\/verilog\/dut_mergeBuffer_Pipeline_12.v",
      "impl\/verilog\/dut_mux_83_8_1_1.v",
      "impl\/verilog\/dut_regslice_both.v",
      "impl\/verilog\/dut_srem_33ns_5ns_33_37_seq_1.v",
      "impl\/verilog\/dut_val_buf0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dut.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dut_v1_0\/data\/dut.mdd",
      "impl\/misc\/drivers\/dut_v1_0\/data\/dut.tcl",
      "impl\/misc\/drivers\/dut_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut.c",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut.h",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_hw.h",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_linux.c",
      "impl\/misc\/drivers\/dut_v1_0\/src\/xdut_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "size",
          "access": "W",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "description": "Bit 31 to 0 of size"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "size"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TREADY",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TREADY",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "dst"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "Instances": [
        {
          "ModuleName": "dut_Pipeline_OBJ_LOOP",
          "InstanceName": "grp_dut_Pipeline_OBJ_LOOP_fu_6828"
        },
        {
          "ModuleName": "mergeBuffer",
          "InstanceName": "grp_mergeBuffer_fu_6955",
          "Instances": [
            {
              "ModuleName": "mergeBuffer_Pipeline_1",
              "InstanceName": "grp_mergeBuffer_Pipeline_1_fu_332"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_2",
              "InstanceName": "grp_mergeBuffer_Pipeline_2_fu_356"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_3",
              "InstanceName": "grp_mergeBuffer_Pipeline_3_fu_379"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_4",
              "InstanceName": "grp_mergeBuffer_Pipeline_4_fu_402"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_5",
              "InstanceName": "grp_mergeBuffer_Pipeline_5_fu_425"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_6",
              "InstanceName": "grp_mergeBuffer_Pipeline_6_fu_448"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_7",
              "InstanceName": "grp_mergeBuffer_Pipeline_7_fu_471"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_8",
              "InstanceName": "grp_mergeBuffer_Pipeline_8_fu_494"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_9",
              "InstanceName": "grp_mergeBuffer_Pipeline_9_fu_517"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_10",
              "InstanceName": "grp_mergeBuffer_Pipeline_10_fu_540"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_11",
              "InstanceName": "grp_mergeBuffer_Pipeline_11_fu_563"
            },
            {
              "ModuleName": "mergeBuffer_Pipeline_12",
              "InstanceName": "grp_mergeBuffer_Pipeline_12_fu_586"
            }
          ]
        }
      ]
    },
    "Info": {
      "dut_Pipeline_OBJ_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer_Pipeline_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mergeBuffer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dut_Pipeline_OBJ_LOOP": {
        "Latency": {
          "LatencyBest": "104469",
          "LatencyAvg": "104469",
          "LatencyWorst": "104469",
          "PipelineII": "104469",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "5.683"
        },
        "Loops": [{
            "Name": "OBJ_LOOP",
            "TripCount": "9497",
            "Latency": "104467",
            "PipelineII": "11",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "2896",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "9157",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_3": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_4": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_5": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_6": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_7": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_8": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_9": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_10": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_11": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer_Pipeline_12": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "4",
          "PipelineIIMax": "-1",
          "PipelineII": "4 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "201",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mergeBuffer": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "12",
          "PipelineIIMax": "-1",
          "PipelineII": "12 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Area": {
          "FF": "2460",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2871",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "104621",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "104622",
          "PipelineIIMax": "0",
          "PipelineII": "104622 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.30",
          "Uncertainty": "0.00",
          "Estimate": "6.296"
        },
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "51",
          "FF": "13648",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "28686",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "53",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-13 20:46:39 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
