ARM GAS  /tmp/ccQpWsdY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB141:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccQpWsdY.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  46:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** UART_HandleTypeDef huart1;
  56:Core/Src/main.c **** UART_HandleTypeDef huart2;
  57:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  58:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  59:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE BEGIN PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.c **** void SystemClock_Config(void);
  67:Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:Core/Src/main.c **** static void MX_DMA_Init(void);
  69:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  70:Core/Src/main.c **** static void MX_SPI1_Init(void);
  71:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  72:Core/Src/main.c **** static void MX_I2C3_Init(void);
  73:Core/Src/main.c **** static void MX_CRC_Init(void);
  74:Core/Src/main.c **** static void MX_RTC_Init(void);
  75:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  80:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  81:Core/Src/main.c **** void i2c_scan(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
  84:Core/Src/main.c ****   uint8_t Space[] = " - ";
  85:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  86:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
ARM GAS  /tmp/ccQpWsdY.s 			page 3


  89:Core/Src/main.c ****   uint8_t ret;
  90:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
  91:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
  92:Core/Src/main.c ****   {
  93:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
  94:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
  95:Core/Src/main.c ****     {
  96:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
  97:Core/Src/main.c ****     }
  98:Core/Src/main.c ****     else if (ret == HAL_OK)
  99:Core/Src/main.c ****     {
 100:Core/Src/main.c ****       sprintf(Buffer, "0x%X", i);
 101:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 102:Core/Src/main.c ****     }
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     if(i % 16 == 0)
 105:Core/Src/main.c ****     {
 106:Core/Src/main.c ****       sprintf(Buffer, "\r\n", i);
 107:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     }
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 112:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 113:Core/Src/main.c **** }
 114:Core/Src/main.c **** void print_bmp280_id()
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   uint8_t id;
 117:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   uint8_t buf[16] = {0};
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   snprintf(buf, sizeof(buf), "BMP280 ID:%02X\r\n", id);
 122:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** /* USER CODE END 0 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****  * @brief  The application entry point.
 128:Core/Src/main.c ****  * @retval int
 129:Core/Src/main.c ****  */
 130:Core/Src/main.c **** int main(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  /tmp/ccQpWsdY.s 			page 4


 146:Core/Src/main.c ****   SystemClock_Config();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Initialize all configured peripherals */
 153:Core/Src/main.c ****   MX_GPIO_Init();
 154:Core/Src/main.c ****   MX_DMA_Init();
 155:Core/Src/main.c ****   MX_USART2_UART_Init();
 156:Core/Src/main.c ****   MX_SPI1_Init();
 157:Core/Src/main.c ****   MX_USART1_UART_Init();
 158:Core/Src/main.c ****   MX_I2C3_Init();
 159:Core/Src/main.c ****   MX_CRC_Init();
 160:Core/Src/main.c ****   MX_RTC_Init();
 161:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   i2c_scan();
 164:Core/Src/main.c ****   print_bmp280_id();
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END 2 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* Infinite loop */
 169:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 170:Core/Src/main.c ****   while (1)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 174:Core/Src/main.c ****     HAL_Delay(500);
 175:Core/Src/main.c ****     /* USER CODE END WHILE */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   /* USER CODE END 3 */
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****  * @brief System Clock Configuration
 184:Core/Src/main.c ****  * @retval None
 185:Core/Src/main.c ****  */
 186:Core/Src/main.c **** void SystemClock_Config(void)
 187:Core/Src/main.c **** {
 188:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 189:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 192:Core/Src/main.c ****    */
 193:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 194:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 197:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 198:Core/Src/main.c ****    */
 199:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 200:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 201:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccQpWsdY.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 208:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****     Error_Handler();
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 214:Core/Src/main.c ****    */
 215:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****  * @brief CRC Initialization Function
 229:Core/Src/main.c ****  * @param None
 230:Core/Src/main.c ****  * @retval None
 231:Core/Src/main.c ****  */
 232:Core/Src/main.c **** static void MX_CRC_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 242:Core/Src/main.c ****   hcrc.Instance = CRC;
 243:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 250:Core/Src/main.c **** }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****  * @brief I2C3 Initialization Function
 254:Core/Src/main.c ****  * @param None
 255:Core/Src/main.c ****  * @retval None
 256:Core/Src/main.c ****  */
 257:Core/Src/main.c **** static void MX_I2C3_Init(void)
 258:Core/Src/main.c **** {
 259:Core/Src/main.c **** 
ARM GAS  /tmp/ccQpWsdY.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 267:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 268:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 269:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 270:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 271:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 272:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 273:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 274:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 275:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 276:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c ****  * @brief RTC Initialization Function
 287:Core/Src/main.c ****  * @param None
 288:Core/Src/main.c ****  * @retval None
 289:Core/Src/main.c ****  */
 290:Core/Src/main.c **** static void MX_RTC_Init(void)
 291:Core/Src/main.c **** {
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 298:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /** Initialize RTC Only
 305:Core/Src/main.c ****    */
 306:Core/Src/main.c ****   hrtc.Instance = RTC;
 307:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 308:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 309:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 310:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 311:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 312:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 313:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     Error_Handler();
 316:Core/Src/main.c ****   }
ARM GAS  /tmp/ccQpWsdY.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 323:Core/Src/main.c ****    */
 324:Core/Src/main.c ****   sTime.Hours = 0x0;
 325:Core/Src/main.c ****   sTime.Minutes = 0x0;
 326:Core/Src/main.c ****   sTime.Seconds = 0x0;
 327:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 328:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 329:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 330:Core/Src/main.c ****   {
 331:Core/Src/main.c ****     Error_Handler();
 332:Core/Src/main.c ****   }
 333:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 334:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 335:Core/Src/main.c ****   sDate.Date = 0x1;
 336:Core/Src/main.c ****   sDate.Year = 0x0;
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 345:Core/Src/main.c **** }
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** /**
 348:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 349:Core/Src/main.c ****  * @param None
 350:Core/Src/main.c ****  * @retval None
 351:Core/Src/main.c ****  */
 352:Core/Src/main.c **** static void MX_SPI1_Init(void)
 353:Core/Src/main.c **** {
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 362:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 363:Core/Src/main.c ****   hspi1.Instance = SPI1;
 364:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 365:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 366:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 367:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 368:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 369:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 370:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 371:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 372:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 373:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccQpWsdY.s 			page 8


 374:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 375:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 382:Core/Src/main.c **** }
 383:Core/Src/main.c **** 
 384:Core/Src/main.c **** /**
 385:Core/Src/main.c ****  * @brief USART1 Initialization Function
 386:Core/Src/main.c ****  * @param None
 387:Core/Src/main.c ****  * @retval None
 388:Core/Src/main.c ****  */
 389:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 390:Core/Src/main.c **** {
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 399:Core/Src/main.c ****   huart1.Instance = USART1;
 400:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 401:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 402:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 403:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 404:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 405:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 406:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 407:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 414:Core/Src/main.c **** }
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /**
 417:Core/Src/main.c ****  * @brief USART2 Initialization Function
 418:Core/Src/main.c ****  * @param None
 419:Core/Src/main.c ****  * @retval None
 420:Core/Src/main.c ****  */
 421:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 422:Core/Src/main.c **** {
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
ARM GAS  /tmp/ccQpWsdY.s 			page 9


 431:Core/Src/main.c ****   huart2.Instance = USART2;
 432:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 433:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 434:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 435:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 436:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 437:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 438:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 439:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 440:Core/Src/main.c ****   {
 441:Core/Src/main.c ****     Error_Handler();
 442:Core/Src/main.c ****   }
 443:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 446:Core/Src/main.c **** }
 447:Core/Src/main.c **** 
 448:Core/Src/main.c **** /**
 449:Core/Src/main.c ****  * Enable DMA controller clock
 450:Core/Src/main.c ****  */
 451:Core/Src/main.c **** static void MX_DMA_Init(void)
 452:Core/Src/main.c **** {
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* DMA controller clock enable */
 455:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 456:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* DMA interrupt init */
 459:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 460:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 461:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 462:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 463:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 464:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 465:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 466:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 467:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 468:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 469:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 470:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 471:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 472:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 473:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 474:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 475:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 476:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 477:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 478:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 479:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 480:Core/Src/main.c **** }
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** /**
 483:Core/Src/main.c ****  * @brief GPIO Initialization Function
 484:Core/Src/main.c ****  * @param None
 485:Core/Src/main.c ****  * @retval None
 486:Core/Src/main.c ****  */
 487:Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  /tmp/ccQpWsdY.s 			page 10


 488:Core/Src/main.c **** {
  28              		.loc 1 488 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 72
 489:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 489 3 view .LVU1
  46              		.loc 1 489 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 490:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 491:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 494:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 494 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 494 3 view .LVU4
  56 0012 0094     		str	r4, [sp]
  57              		.loc 1 494 3 view .LVU5
  58 0014 474B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F00402 		orr	r2, r2, #4
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 494 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F00402 		and	r2, r2, #4
  65 0024 0092     		str	r2, [sp]
  66              		.loc 1 494 3 view .LVU7
  67 0026 009A     		ldr	r2, [sp]
  68              	.LBE4:
  69              		.loc 1 494 3 view .LVU8
 495:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  70              		.loc 1 495 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 495 3 view .LVU10
  73 0028 0194     		str	r4, [sp, #4]
  74              		.loc 1 495 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F08002 		orr	r2, r2, #128
ARM GAS  /tmp/ccQpWsdY.s 			page 11


  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 495 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F08002 		and	r2, r2, #128
  81 0038 0192     		str	r2, [sp, #4]
  82              		.loc 1 495 3 view .LVU13
  83 003a 019A     		ldr	r2, [sp, #4]
  84              	.LBE5:
  85              		.loc 1 495 3 view .LVU14
 496:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 496 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 496 3 view .LVU16
  89 003c 0294     		str	r4, [sp, #8]
  90              		.loc 1 496 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00102 		orr	r2, r2, #1
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 496 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00102 		and	r2, r2, #1
  97 004c 0292     		str	r2, [sp, #8]
  98              		.loc 1 496 3 view .LVU19
  99 004e 029A     		ldr	r2, [sp, #8]
 100              	.LBE6:
 101              		.loc 1 496 3 view .LVU20
 497:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 102              		.loc 1 497 3 view .LVU21
 103              	.LBB7:
 104              		.loc 1 497 3 view .LVU22
 105 0050 0394     		str	r4, [sp, #12]
 106              		.loc 1 497 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00202 		orr	r2, r2, #2
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 497 3 view .LVU24
 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00202 		and	r2, r2, #2
 113 0060 0392     		str	r2, [sp, #12]
 114              		.loc 1 497 3 view .LVU25
 115 0062 039A     		ldr	r2, [sp, #12]
 116              	.LBE7:
 117              		.loc 1 497 3 view .LVU26
 498:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 118              		.loc 1 498 3 view .LVU27
 119              	.LBB8:
 120              		.loc 1 498 3 view .LVU28
 121 0064 0494     		str	r4, [sp, #16]
 122              		.loc 1 498 3 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00802 		orr	r2, r2, #8
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 498 3 view .LVU30
 127 006e 1B6B     		ldr	r3, [r3, #48]
 128 0070 03F00803 		and	r3, r3, #8
 129 0074 0493     		str	r3, [sp, #16]
 130              		.loc 1 498 3 view .LVU31
ARM GAS  /tmp/ccQpWsdY.s 			page 12


 131 0076 049B     		ldr	r3, [sp, #16]
 132              	.LBE8:
 133              		.loc 1 498 3 view .LVU32
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 501:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_RESET);
 134              		.loc 1 501 3 view .LVU33
 135 0078 DFF8C480 		ldr	r8, .L3+12
 136 007c 2246     		mov	r2, r4
 137 007e 4FF40051 		mov	r1, #8192
 138 0082 4046     		mov	r0, r8
 139 0084 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL0:
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 504:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin | SAFEBOOT_Pin, GPIO_PIN_RESET);
 141              		.loc 1 504 3 view .LVU34
 142 0088 2B4F     		ldr	r7, .L3+4
 143 008a 2246     		mov	r2, r4
 144 008c 6021     		movs	r1, #96
 145 008e 3846     		mov	r0, r7
 146 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL1:
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 507:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin | USR_LED2_Pin, GPIO_PIN_RESET);
 148              		.loc 1 507 3 view .LVU35
 149 0094 294E     		ldr	r6, .L3+8
 150 0096 2246     		mov	r2, r4
 151 0098 0321     		movs	r1, #3
 152 009a 3046     		mov	r0, r6
 153 009c FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL2:
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 510:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 155              		.loc 1 510 3 view .LVU36
 156 00a0 DFF8A090 		ldr	r9, .L3+16
 157 00a4 0122     		movs	r2, #1
 158 00a6 0421     		movs	r1, #4
 159 00a8 4846     		mov	r0, r9
 160 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 161              	.LVL3:
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 513:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 162              		.loc 1 513 3 view .LVU37
 163              		.loc 1 513 23 is_stmt 0 view .LVU38
 164 00ae 4FF40053 		mov	r3, #8192
 165 00b2 0593     		str	r3, [sp, #20]
 514:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 166              		.loc 1 514 3 is_stmt 1 view .LVU39
 167              		.loc 1 514 24 is_stmt 0 view .LVU40
 168 00b4 0125     		movs	r5, #1
 169 00b6 0695     		str	r5, [sp, #24]
 515:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 515 3 is_stmt 1 view .LVU41
ARM GAS  /tmp/ccQpWsdY.s 			page 13


 171              		.loc 1 515 24 is_stmt 0 view .LVU42
 172 00b8 0794     		str	r4, [sp, #28]
 516:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 516 3 is_stmt 1 view .LVU43
 174              		.loc 1 516 25 is_stmt 0 view .LVU44
 175 00ba 0894     		str	r4, [sp, #32]
 517:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 176              		.loc 1 517 3 is_stmt 1 view .LVU45
 177 00bc 05A9     		add	r1, sp, #20
 178 00be 4046     		mov	r0, r8
 179 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /*Configure GPIO pin : PC14 */
 520:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
 181              		.loc 1 520 3 view .LVU46
 182              		.loc 1 520 23 is_stmt 0 view .LVU47
 183 00c4 4FF48043 		mov	r3, #16384
 184 00c8 0593     		str	r3, [sp, #20]
 521:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 521 3 is_stmt 1 view .LVU48
 186              		.loc 1 521 24 is_stmt 0 view .LVU49
 187 00ca 0694     		str	r4, [sp, #24]
 522:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 522 3 is_stmt 1 view .LVU50
 189              		.loc 1 522 24 is_stmt 0 view .LVU51
 190 00cc 0794     		str	r4, [sp, #28]
 523:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 191              		.loc 1 523 3 is_stmt 1 view .LVU52
 192 00ce 05A9     		add	r1, sp, #20
 193 00d0 4046     		mov	r0, r8
 194 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL5:
 524:Core/Src/main.c **** 
 525:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 526:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
 196              		.loc 1 526 3 view .LVU53
 197              		.loc 1 526 23 is_stmt 0 view .LVU54
 198 00d6 0223     		movs	r3, #2
 199 00d8 0593     		str	r3, [sp, #20]
 527:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 200              		.loc 1 527 3 is_stmt 1 view .LVU55
 201              		.loc 1 527 24 is_stmt 0 view .LVU56
 202 00da 0694     		str	r4, [sp, #24]
 528:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 203              		.loc 1 528 3 is_stmt 1 view .LVU57
 204              		.loc 1 528 24 is_stmt 0 view .LVU58
 205 00dc 0794     		str	r4, [sp, #28]
 529:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 206              		.loc 1 529 3 is_stmt 1 view .LVU59
 207 00de 05A9     		add	r1, sp, #20
 208 00e0 3846     		mov	r0, r7
 209 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 210              	.LVL6:
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 532:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin | SAFEBOOT_Pin;
ARM GAS  /tmp/ccQpWsdY.s 			page 14


 211              		.loc 1 532 3 view .LVU60
 212              		.loc 1 532 23 is_stmt 0 view .LVU61
 213 00e6 6023     		movs	r3, #96
 214 00e8 0593     		str	r3, [sp, #20]
 533:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 215              		.loc 1 533 3 is_stmt 1 view .LVU62
 216              		.loc 1 533 24 is_stmt 0 view .LVU63
 217 00ea 0695     		str	r5, [sp, #24]
 534:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 534 3 is_stmt 1 view .LVU64
 219              		.loc 1 534 24 is_stmt 0 view .LVU65
 220 00ec 0794     		str	r4, [sp, #28]
 535:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 535 3 is_stmt 1 view .LVU66
 222              		.loc 1 535 25 is_stmt 0 view .LVU67
 223 00ee 0894     		str	r4, [sp, #32]
 536:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 224              		.loc 1 536 3 is_stmt 1 view .LVU68
 225 00f0 05A9     		add	r1, sp, #20
 226 00f2 3846     		mov	r0, r7
 227 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL7:
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin */
 539:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin | USR_LED2_Pin;
 229              		.loc 1 539 3 view .LVU69
 230              		.loc 1 539 23 is_stmt 0 view .LVU70
 231 00f8 0323     		movs	r3, #3
 232 00fa 0593     		str	r3, [sp, #20]
 540:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 233              		.loc 1 540 3 is_stmt 1 view .LVU71
 234              		.loc 1 540 24 is_stmt 0 view .LVU72
 235 00fc 0695     		str	r5, [sp, #24]
 541:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 541 3 is_stmt 1 view .LVU73
 237              		.loc 1 541 24 is_stmt 0 view .LVU74
 238 00fe 0794     		str	r4, [sp, #28]
 542:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 542 3 is_stmt 1 view .LVU75
 240              		.loc 1 542 25 is_stmt 0 view .LVU76
 241 0100 0894     		str	r4, [sp, #32]
 543:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 543 3 is_stmt 1 view .LVU77
 243 0102 05A9     		add	r1, sp, #20
 244 0104 3046     		mov	r0, r6
 245 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /*Configure GPIO pins : PB12 PB13 */
 546:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 247              		.loc 1 546 3 view .LVU78
 248              		.loc 1 546 23 is_stmt 0 view .LVU79
 249 010a 4FF44053 		mov	r3, #12288
 250 010e 0593     		str	r3, [sp, #20]
 547:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 251              		.loc 1 547 3 is_stmt 1 view .LVU80
 252              		.loc 1 547 24 is_stmt 0 view .LVU81
ARM GAS  /tmp/ccQpWsdY.s 			page 15


 253 0110 0694     		str	r4, [sp, #24]
 548:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 548 3 is_stmt 1 view .LVU82
 255              		.loc 1 548 24 is_stmt 0 view .LVU83
 256 0112 0794     		str	r4, [sp, #28]
 549:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 257              		.loc 1 549 3 is_stmt 1 view .LVU84
 258 0114 05A9     		add	r1, sp, #20
 259 0116 3046     		mov	r0, r6
 260 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 552:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 262              		.loc 1 552 3 view .LVU85
 263              		.loc 1 552 23 is_stmt 0 view .LVU86
 264 011c 0423     		movs	r3, #4
 265 011e 0593     		str	r3, [sp, #20]
 553:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 266              		.loc 1 553 3 is_stmt 1 view .LVU87
 267              		.loc 1 553 24 is_stmt 0 view .LVU88
 268 0120 0695     		str	r5, [sp, #24]
 554:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 554 3 is_stmt 1 view .LVU89
 270              		.loc 1 554 24 is_stmt 0 view .LVU90
 271 0122 0794     		str	r4, [sp, #28]
 555:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 555 3 is_stmt 1 view .LVU91
 273              		.loc 1 555 25 is_stmt 0 view .LVU92
 274 0124 0894     		str	r4, [sp, #32]
 556:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 556 3 is_stmt 1 view .LVU93
 276 0126 05A9     		add	r1, sp, #20
 277 0128 4846     		mov	r0, r9
 278 012a FFF7FEFF 		bl	HAL_GPIO_Init
 279              	.LVL10:
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 559:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 560:Core/Src/main.c **** }
 280              		.loc 1 560 1 is_stmt 0 view .LVU94
 281 012e 0BB0     		add	sp, sp, #44
 282              	.LCFI2:
 283              		.cfi_def_cfa_offset 28
 284              		@ sp needed
 285 0130 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 286              	.L4:
 287              		.align	2
 288              	.L3:
 289 0134 00380240 		.word	1073887232
 290 0138 00000240 		.word	1073872896
 291 013c 00040240 		.word	1073873920
 292 0140 00080240 		.word	1073874944
 293 0144 000C0240 		.word	1073875968
 294              		.cfi_endproc
 295              	.LFE141:
 297              		.section	.text.MX_DMA_Init,"ax",%progbits
ARM GAS  /tmp/ccQpWsdY.s 			page 16


 298              		.align	1
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	MX_DMA_Init:
 304              	.LFB140:
 452:Core/Src/main.c **** 
 305              		.loc 1 452 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 8
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309 0000 10B5     		push	{r4, lr}
 310              	.LCFI3:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 4, -8
 313              		.cfi_offset 14, -4
 314 0002 82B0     		sub	sp, sp, #8
 315              	.LCFI4:
 316              		.cfi_def_cfa_offset 16
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 317              		.loc 1 455 3 view .LVU96
 318              	.LBB9:
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 319              		.loc 1 455 3 view .LVU97
 320 0004 0024     		movs	r4, #0
 321 0006 0094     		str	r4, [sp]
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 322              		.loc 1 455 3 view .LVU98
 323 0008 264B     		ldr	r3, .L7
 324 000a 1A6B     		ldr	r2, [r3, #48]
 325 000c 42F40012 		orr	r2, r2, #2097152
 326 0010 1A63     		str	r2, [r3, #48]
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 327              		.loc 1 455 3 view .LVU99
 328 0012 1A6B     		ldr	r2, [r3, #48]
 329 0014 02F40012 		and	r2, r2, #2097152
 330 0018 0092     		str	r2, [sp]
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 331              		.loc 1 455 3 view .LVU100
 332 001a 009A     		ldr	r2, [sp]
 333              	.LBE9:
 455:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 334              		.loc 1 455 3 view .LVU101
 456:Core/Src/main.c **** 
 335              		.loc 1 456 3 view .LVU102
 336              	.LBB10:
 456:Core/Src/main.c **** 
 337              		.loc 1 456 3 view .LVU103
 338 001c 0194     		str	r4, [sp, #4]
 456:Core/Src/main.c **** 
 339              		.loc 1 456 3 view .LVU104
 340 001e 1A6B     		ldr	r2, [r3, #48]
 341 0020 42F48002 		orr	r2, r2, #4194304
 342 0024 1A63     		str	r2, [r3, #48]
 456:Core/Src/main.c **** 
 343              		.loc 1 456 3 view .LVU105
 344 0026 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccQpWsdY.s 			page 17


 345 0028 03F48003 		and	r3, r3, #4194304
 346 002c 0193     		str	r3, [sp, #4]
 456:Core/Src/main.c **** 
 347              		.loc 1 456 3 view .LVU106
 348 002e 019B     		ldr	r3, [sp, #4]
 349              	.LBE10:
 456:Core/Src/main.c **** 
 350              		.loc 1 456 3 view .LVU107
 460:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 351              		.loc 1 460 3 view .LVU108
 352 0030 2246     		mov	r2, r4
 353 0032 2146     		mov	r1, r4
 354 0034 0C20     		movs	r0, #12
 355 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 356              	.LVL11:
 461:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 357              		.loc 1 461 3 view .LVU109
 358 003a 0C20     		movs	r0, #12
 359 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.LVL12:
 463:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 361              		.loc 1 463 3 view .LVU110
 362 0040 2246     		mov	r2, r4
 363 0042 2146     		mov	r1, r4
 364 0044 0F20     		movs	r0, #15
 365 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 366              	.LVL13:
 464:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 367              		.loc 1 464 3 view .LVU111
 368 004a 0F20     		movs	r0, #15
 369 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 370              	.LVL14:
 466:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 371              		.loc 1 466 3 view .LVU112
 372 0050 2246     		mov	r2, r4
 373 0052 2146     		mov	r1, r4
 374 0054 1020     		movs	r0, #16
 375 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 376              	.LVL15:
 467:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 377              		.loc 1 467 3 view .LVU113
 378 005a 1020     		movs	r0, #16
 379 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 380              	.LVL16:
 469:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 381              		.loc 1 469 3 view .LVU114
 382 0060 2246     		mov	r2, r4
 383 0062 2146     		mov	r1, r4
 384 0064 1120     		movs	r0, #17
 385 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 386              	.LVL17:
 470:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 387              		.loc 1 470 3 view .LVU115
 388 006a 1120     		movs	r0, #17
 389 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 390              	.LVL18:
 472:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
ARM GAS  /tmp/ccQpWsdY.s 			page 18


 391              		.loc 1 472 3 view .LVU116
 392 0070 2246     		mov	r2, r4
 393 0072 2146     		mov	r1, r4
 394 0074 3820     		movs	r0, #56
 395 0076 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 396              	.LVL19:
 473:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 397              		.loc 1 473 3 view .LVU117
 398 007a 3820     		movs	r0, #56
 399 007c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 400              	.LVL20:
 475:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 401              		.loc 1 475 3 view .LVU118
 402 0080 2246     		mov	r2, r4
 403 0082 2146     		mov	r1, r4
 404 0084 3B20     		movs	r0, #59
 405 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 406              	.LVL21:
 476:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 407              		.loc 1 476 3 view .LVU119
 408 008a 3B20     		movs	r0, #59
 409 008c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 410              	.LVL22:
 478:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 411              		.loc 1 478 3 view .LVU120
 412 0090 2246     		mov	r2, r4
 413 0092 2146     		mov	r1, r4
 414 0094 4620     		movs	r0, #70
 415 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL23:
 479:Core/Src/main.c **** }
 417              		.loc 1 479 3 view .LVU121
 418 009a 4620     		movs	r0, #70
 419 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL24:
 480:Core/Src/main.c **** 
 421              		.loc 1 480 1 is_stmt 0 view .LVU122
 422 00a0 02B0     		add	sp, sp, #8
 423              	.LCFI5:
 424              		.cfi_def_cfa_offset 8
 425              		@ sp needed
 426 00a2 10BD     		pop	{r4, pc}
 427              	.L8:
 428              		.align	2
 429              	.L7:
 430 00a4 00380240 		.word	1073887232
 431              		.cfi_endproc
 432              	.LFE140:
 434              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 435              		.align	2
 436              	.LC2:
 437 0000 30782558 		.ascii	"0x%X\000"
 437      00
 438 0005 000000   		.align	2
 439              	.LC3:
 440 0008 0D0A00   		.ascii	"\015\012\000"
 441 000b 00       		.align	2
ARM GAS  /tmp/ccQpWsdY.s 			page 19


 442              	.LC0:
 443 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 443      74696E67 
 443      20493243 
 443      20536361 
 443      6E6E696E 
 444 0026 0000     		.align	2
 445              	.LC1:
 446 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 446      21200D0A 
 446      0D0A00
 447              		.section	.text.i2c_scan,"ax",%progbits
 448              		.align	1
 449              		.global	i2c_scan
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	i2c_scan:
 455              	.LFB130:
  82:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 456              		.loc 1 82 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 72
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460 0000 30B5     		push	{r4, r5, lr}
 461              	.LCFI6:
 462              		.cfi_def_cfa_offset 12
 463              		.cfi_offset 4, -12
 464              		.cfi_offset 5, -8
 465              		.cfi_offset 14, -4
 466 0002 93B0     		sub	sp, sp, #76
 467              	.LCFI7:
 468              		.cfi_def_cfa_offset 88
  83:Core/Src/main.c ****   uint8_t Space[] = " - ";
 469              		.loc 1 83 3 view .LVU124
  83:Core/Src/main.c ****   uint8_t Space[] = " - ";
 470              		.loc 1 83 11 is_stmt 0 view .LVU125
 471 0004 0023     		movs	r3, #0
 472 0006 0B93     		str	r3, [sp, #44]
 473 0008 0C93     		str	r3, [sp, #48]
 474 000a 0D93     		str	r3, [sp, #52]
 475 000c 0E93     		str	r3, [sp, #56]
 476 000e 0F93     		str	r3, [sp, #60]
 477 0010 1093     		str	r3, [sp, #64]
 478 0012 8DF84430 		strb	r3, [sp, #68]
  84:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 479              		.loc 1 84 3 is_stmt 1 view .LVU126
  84:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 480              		.loc 1 84 11 is_stmt 0 view .LVU127
 481 0016 2A4B     		ldr	r3, .L18
 482 0018 0A93     		str	r3, [sp, #40]
  85:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 483              		.loc 1 85 3 is_stmt 1 view .LVU128
  85:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 484              		.loc 1 85 11 is_stmt 0 view .LVU129
 485 001a 03AC     		add	r4, sp, #12
 486 001c 294D     		ldr	r5, .L18+4
ARM GAS  /tmp/ccQpWsdY.s 			page 20


 487 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 488 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 489 0022 95E80700 		ldm	r5, {r0, r1, r2}
 490 0026 03C4     		stmia	r4!, {r0, r1}
 491 0028 2280     		strh	r2, [r4]	@ movhi
  86:Core/Src/main.c **** 
 492              		.loc 1 86 3 is_stmt 1 view .LVU130
  86:Core/Src/main.c **** 
 493              		.loc 1 86 11 is_stmt 0 view .LVU131
 494 002a 274A     		ldr	r2, .L18+8
 495 002c 6B46     		mov	r3, sp
 496 002e 07CA     		ldm	r2, {r0, r1, r2}
 497 0030 03C3     		stmia	r3!, {r0, r1}
 498 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 499 0036 120C     		lsrs	r2, r2, #16
 500 0038 1A70     		strb	r2, [r3]
  89:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 501              		.loc 1 89 3 is_stmt 1 view .LVU132
  90:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 502              		.loc 1 90 3 view .LVU133
 503 003a 4FF0FF33 		mov	r3, #-1
 504 003e 1A22     		movs	r2, #26
 505 0040 03A9     		add	r1, sp, #12
 506 0042 2248     		ldr	r0, .L18+12
 507 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 508              	.LVL25:
  91:Core/Src/main.c ****   {
 509              		.loc 1 91 3 view .LVU134
 510              	.LBB11:
  91:Core/Src/main.c ****   {
 511              		.loc 1 91 8 view .LVU135
  91:Core/Src/main.c ****   {
 512              		.loc 1 91 16 is_stmt 0 view .LVU136
 513 0048 0124     		movs	r4, #1
  91:Core/Src/main.c ****   {
 514              		.loc 1 91 3 view .LVU137
 515 004a 10E0     		b	.L10
 516              	.LVL26:
 517              	.L11:
  98:Core/Src/main.c ****     {
 518              		.loc 1 98 10 is_stmt 1 view .LVU138
 519              	.LBB12:
 100:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 520              		.loc 1 100 7 view .LVU139
 521 004c 2246     		mov	r2, r4
 522 004e 2049     		ldr	r1, .L18+16
 523 0050 0BA8     		add	r0, sp, #44
 524              	.LVL27:
 100:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 525              		.loc 1 100 7 is_stmt 0 view .LVU140
 526 0052 FFF7FEFF 		bl	sprintf
 527              	.LVL28:
 101:Core/Src/main.c ****     }
 528              		.loc 1 101 7 is_stmt 1 view .LVU141
 529 0056 4FF0FF33 		mov	r3, #-1
 530 005a 1922     		movs	r2, #25
 531 005c 0BA9     		add	r1, sp, #44
ARM GAS  /tmp/ccQpWsdY.s 			page 21


 532 005e 1B48     		ldr	r0, .L18+12
 533 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 534              	.LVL29:
 535              	.L12:
 536              	.LBE12:
 104:Core/Src/main.c ****     {
 537              		.loc 1 104 5 view .LVU142
 104:Core/Src/main.c ****     {
 538              		.loc 1 104 7 is_stmt 0 view .LVU143
 539 0064 14F00F0F 		tst	r4, #15
 540 0068 14D0     		beq	.L16
 541              	.L13:
  91:Core/Src/main.c ****   {
 542              		.loc 1 91 32 is_stmt 1 discriminator 2 view .LVU144
  91:Core/Src/main.c ****   {
 543              		.loc 1 91 33 is_stmt 0 discriminator 2 view .LVU145
 544 006a 0134     		adds	r4, r4, #1
 545              	.LVL30:
  91:Core/Src/main.c ****   {
 546              		.loc 1 91 33 discriminator 2 view .LVU146
 547 006c E4B2     		uxtb	r4, r4
 548              	.LVL31:
 549              	.L10:
  91:Core/Src/main.c ****   {
 550              		.loc 1 91 23 is_stmt 1 discriminator 1 view .LVU147
  91:Core/Src/main.c ****   {
 551              		.loc 1 91 3 is_stmt 0 discriminator 1 view .LVU148
 552 006e 14F0800F 		tst	r4, #128
 553 0072 1CD1     		bne	.L17
  93:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 554              		.loc 1 93 5 is_stmt 1 view .LVU149
  93:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 555              		.loc 1 93 11 is_stmt 0 view .LVU150
 556 0074 0523     		movs	r3, #5
 557 0076 0322     		movs	r2, #3
 558 0078 6100     		lsls	r1, r4, #1
 559 007a 1648     		ldr	r0, .L18+20
 560 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 561              	.LVL32:
  94:Core/Src/main.c ****     {
 562              		.loc 1 94 5 is_stmt 1 view .LVU151
  94:Core/Src/main.c ****     {
 563              		.loc 1 94 8 is_stmt 0 view .LVU152
 564 0080 0028     		cmp	r0, #0
 565 0082 E3D0     		beq	.L11
  96:Core/Src/main.c ****     }
 566              		.loc 1 96 7 is_stmt 1 view .LVU153
 567 0084 4FF0FF33 		mov	r3, #-1
 568 0088 0422     		movs	r2, #4
 569 008a 0AA9     		add	r1, sp, #40
 570 008c 0F48     		ldr	r0, .L18+12
 571              	.LVL33:
  96:Core/Src/main.c ****     }
 572              		.loc 1 96 7 is_stmt 0 view .LVU154
 573 008e FFF7FEFF 		bl	HAL_UART_Transmit
 574              	.LVL34:
 575 0092 E7E7     		b	.L12
ARM GAS  /tmp/ccQpWsdY.s 			page 22


 576              	.L16:
 577              	.LBB13:
 106:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 578              		.loc 1 106 7 is_stmt 1 view .LVU155
 579 0094 2246     		mov	r2, r4
 580 0096 1049     		ldr	r1, .L18+24
 581 0098 0BA8     		add	r0, sp, #44
 582 009a FFF7FEFF 		bl	sprintf
 583              	.LVL35:
 107:Core/Src/main.c **** 
 584              		.loc 1 107 7 view .LVU156
 585 009e 4FF0FF33 		mov	r3, #-1
 586 00a2 1922     		movs	r2, #25
 587 00a4 0BA9     		add	r1, sp, #44
 588 00a6 0948     		ldr	r0, .L18+12
 589 00a8 FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL36:
 591 00ac DDE7     		b	.L13
 592              	.L17:
 107:Core/Src/main.c **** 
 593              		.loc 1 107 7 is_stmt 0 view .LVU157
 594              	.LBE13:
 595              	.LBE11:
 111:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 596              		.loc 1 111 3 is_stmt 1 view .LVU158
 597 00ae 4FF0FF33 		mov	r3, #-1
 598 00b2 0B22     		movs	r2, #11
 599 00b4 6946     		mov	r1, sp
 600 00b6 0548     		ldr	r0, .L18+12
 601 00b8 FFF7FEFF 		bl	HAL_UART_Transmit
 602              	.LVL37:
 113:Core/Src/main.c **** void print_bmp280_id()
 603              		.loc 1 113 1 is_stmt 0 view .LVU159
 604 00bc 13B0     		add	sp, sp, #76
 605              	.LCFI8:
 606              		.cfi_def_cfa_offset 12
 607              		@ sp needed
 608 00be 30BD     		pop	{r4, r5, pc}
 609              	.LVL38:
 610              	.L19:
 113:Core/Src/main.c **** void print_bmp280_id()
 611              		.loc 1 113 1 view .LVU160
 612              		.align	2
 613              	.L18:
 614 00c0 202D2000 		.word	2108704
 615 00c4 0C000000 		.word	.LC0
 616 00c8 28000000 		.word	.LC1
 617 00cc 00000000 		.word	.LANCHOR0
 618 00d0 00000000 		.word	.LC2
 619 00d4 00000000 		.word	.LANCHOR1
 620 00d8 08000000 		.word	.LC3
 621              		.cfi_endproc
 622              	.LFE130:
 624              		.section	.rodata.print_bmp280_id.str1.4,"aMS",%progbits,1
 625              		.align	2
 626              	.LC4:
 627 0000 424D5032 		.ascii	"BMP280 ID:%02X\015\012\000"
ARM GAS  /tmp/ccQpWsdY.s 			page 23


 627      38302049 
 627      443A2530 
 627      32580D0A 
 627      00
 628              		.section	.text.print_bmp280_id,"ax",%progbits
 629              		.align	1
 630              		.global	print_bmp280_id
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 635              	print_bmp280_id:
 636              	.LFB131:
 115:Core/Src/main.c ****   uint8_t id;
 637              		.loc 1 115 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 24
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641 0000 00B5     		push	{lr}
 642              	.LCFI9:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 87B0     		sub	sp, sp, #28
 646              	.LCFI10:
 647              		.cfi_def_cfa_offset 32
 116:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 648              		.loc 1 116 3 view .LVU162
 117:Core/Src/main.c **** 
 649              		.loc 1 117 3 view .LVU163
 117:Core/Src/main.c **** 
 650              		.loc 1 117 17 is_stmt 0 view .LVU164
 651 0004 0DF11700 		add	r0, sp, #23
 652 0008 FFF7FEFF 		bl	bmp280_getid
 653              	.LVL39:
 119:Core/Src/main.c **** 
 654              		.loc 1 119 3 is_stmt 1 view .LVU165
 119:Core/Src/main.c **** 
 655              		.loc 1 119 11 is_stmt 0 view .LVU166
 656 000c 0023     		movs	r3, #0
 657 000e 0193     		str	r3, [sp, #4]
 658 0010 0293     		str	r3, [sp, #8]
 659 0012 0393     		str	r3, [sp, #12]
 660 0014 0493     		str	r3, [sp, #16]
 121:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 661              		.loc 1 121 3 is_stmt 1 view .LVU167
 662 0016 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 663 001a 074A     		ldr	r2, .L22
 664 001c 1021     		movs	r1, #16
 665 001e 01A8     		add	r0, sp, #4
 666 0020 FFF7FEFF 		bl	snprintf
 667              	.LVL40:
 122:Core/Src/main.c **** }
 668              		.loc 1 122 3 view .LVU168
 669 0024 42F21073 		movw	r3, #10000
 670 0028 1022     		movs	r2, #16
 671 002a 01A9     		add	r1, sp, #4
 672 002c 0348     		ldr	r0, .L22+4
 673 002e FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  /tmp/ccQpWsdY.s 			page 24


 674              	.LVL41:
 123:Core/Src/main.c **** /* USER CODE END 0 */
 675              		.loc 1 123 1 is_stmt 0 view .LVU169
 676 0032 07B0     		add	sp, sp, #28
 677              	.LCFI11:
 678              		.cfi_def_cfa_offset 4
 679              		@ sp needed
 680 0034 5DF804FB 		ldr	pc, [sp], #4
 681              	.L23:
 682              		.align	2
 683              	.L22:
 684 0038 00000000 		.word	.LC4
 685 003c 00000000 		.word	.LANCHOR0
 686              		.cfi_endproc
 687              	.LFE131:
 689              		.section	.text.Error_Handler,"ax",%progbits
 690              		.align	1
 691              		.global	Error_Handler
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 696              	Error_Handler:
 697              	.LFB142:
 561:Core/Src/main.c **** 
 562:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** /* USER CODE END 4 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** /**
 567:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 568:Core/Src/main.c ****  * @retval None
 569:Core/Src/main.c ****  */
 570:Core/Src/main.c **** void Error_Handler(void)
 571:Core/Src/main.c **** {
 698              		.loc 1 571 1 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ Volatile: function does not return.
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703              		@ link register save eliminated.
 572:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 573:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 574:Core/Src/main.c ****   __disable_irq();
 704              		.loc 1 574 3 view .LVU171
 705              	.LBB14:
 706              	.LBI14:
 707              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/ccQpWsdY.s 			page 25


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/ccQpWsdY.s 			page 26


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccQpWsdY.s 			page 27


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 708              		.loc 2 140 27 view .LVU172
 709              	.LBB15:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 710              		.loc 2 142 3 view .LVU173
 711              		.syntax unified
 712              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 713 0000 72B6     		cpsid i
 714              	@ 0 "" 2
 715              		.thumb
 716              		.syntax unified
 717              	.L25:
 718              	.LBE15:
 719              	.LBE14:
 575:Core/Src/main.c ****   while (1)
 720              		.loc 1 575 3 discriminator 1 view .LVU174
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****   }
 721              		.loc 1 577 3 discriminator 1 view .LVU175
 575:Core/Src/main.c ****   while (1)
 722              		.loc 1 575 9 discriminator 1 view .LVU176
 723 0002 FEE7     		b	.L25
 724              		.cfi_endproc
 725              	.LFE142:
 727              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 728              		.align	1
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	MX_USART2_UART_Init:
 734              	.LFB139:
 422:Core/Src/main.c **** 
 735              		.loc 1 422 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739 0000 08B5     		push	{r3, lr}
 740              	.LCFI12:
 741              		.cfi_def_cfa_offset 8
 742              		.cfi_offset 3, -8
 743              		.cfi_offset 14, -4
ARM GAS  /tmp/ccQpWsdY.s 			page 28


 431:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 744              		.loc 1 431 3 view .LVU178
 431:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 745              		.loc 1 431 19 is_stmt 0 view .LVU179
 746 0002 0A48     		ldr	r0, .L30
 747 0004 0A4B     		ldr	r3, .L30+4
 748 0006 0360     		str	r3, [r0]
 432:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 749              		.loc 1 432 3 is_stmt 1 view .LVU180
 432:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 750              		.loc 1 432 24 is_stmt 0 view .LVU181
 751 0008 4FF4E133 		mov	r3, #115200
 752 000c 4360     		str	r3, [r0, #4]
 433:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 753              		.loc 1 433 3 is_stmt 1 view .LVU182
 433:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 754              		.loc 1 433 26 is_stmt 0 view .LVU183
 755 000e 0023     		movs	r3, #0
 756 0010 8360     		str	r3, [r0, #8]
 434:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 757              		.loc 1 434 3 is_stmt 1 view .LVU184
 434:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 758              		.loc 1 434 24 is_stmt 0 view .LVU185
 759 0012 C360     		str	r3, [r0, #12]
 435:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 760              		.loc 1 435 3 is_stmt 1 view .LVU186
 435:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 761              		.loc 1 435 22 is_stmt 0 view .LVU187
 762 0014 0361     		str	r3, [r0, #16]
 436:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 763              		.loc 1 436 3 is_stmt 1 view .LVU188
 436:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 764              		.loc 1 436 20 is_stmt 0 view .LVU189
 765 0016 0C22     		movs	r2, #12
 766 0018 4261     		str	r2, [r0, #20]
 437:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 767              		.loc 1 437 3 is_stmt 1 view .LVU190
 437:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 768              		.loc 1 437 25 is_stmt 0 view .LVU191
 769 001a 8361     		str	r3, [r0, #24]
 438:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 770              		.loc 1 438 3 is_stmt 1 view .LVU192
 438:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 771              		.loc 1 438 28 is_stmt 0 view .LVU193
 772 001c C361     		str	r3, [r0, #28]
 439:Core/Src/main.c ****   {
 773              		.loc 1 439 3 is_stmt 1 view .LVU194
 439:Core/Src/main.c ****   {
 774              		.loc 1 439 7 is_stmt 0 view .LVU195
 775 001e FFF7FEFF 		bl	HAL_UART_Init
 776              	.LVL42:
 439:Core/Src/main.c ****   {
 777              		.loc 1 439 6 view .LVU196
 778 0022 00B9     		cbnz	r0, .L29
 446:Core/Src/main.c **** 
 779              		.loc 1 446 1 view .LVU197
 780 0024 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccQpWsdY.s 			page 29


 781              	.L29:
 441:Core/Src/main.c ****   }
 782              		.loc 1 441 5 is_stmt 1 view .LVU198
 783 0026 FFF7FEFF 		bl	Error_Handler
 784              	.LVL43:
 785              	.L31:
 786 002a 00BF     		.align	2
 787              	.L30:
 788 002c 00000000 		.word	.LANCHOR2
 789 0030 00440040 		.word	1073759232
 790              		.cfi_endproc
 791              	.LFE139:
 793              		.section	.text.MX_SPI1_Init,"ax",%progbits
 794              		.align	1
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 799              	MX_SPI1_Init:
 800              	.LFB137:
 353:Core/Src/main.c **** 
 801              		.loc 1 353 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 0
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805 0000 08B5     		push	{r3, lr}
 806              	.LCFI13:
 807              		.cfi_def_cfa_offset 8
 808              		.cfi_offset 3, -8
 809              		.cfi_offset 14, -4
 363:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 810              		.loc 1 363 3 view .LVU200
 363:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 811              		.loc 1 363 18 is_stmt 0 view .LVU201
 812 0002 0D48     		ldr	r0, .L36
 813 0004 0D4B     		ldr	r3, .L36+4
 814 0006 0360     		str	r3, [r0]
 364:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 815              		.loc 1 364 3 is_stmt 1 view .LVU202
 364:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 816              		.loc 1 364 19 is_stmt 0 view .LVU203
 817 0008 4FF48273 		mov	r3, #260
 818 000c 4360     		str	r3, [r0, #4]
 365:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 819              		.loc 1 365 3 is_stmt 1 view .LVU204
 365:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 820              		.loc 1 365 24 is_stmt 0 view .LVU205
 821 000e 0023     		movs	r3, #0
 822 0010 8360     		str	r3, [r0, #8]
 366:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 823              		.loc 1 366 3 is_stmt 1 view .LVU206
 366:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 824              		.loc 1 366 23 is_stmt 0 view .LVU207
 825 0012 C360     		str	r3, [r0, #12]
 367:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 826              		.loc 1 367 3 is_stmt 1 view .LVU208
 367:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 827              		.loc 1 367 26 is_stmt 0 view .LVU209
ARM GAS  /tmp/ccQpWsdY.s 			page 30


 828 0014 0361     		str	r3, [r0, #16]
 368:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 829              		.loc 1 368 3 is_stmt 1 view .LVU210
 368:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 830              		.loc 1 368 23 is_stmt 0 view .LVU211
 831 0016 4361     		str	r3, [r0, #20]
 369:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 832              		.loc 1 369 3 is_stmt 1 view .LVU212
 369:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 833              		.loc 1 369 18 is_stmt 0 view .LVU213
 834 0018 4FF40072 		mov	r2, #512
 835 001c 8261     		str	r2, [r0, #24]
 370:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 836              		.loc 1 370 3 is_stmt 1 view .LVU214
 370:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 837              		.loc 1 370 32 is_stmt 0 view .LVU215
 838 001e 1822     		movs	r2, #24
 839 0020 C261     		str	r2, [r0, #28]
 371:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 840              		.loc 1 371 3 is_stmt 1 view .LVU216
 371:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 841              		.loc 1 371 23 is_stmt 0 view .LVU217
 842 0022 0362     		str	r3, [r0, #32]
 372:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 843              		.loc 1 372 3 is_stmt 1 view .LVU218
 372:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 844              		.loc 1 372 21 is_stmt 0 view .LVU219
 845 0024 4362     		str	r3, [r0, #36]
 373:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 846              		.loc 1 373 3 is_stmt 1 view .LVU220
 373:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 847              		.loc 1 373 29 is_stmt 0 view .LVU221
 848 0026 8362     		str	r3, [r0, #40]
 374:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 849              		.loc 1 374 3 is_stmt 1 view .LVU222
 374:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 850              		.loc 1 374 28 is_stmt 0 view .LVU223
 851 0028 0A23     		movs	r3, #10
 852 002a C362     		str	r3, [r0, #44]
 375:Core/Src/main.c ****   {
 853              		.loc 1 375 3 is_stmt 1 view .LVU224
 375:Core/Src/main.c ****   {
 854              		.loc 1 375 7 is_stmt 0 view .LVU225
 855 002c FFF7FEFF 		bl	HAL_SPI_Init
 856              	.LVL44:
 375:Core/Src/main.c ****   {
 857              		.loc 1 375 6 view .LVU226
 858 0030 00B9     		cbnz	r0, .L35
 382:Core/Src/main.c **** 
 859              		.loc 1 382 1 view .LVU227
 860 0032 08BD     		pop	{r3, pc}
 861              	.L35:
 377:Core/Src/main.c ****   }
 862              		.loc 1 377 5 is_stmt 1 view .LVU228
 863 0034 FFF7FEFF 		bl	Error_Handler
 864              	.LVL45:
 865              	.L37:
ARM GAS  /tmp/ccQpWsdY.s 			page 31


 866              		.align	2
 867              	.L36:
 868 0038 00000000 		.word	.LANCHOR3
 869 003c 00300140 		.word	1073819648
 870              		.cfi_endproc
 871              	.LFE137:
 873              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 874              		.align	1
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	MX_USART1_UART_Init:
 880              	.LFB138:
 390:Core/Src/main.c **** 
 881              		.loc 1 390 1 view -0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885 0000 08B5     		push	{r3, lr}
 886              	.LCFI14:
 887              		.cfi_def_cfa_offset 8
 888              		.cfi_offset 3, -8
 889              		.cfi_offset 14, -4
 399:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 890              		.loc 1 399 3 view .LVU230
 399:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 891              		.loc 1 399 19 is_stmt 0 view .LVU231
 892 0002 0A48     		ldr	r0, .L42
 893 0004 0A4B     		ldr	r3, .L42+4
 894 0006 0360     		str	r3, [r0]
 400:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 895              		.loc 1 400 3 is_stmt 1 view .LVU232
 400:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 896              		.loc 1 400 24 is_stmt 0 view .LVU233
 897 0008 4FF4E133 		mov	r3, #115200
 898 000c 4360     		str	r3, [r0, #4]
 401:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 899              		.loc 1 401 3 is_stmt 1 view .LVU234
 401:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 900              		.loc 1 401 26 is_stmt 0 view .LVU235
 901 000e 0023     		movs	r3, #0
 902 0010 8360     		str	r3, [r0, #8]
 402:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 903              		.loc 1 402 3 is_stmt 1 view .LVU236
 402:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 904              		.loc 1 402 24 is_stmt 0 view .LVU237
 905 0012 C360     		str	r3, [r0, #12]
 403:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 906              		.loc 1 403 3 is_stmt 1 view .LVU238
 403:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 907              		.loc 1 403 22 is_stmt 0 view .LVU239
 908 0014 0361     		str	r3, [r0, #16]
 404:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 909              		.loc 1 404 3 is_stmt 1 view .LVU240
 404:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 910              		.loc 1 404 20 is_stmt 0 view .LVU241
 911 0016 0C22     		movs	r2, #12
ARM GAS  /tmp/ccQpWsdY.s 			page 32


 912 0018 4261     		str	r2, [r0, #20]
 405:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 913              		.loc 1 405 3 is_stmt 1 view .LVU242
 405:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 914              		.loc 1 405 25 is_stmt 0 view .LVU243
 915 001a 8361     		str	r3, [r0, #24]
 406:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 916              		.loc 1 406 3 is_stmt 1 view .LVU244
 406:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 917              		.loc 1 406 28 is_stmt 0 view .LVU245
 918 001c C361     		str	r3, [r0, #28]
 407:Core/Src/main.c ****   {
 919              		.loc 1 407 3 is_stmt 1 view .LVU246
 407:Core/Src/main.c ****   {
 920              		.loc 1 407 7 is_stmt 0 view .LVU247
 921 001e FFF7FEFF 		bl	HAL_UART_Init
 922              	.LVL46:
 407:Core/Src/main.c ****   {
 923              		.loc 1 407 6 view .LVU248
 924 0022 00B9     		cbnz	r0, .L41
 414:Core/Src/main.c **** 
 925              		.loc 1 414 1 view .LVU249
 926 0024 08BD     		pop	{r3, pc}
 927              	.L41:
 409:Core/Src/main.c ****   }
 928              		.loc 1 409 5 is_stmt 1 view .LVU250
 929 0026 FFF7FEFF 		bl	Error_Handler
 930              	.LVL47:
 931              	.L43:
 932 002a 00BF     		.align	2
 933              	.L42:
 934 002c 00000000 		.word	.LANCHOR0
 935 0030 00100140 		.word	1073811456
 936              		.cfi_endproc
 937              	.LFE138:
 939              		.section	.text.MX_I2C3_Init,"ax",%progbits
 940              		.align	1
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 945              	MX_I2C3_Init:
 946              	.LFB135:
 258:Core/Src/main.c **** 
 947              		.loc 1 258 1 view -0
 948              		.cfi_startproc
 949              		@ args = 0, pretend = 0, frame = 0
 950              		@ frame_needed = 0, uses_anonymous_args = 0
 951 0000 08B5     		push	{r3, lr}
 952              	.LCFI15:
 953              		.cfi_def_cfa_offset 8
 954              		.cfi_offset 3, -8
 955              		.cfi_offset 14, -4
 267:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 956              		.loc 1 267 3 view .LVU252
 267:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 957              		.loc 1 267 18 is_stmt 0 view .LVU253
 958 0002 0A48     		ldr	r0, .L48
ARM GAS  /tmp/ccQpWsdY.s 			page 33


 959 0004 0A4B     		ldr	r3, .L48+4
 960 0006 0360     		str	r3, [r0]
 268:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 961              		.loc 1 268 3 is_stmt 1 view .LVU254
 268:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 962              		.loc 1 268 25 is_stmt 0 view .LVU255
 963 0008 0A4B     		ldr	r3, .L48+8
 964 000a 4360     		str	r3, [r0, #4]
 269:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 965              		.loc 1 269 3 is_stmt 1 view .LVU256
 269:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 966              		.loc 1 269 24 is_stmt 0 view .LVU257
 967 000c 0023     		movs	r3, #0
 968 000e 8360     		str	r3, [r0, #8]
 270:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 969              		.loc 1 270 3 is_stmt 1 view .LVU258
 270:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 970              		.loc 1 270 26 is_stmt 0 view .LVU259
 971 0010 C360     		str	r3, [r0, #12]
 271:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 972              		.loc 1 271 3 is_stmt 1 view .LVU260
 271:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 973              		.loc 1 271 29 is_stmt 0 view .LVU261
 974 0012 4FF48042 		mov	r2, #16384
 975 0016 0261     		str	r2, [r0, #16]
 272:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 976              		.loc 1 272 3 is_stmt 1 view .LVU262
 272:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 977              		.loc 1 272 30 is_stmt 0 view .LVU263
 978 0018 4361     		str	r3, [r0, #20]
 273:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 979              		.loc 1 273 3 is_stmt 1 view .LVU264
 273:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 980              		.loc 1 273 26 is_stmt 0 view .LVU265
 981 001a 8361     		str	r3, [r0, #24]
 274:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 982              		.loc 1 274 3 is_stmt 1 view .LVU266
 274:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 983              		.loc 1 274 30 is_stmt 0 view .LVU267
 984 001c C361     		str	r3, [r0, #28]
 275:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 985              		.loc 1 275 3 is_stmt 1 view .LVU268
 275:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 986              		.loc 1 275 28 is_stmt 0 view .LVU269
 987 001e 0362     		str	r3, [r0, #32]
 276:Core/Src/main.c ****   {
 988              		.loc 1 276 3 is_stmt 1 view .LVU270
 276:Core/Src/main.c ****   {
 989              		.loc 1 276 7 is_stmt 0 view .LVU271
 990 0020 FFF7FEFF 		bl	HAL_I2C_Init
 991              	.LVL48:
 276:Core/Src/main.c ****   {
 992              		.loc 1 276 6 view .LVU272
 993 0024 00B9     		cbnz	r0, .L47
 283:Core/Src/main.c **** 
 994              		.loc 1 283 1 view .LVU273
 995 0026 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccQpWsdY.s 			page 34


 996              	.L47:
 278:Core/Src/main.c ****   }
 997              		.loc 1 278 5 is_stmt 1 view .LVU274
 998 0028 FFF7FEFF 		bl	Error_Handler
 999              	.LVL49:
 1000              	.L49:
 1001              		.align	2
 1002              	.L48:
 1003 002c 00000000 		.word	.LANCHOR1
 1004 0030 005C0040 		.word	1073765376
 1005 0034 801A0600 		.word	400000
 1006              		.cfi_endproc
 1007              	.LFE135:
 1009              		.section	.text.MX_CRC_Init,"ax",%progbits
 1010              		.align	1
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1015              	MX_CRC_Init:
 1016              	.LFB134:
 233:Core/Src/main.c **** 
 1017              		.loc 1 233 1 view -0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 0
 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021 0000 08B5     		push	{r3, lr}
 1022              	.LCFI16:
 1023              		.cfi_def_cfa_offset 8
 1024              		.cfi_offset 3, -8
 1025              		.cfi_offset 14, -4
 242:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1026              		.loc 1 242 3 view .LVU276
 242:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1027              		.loc 1 242 17 is_stmt 0 view .LVU277
 1028 0002 0448     		ldr	r0, .L54
 1029 0004 044B     		ldr	r3, .L54+4
 1030 0006 0360     		str	r3, [r0]
 243:Core/Src/main.c ****   {
 1031              		.loc 1 243 3 is_stmt 1 view .LVU278
 243:Core/Src/main.c ****   {
 1032              		.loc 1 243 7 is_stmt 0 view .LVU279
 1033 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1034              	.LVL50:
 243:Core/Src/main.c ****   {
 1035              		.loc 1 243 6 view .LVU280
 1036 000c 00B9     		cbnz	r0, .L53
 250:Core/Src/main.c **** 
 1037              		.loc 1 250 1 view .LVU281
 1038 000e 08BD     		pop	{r3, pc}
 1039              	.L53:
 245:Core/Src/main.c ****   }
 1040              		.loc 1 245 5 is_stmt 1 view .LVU282
 1041 0010 FFF7FEFF 		bl	Error_Handler
 1042              	.LVL51:
 1043              	.L55:
 1044              		.align	2
 1045              	.L54:
ARM GAS  /tmp/ccQpWsdY.s 			page 35


 1046 0014 00000000 		.word	.LANCHOR4
 1047 0018 00300240 		.word	1073885184
 1048              		.cfi_endproc
 1049              	.LFE134:
 1051              		.section	.text.MX_RTC_Init,"ax",%progbits
 1052              		.align	1
 1053              		.syntax unified
 1054              		.thumb
 1055              		.thumb_func
 1057              	MX_RTC_Init:
 1058              	.LFB136:
 291:Core/Src/main.c **** 
 1059              		.loc 1 291 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 24
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063 0000 00B5     		push	{lr}
 1064              	.LCFI17:
 1065              		.cfi_def_cfa_offset 4
 1066              		.cfi_offset 14, -4
 1067 0002 87B0     		sub	sp, sp, #28
 1068              	.LCFI18:
 1069              		.cfi_def_cfa_offset 32
 297:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1070              		.loc 1 297 3 view .LVU284
 297:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1071              		.loc 1 297 19 is_stmt 0 view .LVU285
 1072 0004 0023     		movs	r3, #0
 1073 0006 0193     		str	r3, [sp, #4]
 1074 0008 0293     		str	r3, [sp, #8]
 1075 000a 0393     		str	r3, [sp, #12]
 1076 000c 0493     		str	r3, [sp, #16]
 1077 000e 0593     		str	r3, [sp, #20]
 298:Core/Src/main.c **** 
 1078              		.loc 1 298 3 is_stmt 1 view .LVU286
 298:Core/Src/main.c **** 
 1079              		.loc 1 298 19 is_stmt 0 view .LVU287
 1080 0010 0093     		str	r3, [sp]
 306:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1081              		.loc 1 306 3 is_stmt 1 view .LVU288
 306:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1082              		.loc 1 306 17 is_stmt 0 view .LVU289
 1083 0012 1A48     		ldr	r0, .L64
 1084 0014 1A4A     		ldr	r2, .L64+4
 1085 0016 0260     		str	r2, [r0]
 307:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1086              		.loc 1 307 3 is_stmt 1 view .LVU290
 307:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1087              		.loc 1 307 24 is_stmt 0 view .LVU291
 1088 0018 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1089              		.loc 1 308 3 is_stmt 1 view .LVU292
 308:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1090              		.loc 1 308 26 is_stmt 0 view .LVU293
 1091 001a 7F22     		movs	r2, #127
 1092 001c 8260     		str	r2, [r0, #8]
 309:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
ARM GAS  /tmp/ccQpWsdY.s 			page 36


 1093              		.loc 1 309 3 is_stmt 1 view .LVU294
 309:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1094              		.loc 1 309 25 is_stmt 0 view .LVU295
 1095 001e FF22     		movs	r2, #255
 1096 0020 C260     		str	r2, [r0, #12]
 310:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1097              		.loc 1 310 3 is_stmt 1 view .LVU296
 310:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1098              		.loc 1 310 20 is_stmt 0 view .LVU297
 1099 0022 0361     		str	r3, [r0, #16]
 311:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1100              		.loc 1 311 3 is_stmt 1 view .LVU298
 311:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1101              		.loc 1 311 28 is_stmt 0 view .LVU299
 1102 0024 4361     		str	r3, [r0, #20]
 312:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1103              		.loc 1 312 3 is_stmt 1 view .LVU300
 312:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1104              		.loc 1 312 24 is_stmt 0 view .LVU301
 1105 0026 8361     		str	r3, [r0, #24]
 313:Core/Src/main.c ****   {
 1106              		.loc 1 313 3 is_stmt 1 view .LVU302
 313:Core/Src/main.c ****   {
 1107              		.loc 1 313 7 is_stmt 0 view .LVU303
 1108 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1109              	.LVL52:
 313:Core/Src/main.c ****   {
 1110              		.loc 1 313 6 view .LVU304
 1111 002c 00BB     		cbnz	r0, .L61
 324:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1112              		.loc 1 324 3 is_stmt 1 view .LVU305
 324:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1113              		.loc 1 324 15 is_stmt 0 view .LVU306
 1114 002e 0023     		movs	r3, #0
 1115 0030 8DF80430 		strb	r3, [sp, #4]
 325:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1116              		.loc 1 325 3 is_stmt 1 view .LVU307
 325:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1117              		.loc 1 325 17 is_stmt 0 view .LVU308
 1118 0034 8DF80530 		strb	r3, [sp, #5]
 326:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1119              		.loc 1 326 3 is_stmt 1 view .LVU309
 326:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1120              		.loc 1 326 17 is_stmt 0 view .LVU310
 1121 0038 8DF80630 		strb	r3, [sp, #6]
 327:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1122              		.loc 1 327 3 is_stmt 1 view .LVU311
 327:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1123              		.loc 1 327 24 is_stmt 0 view .LVU312
 1124 003c 0493     		str	r3, [sp, #16]
 328:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1125              		.loc 1 328 3 is_stmt 1 view .LVU313
 328:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1126              		.loc 1 328 24 is_stmt 0 view .LVU314
 1127 003e 0593     		str	r3, [sp, #20]
 329:Core/Src/main.c ****   {
 1128              		.loc 1 329 3 is_stmt 1 view .LVU315
ARM GAS  /tmp/ccQpWsdY.s 			page 37


 329:Core/Src/main.c ****   {
 1129              		.loc 1 329 7 is_stmt 0 view .LVU316
 1130 0040 0122     		movs	r2, #1
 1131 0042 01A9     		add	r1, sp, #4
 1132 0044 0D48     		ldr	r0, .L64
 1133 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1134              	.LVL53:
 329:Core/Src/main.c ****   {
 1135              		.loc 1 329 6 view .LVU317
 1136 004a 98B9     		cbnz	r0, .L62
 333:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1137              		.loc 1 333 3 is_stmt 1 view .LVU318
 333:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1138              		.loc 1 333 17 is_stmt 0 view .LVU319
 1139 004c 0122     		movs	r2, #1
 1140 004e 8DF80020 		strb	r2, [sp]
 334:Core/Src/main.c ****   sDate.Date = 0x1;
 1141              		.loc 1 334 3 is_stmt 1 view .LVU320
 334:Core/Src/main.c ****   sDate.Date = 0x1;
 1142              		.loc 1 334 15 is_stmt 0 view .LVU321
 1143 0052 8DF80120 		strb	r2, [sp, #1]
 335:Core/Src/main.c ****   sDate.Year = 0x0;
 1144              		.loc 1 335 3 is_stmt 1 view .LVU322
 335:Core/Src/main.c ****   sDate.Year = 0x0;
 1145              		.loc 1 335 14 is_stmt 0 view .LVU323
 1146 0056 8DF80220 		strb	r2, [sp, #2]
 336:Core/Src/main.c **** 
 1147              		.loc 1 336 3 is_stmt 1 view .LVU324
 336:Core/Src/main.c **** 
 1148              		.loc 1 336 14 is_stmt 0 view .LVU325
 1149 005a 0023     		movs	r3, #0
 1150 005c 8DF80330 		strb	r3, [sp, #3]
 338:Core/Src/main.c ****   {
 1151              		.loc 1 338 3 is_stmt 1 view .LVU326
 338:Core/Src/main.c ****   {
 1152              		.loc 1 338 7 is_stmt 0 view .LVU327
 1153 0060 6946     		mov	r1, sp
 1154 0062 0648     		ldr	r0, .L64
 1155 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1156              	.LVL54:
 338:Core/Src/main.c ****   {
 1157              		.loc 1 338 6 view .LVU328
 1158 0068 30B9     		cbnz	r0, .L63
 345:Core/Src/main.c **** 
 1159              		.loc 1 345 1 view .LVU329
 1160 006a 07B0     		add	sp, sp, #28
 1161              	.LCFI19:
 1162              		.cfi_remember_state
 1163              		.cfi_def_cfa_offset 4
 1164              		@ sp needed
 1165 006c 5DF804FB 		ldr	pc, [sp], #4
 1166              	.L61:
 1167              	.LCFI20:
 1168              		.cfi_restore_state
 315:Core/Src/main.c ****   }
 1169              		.loc 1 315 5 is_stmt 1 view .LVU330
 1170 0070 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccQpWsdY.s 			page 38


 1171              	.LVL55:
 1172              	.L62:
 331:Core/Src/main.c ****   }
 1173              		.loc 1 331 5 view .LVU331
 1174 0074 FFF7FEFF 		bl	Error_Handler
 1175              	.LVL56:
 1176              	.L63:
 340:Core/Src/main.c ****   }
 1177              		.loc 1 340 5 view .LVU332
 1178 0078 FFF7FEFF 		bl	Error_Handler
 1179              	.LVL57:
 1180              	.L65:
 1181              		.align	2
 1182              	.L64:
 1183 007c 00000000 		.word	.LANCHOR5
 1184 0080 00280040 		.word	1073752064
 1185              		.cfi_endproc
 1186              	.LFE136:
 1188              		.section	.text.SystemClock_Config,"ax",%progbits
 1189              		.align	1
 1190              		.global	SystemClock_Config
 1191              		.syntax unified
 1192              		.thumb
 1193              		.thumb_func
 1195              	SystemClock_Config:
 1196              	.LFB133:
 187:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1197              		.loc 1 187 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 80
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201 0000 00B5     		push	{lr}
 1202              	.LCFI21:
 1203              		.cfi_def_cfa_offset 4
 1204              		.cfi_offset 14, -4
 1205 0002 95B0     		sub	sp, sp, #84
 1206              	.LCFI22:
 1207              		.cfi_def_cfa_offset 88
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1208              		.loc 1 188 3 view .LVU334
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1209              		.loc 1 188 22 is_stmt 0 view .LVU335
 1210 0004 3022     		movs	r2, #48
 1211 0006 0021     		movs	r1, #0
 1212 0008 08A8     		add	r0, sp, #32
 1213 000a FFF7FEFF 		bl	memset
 1214              	.LVL58:
 189:Core/Src/main.c **** 
 1215              		.loc 1 189 3 is_stmt 1 view .LVU336
 189:Core/Src/main.c **** 
 1216              		.loc 1 189 22 is_stmt 0 view .LVU337
 1217 000e 0023     		movs	r3, #0
 1218 0010 0393     		str	r3, [sp, #12]
 1219 0012 0493     		str	r3, [sp, #16]
 1220 0014 0593     		str	r3, [sp, #20]
 1221 0016 0693     		str	r3, [sp, #24]
 1222 0018 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccQpWsdY.s 			page 39


 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1223              		.loc 1 193 3 is_stmt 1 view .LVU338
 1224              	.LBB16:
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1225              		.loc 1 193 3 view .LVU339
 1226 001a 0193     		str	r3, [sp, #4]
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1227              		.loc 1 193 3 view .LVU340
 1228 001c 214A     		ldr	r2, .L72
 1229 001e 116C     		ldr	r1, [r2, #64]
 1230 0020 41F08051 		orr	r1, r1, #268435456
 1231 0024 1164     		str	r1, [r2, #64]
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1232              		.loc 1 193 3 view .LVU341
 1233 0026 126C     		ldr	r2, [r2, #64]
 1234 0028 02F08052 		and	r2, r2, #268435456
 1235 002c 0192     		str	r2, [sp, #4]
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1236              		.loc 1 193 3 view .LVU342
 1237 002e 019A     		ldr	r2, [sp, #4]
 1238              	.LBE16:
 193:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1239              		.loc 1 193 3 view .LVU343
 194:Core/Src/main.c **** 
 1240              		.loc 1 194 3 view .LVU344
 1241              	.LBB17:
 194:Core/Src/main.c **** 
 1242              		.loc 1 194 3 view .LVU345
 1243 0030 0293     		str	r3, [sp, #8]
 194:Core/Src/main.c **** 
 1244              		.loc 1 194 3 view .LVU346
 1245 0032 1D4A     		ldr	r2, .L72+4
 1246 0034 1368     		ldr	r3, [r2]
 1247 0036 23F44043 		bic	r3, r3, #49152
 1248 003a 43F40043 		orr	r3, r3, #32768
 1249 003e 1360     		str	r3, [r2]
 194:Core/Src/main.c **** 
 1250              		.loc 1 194 3 view .LVU347
 1251 0040 1368     		ldr	r3, [r2]
 1252 0042 03F44043 		and	r3, r3, #49152
 1253 0046 0293     		str	r3, [sp, #8]
 194:Core/Src/main.c **** 
 1254              		.loc 1 194 3 view .LVU348
 1255 0048 029B     		ldr	r3, [sp, #8]
 1256              	.LBE17:
 194:Core/Src/main.c **** 
 1257              		.loc 1 194 3 view .LVU349
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1258              		.loc 1 199 3 view .LVU350
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1259              		.loc 1 199 36 is_stmt 0 view .LVU351
 1260 004a 0923     		movs	r3, #9
 1261 004c 0893     		str	r3, [sp, #32]
 200:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1262              		.loc 1 200 3 is_stmt 1 view .LVU352
 200:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1263              		.loc 1 200 30 is_stmt 0 view .LVU353
ARM GAS  /tmp/ccQpWsdY.s 			page 40


 1264 004e 4FF48033 		mov	r3, #65536
 1265 0052 0993     		str	r3, [sp, #36]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1266              		.loc 1 201 3 is_stmt 1 view .LVU354
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1267              		.loc 1 201 30 is_stmt 0 view .LVU355
 1268 0054 0123     		movs	r3, #1
 1269 0056 0D93     		str	r3, [sp, #52]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1270              		.loc 1 202 3 is_stmt 1 view .LVU356
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1271              		.loc 1 202 34 is_stmt 0 view .LVU357
 1272 0058 0223     		movs	r3, #2
 1273 005a 0E93     		str	r3, [sp, #56]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1274              		.loc 1 203 3 is_stmt 1 view .LVU358
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1275              		.loc 1 203 35 is_stmt 0 view .LVU359
 1276 005c 4FF48002 		mov	r2, #4194304
 1277 0060 0F92     		str	r2, [sp, #60]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1278              		.loc 1 204 3 is_stmt 1 view .LVU360
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1279              		.loc 1 204 30 is_stmt 0 view .LVU361
 1280 0062 0822     		movs	r2, #8
 1281 0064 1092     		str	r2, [sp, #64]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1282              		.loc 1 205 3 is_stmt 1 view .LVU362
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1283              		.loc 1 205 30 is_stmt 0 view .LVU363
 1284 0066 5422     		movs	r2, #84
 1285 0068 1192     		str	r2, [sp, #68]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1286              		.loc 1 206 3 is_stmt 1 view .LVU364
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1287              		.loc 1 206 30 is_stmt 0 view .LVU365
 1288 006a 1293     		str	r3, [sp, #72]
 207:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1289              		.loc 1 207 3 is_stmt 1 view .LVU366
 207:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1290              		.loc 1 207 30 is_stmt 0 view .LVU367
 1291 006c 0423     		movs	r3, #4
 1292 006e 1393     		str	r3, [sp, #76]
 208:Core/Src/main.c ****   {
 1293              		.loc 1 208 3 is_stmt 1 view .LVU368
 208:Core/Src/main.c ****   {
 1294              		.loc 1 208 7 is_stmt 0 view .LVU369
 1295 0070 08A8     		add	r0, sp, #32
 1296 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1297              	.LVL59:
 208:Core/Src/main.c ****   {
 1298              		.loc 1 208 6 view .LVU370
 1299 0076 80B9     		cbnz	r0, .L70
 215:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1300              		.loc 1 215 3 is_stmt 1 view .LVU371
 215:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1301              		.loc 1 215 31 is_stmt 0 view .LVU372
ARM GAS  /tmp/ccQpWsdY.s 			page 41


 1302 0078 0F23     		movs	r3, #15
 1303 007a 0393     		str	r3, [sp, #12]
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1304              		.loc 1 216 3 is_stmt 1 view .LVU373
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1305              		.loc 1 216 34 is_stmt 0 view .LVU374
 1306 007c 0221     		movs	r1, #2
 1307 007e 0491     		str	r1, [sp, #16]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1308              		.loc 1 217 3 is_stmt 1 view .LVU375
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1309              		.loc 1 217 35 is_stmt 0 view .LVU376
 1310 0080 0023     		movs	r3, #0
 1311 0082 0593     		str	r3, [sp, #20]
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1312              		.loc 1 218 3 is_stmt 1 view .LVU377
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1313              		.loc 1 218 36 is_stmt 0 view .LVU378
 1314 0084 4FF48052 		mov	r2, #4096
 1315 0088 0692     		str	r2, [sp, #24]
 219:Core/Src/main.c **** 
 1316              		.loc 1 219 3 is_stmt 1 view .LVU379
 219:Core/Src/main.c **** 
 1317              		.loc 1 219 36 is_stmt 0 view .LVU380
 1318 008a 0793     		str	r3, [sp, #28]
 221:Core/Src/main.c ****   {
 1319              		.loc 1 221 3 is_stmt 1 view .LVU381
 221:Core/Src/main.c ****   {
 1320              		.loc 1 221 7 is_stmt 0 view .LVU382
 1321 008c 03A8     		add	r0, sp, #12
 1322 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1323              	.LVL60:
 221:Core/Src/main.c ****   {
 1324              		.loc 1 221 6 view .LVU383
 1325 0092 20B9     		cbnz	r0, .L71
 225:Core/Src/main.c **** 
 1326              		.loc 1 225 1 view .LVU384
 1327 0094 15B0     		add	sp, sp, #84
 1328              	.LCFI23:
 1329              		.cfi_remember_state
 1330              		.cfi_def_cfa_offset 4
 1331              		@ sp needed
 1332 0096 5DF804FB 		ldr	pc, [sp], #4
 1333              	.L70:
 1334              	.LCFI24:
 1335              		.cfi_restore_state
 210:Core/Src/main.c ****   }
 1336              		.loc 1 210 5 is_stmt 1 view .LVU385
 1337 009a FFF7FEFF 		bl	Error_Handler
 1338              	.LVL61:
 1339              	.L71:
 223:Core/Src/main.c ****   }
 1340              		.loc 1 223 5 view .LVU386
 1341 009e FFF7FEFF 		bl	Error_Handler
 1342              	.LVL62:
 1343              	.L73:
 1344 00a2 00BF     		.align	2
ARM GAS  /tmp/ccQpWsdY.s 			page 42


 1345              	.L72:
 1346 00a4 00380240 		.word	1073887232
 1347 00a8 00700040 		.word	1073770496
 1348              		.cfi_endproc
 1349              	.LFE133:
 1351              		.section	.text.main,"ax",%progbits
 1352              		.align	1
 1353              		.global	main
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1358              	main:
 1359              	.LFB132:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1360              		.loc 1 131 1 view -0
 1361              		.cfi_startproc
 1362              		@ Volatile: function does not return.
 1363              		@ args = 0, pretend = 0, frame = 0
 1364              		@ frame_needed = 0, uses_anonymous_args = 0
 1365 0000 08B5     		push	{r3, lr}
 1366              	.LCFI25:
 1367              		.cfi_def_cfa_offset 8
 1368              		.cfi_offset 3, -8
 1369              		.cfi_offset 14, -4
 139:Core/Src/main.c **** 
 1370              		.loc 1 139 3 view .LVU388
 1371 0002 FFF7FEFF 		bl	HAL_Init
 1372              	.LVL63:
 146:Core/Src/main.c **** 
 1373              		.loc 1 146 3 view .LVU389
 1374 0006 FFF7FEFF 		bl	SystemClock_Config
 1375              	.LVL64:
 153:Core/Src/main.c ****   MX_DMA_Init();
 1376              		.loc 1 153 3 view .LVU390
 1377 000a FFF7FEFF 		bl	MX_GPIO_Init
 1378              	.LVL65:
 154:Core/Src/main.c ****   MX_USART2_UART_Init();
 1379              		.loc 1 154 3 view .LVU391
 1380 000e FFF7FEFF 		bl	MX_DMA_Init
 1381              	.LVL66:
 155:Core/Src/main.c ****   MX_SPI1_Init();
 1382              		.loc 1 155 3 view .LVU392
 1383 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 1384              	.LVL67:
 156:Core/Src/main.c ****   MX_USART1_UART_Init();
 1385              		.loc 1 156 3 view .LVU393
 1386 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1387              	.LVL68:
 157:Core/Src/main.c ****   MX_I2C3_Init();
 1388              		.loc 1 157 3 view .LVU394
 1389 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 1390              	.LVL69:
 158:Core/Src/main.c ****   MX_CRC_Init();
 1391              		.loc 1 158 3 view .LVU395
 1392 001e FFF7FEFF 		bl	MX_I2C3_Init
 1393              	.LVL70:
 159:Core/Src/main.c ****   MX_RTC_Init();
ARM GAS  /tmp/ccQpWsdY.s 			page 43


 1394              		.loc 1 159 3 view .LVU396
 1395 0022 FFF7FEFF 		bl	MX_CRC_Init
 1396              	.LVL71:
 160:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1397              		.loc 1 160 3 view .LVU397
 1398 0026 FFF7FEFF 		bl	MX_RTC_Init
 1399              	.LVL72:
 163:Core/Src/main.c ****   print_bmp280_id();
 1400              		.loc 1 163 3 view .LVU398
 1401 002a FFF7FEFF 		bl	i2c_scan
 1402              	.LVL73:
 164:Core/Src/main.c **** 
 1403              		.loc 1 164 3 view .LVU399
 1404 002e FFF7FEFF 		bl	print_bmp280_id
 1405              	.LVL74:
 1406              	.L75:
 170:Core/Src/main.c ****   {
 1407              		.loc 1 170 3 discriminator 1 view .LVU400
 173:Core/Src/main.c ****     HAL_Delay(500);
 1408              		.loc 1 173 5 discriminator 1 view .LVU401
 1409 0032 0121     		movs	r1, #1
 1410 0034 0348     		ldr	r0, .L77
 1411 0036 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1412              	.LVL75:
 174:Core/Src/main.c ****     /* USER CODE END WHILE */
 1413              		.loc 1 174 5 discriminator 1 view .LVU402
 1414 003a 4FF4FA70 		mov	r0, #500
 1415 003e FFF7FEFF 		bl	HAL_Delay
 1416              	.LVL76:
 170:Core/Src/main.c ****   {
 1417              		.loc 1 170 9 discriminator 1 view .LVU403
 1418 0042 F6E7     		b	.L75
 1419              	.L78:
 1420              		.align	2
 1421              	.L77:
 1422 0044 00040240 		.word	1073873920
 1423              		.cfi_endproc
 1424              	.LFE132:
 1426              		.global	hdma_usart2_tx
 1427              		.global	hdma_usart2_rx
 1428              		.global	hdma_usart1_tx
 1429              		.global	huart2
 1430              		.global	huart1
 1431              		.global	hdma_spi1_tx
 1432              		.global	hdma_spi1_rx
 1433              		.global	hspi1
 1434              		.global	hrtc
 1435              		.global	hdma_i2c3_tx
 1436              		.global	hdma_i2c3_rx
 1437              		.global	hi2c3
 1438              		.global	hcrc
 1439              		.section	.bss.hcrc,"aw",%nobits
 1440              		.align	2
 1441              		.set	.LANCHOR4,. + 0
 1444              	hcrc:
 1445 0000 00000000 		.space	8
 1445      00000000 
ARM GAS  /tmp/ccQpWsdY.s 			page 44


 1446              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1447              		.align	2
 1450              	hdma_i2c3_rx:
 1451 0000 00000000 		.space	96
 1451      00000000 
 1451      00000000 
 1451      00000000 
 1451      00000000 
 1452              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1453              		.align	2
 1456              	hdma_i2c3_tx:
 1457 0000 00000000 		.space	96
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1458              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1459              		.align	2
 1462              	hdma_spi1_rx:
 1463 0000 00000000 		.space	96
 1463      00000000 
 1463      00000000 
 1463      00000000 
 1463      00000000 
 1464              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1465              		.align	2
 1468              	hdma_spi1_tx:
 1469 0000 00000000 		.space	96
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1469      00000000 
 1470              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1471              		.align	2
 1474              	hdma_usart1_tx:
 1475 0000 00000000 		.space	96
 1475      00000000 
 1475      00000000 
 1475      00000000 
 1475      00000000 
 1476              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1477              		.align	2
 1480              	hdma_usart2_rx:
 1481 0000 00000000 		.space	96
 1481      00000000 
 1481      00000000 
 1481      00000000 
 1481      00000000 
 1482              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1483              		.align	2
 1486              	hdma_usart2_tx:
 1487 0000 00000000 		.space	96
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1488              		.section	.bss.hi2c3,"aw",%nobits
ARM GAS  /tmp/ccQpWsdY.s 			page 45


 1489              		.align	2
 1490              		.set	.LANCHOR1,. + 0
 1493              	hi2c3:
 1494 0000 00000000 		.space	84
 1494      00000000 
 1494      00000000 
 1494      00000000 
 1494      00000000 
 1495              		.section	.bss.hrtc,"aw",%nobits
 1496              		.align	2
 1497              		.set	.LANCHOR5,. + 0
 1500              	hrtc:
 1501 0000 00000000 		.space	32
 1501      00000000 
 1501      00000000 
 1501      00000000 
 1501      00000000 
 1502              		.section	.bss.hspi1,"aw",%nobits
 1503              		.align	2
 1504              		.set	.LANCHOR3,. + 0
 1507              	hspi1:
 1508 0000 00000000 		.space	88
 1508      00000000 
 1508      00000000 
 1508      00000000 
 1508      00000000 
 1509              		.section	.bss.huart1,"aw",%nobits
 1510              		.align	2
 1511              		.set	.LANCHOR0,. + 0
 1514              	huart1:
 1515 0000 00000000 		.space	68
 1515      00000000 
 1515      00000000 
 1515      00000000 
 1515      00000000 
 1516              		.section	.bss.huart2,"aw",%nobits
 1517              		.align	2
 1518              		.set	.LANCHOR2,. + 0
 1521              	huart2:
 1522 0000 00000000 		.space	68
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1523              		.text
 1524              	.Letext0:
 1525              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1526              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1527              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1528              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1529              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1530              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1531              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1532              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1533              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1534              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1535              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
ARM GAS  /tmp/ccQpWsdY.s 			page 46


 1536              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1537              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1538              		.file 16 "<built-in>"
 1539              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1540              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccQpWsdY.s 			page 47


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccQpWsdY.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccQpWsdY.s:289    .text.MX_GPIO_Init:0000000000000134 $d
     /tmp/ccQpWsdY.s:298    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:303    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccQpWsdY.s:430    .text.MX_DMA_Init:00000000000000a4 $d
     /tmp/ccQpWsdY.s:435    .rodata.i2c_scan.str1.4:0000000000000000 $d
     /tmp/ccQpWsdY.s:448    .text.i2c_scan:0000000000000000 $t
     /tmp/ccQpWsdY.s:454    .text.i2c_scan:0000000000000000 i2c_scan
     /tmp/ccQpWsdY.s:614    .text.i2c_scan:00000000000000c0 $d
     /tmp/ccQpWsdY.s:625    .rodata.print_bmp280_id.str1.4:0000000000000000 $d
     /tmp/ccQpWsdY.s:629    .text.print_bmp280_id:0000000000000000 $t
     /tmp/ccQpWsdY.s:635    .text.print_bmp280_id:0000000000000000 print_bmp280_id
     /tmp/ccQpWsdY.s:684    .text.print_bmp280_id:0000000000000038 $d
     /tmp/ccQpWsdY.s:690    .text.Error_Handler:0000000000000000 $t
     /tmp/ccQpWsdY.s:696    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccQpWsdY.s:728    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:733    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccQpWsdY.s:788    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccQpWsdY.s:794    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:799    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccQpWsdY.s:868    .text.MX_SPI1_Init:0000000000000038 $d
     /tmp/ccQpWsdY.s:874    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:879    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccQpWsdY.s:934    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccQpWsdY.s:940    .text.MX_I2C3_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:945    .text.MX_I2C3_Init:0000000000000000 MX_I2C3_Init
     /tmp/ccQpWsdY.s:1003   .text.MX_I2C3_Init:000000000000002c $d
     /tmp/ccQpWsdY.s:1010   .text.MX_CRC_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:1015   .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/ccQpWsdY.s:1046   .text.MX_CRC_Init:0000000000000014 $d
     /tmp/ccQpWsdY.s:1052   .text.MX_RTC_Init:0000000000000000 $t
     /tmp/ccQpWsdY.s:1057   .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/ccQpWsdY.s:1183   .text.MX_RTC_Init:000000000000007c $d
     /tmp/ccQpWsdY.s:1189   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccQpWsdY.s:1195   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccQpWsdY.s:1346   .text.SystemClock_Config:00000000000000a4 $d
     /tmp/ccQpWsdY.s:1352   .text.main:0000000000000000 $t
     /tmp/ccQpWsdY.s:1358   .text.main:0000000000000000 main
     /tmp/ccQpWsdY.s:1422   .text.main:0000000000000044 $d
     /tmp/ccQpWsdY.s:1486   .bss.hdma_usart2_tx:0000000000000000 hdma_usart2_tx
     /tmp/ccQpWsdY.s:1480   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/ccQpWsdY.s:1474   .bss.hdma_usart1_tx:0000000000000000 hdma_usart1_tx
     /tmp/ccQpWsdY.s:1521   .bss.huart2:0000000000000000 huart2
     /tmp/ccQpWsdY.s:1514   .bss.huart1:0000000000000000 huart1
     /tmp/ccQpWsdY.s:1468   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccQpWsdY.s:1462   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/ccQpWsdY.s:1507   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccQpWsdY.s:1500   .bss.hrtc:0000000000000000 hrtc
     /tmp/ccQpWsdY.s:1456   .bss.hdma_i2c3_tx:0000000000000000 hdma_i2c3_tx
     /tmp/ccQpWsdY.s:1450   .bss.hdma_i2c3_rx:0000000000000000 hdma_i2c3_rx
     /tmp/ccQpWsdY.s:1493   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccQpWsdY.s:1444   .bss.hcrc:0000000000000000 hcrc
     /tmp/ccQpWsdY.s:1440   .bss.hcrc:0000000000000000 $d
     /tmp/ccQpWsdY.s:1447   .bss.hdma_i2c3_rx:0000000000000000 $d
ARM GAS  /tmp/ccQpWsdY.s 			page 48


     /tmp/ccQpWsdY.s:1453   .bss.hdma_i2c3_tx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1459   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1465   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1471   .bss.hdma_usart1_tx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1477   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1483   .bss.hdma_usart2_tx:0000000000000000 $d
     /tmp/ccQpWsdY.s:1489   .bss.hi2c3:0000000000000000 $d
     /tmp/ccQpWsdY.s:1496   .bss.hrtc:0000000000000000 $d
     /tmp/ccQpWsdY.s:1503   .bss.hspi1:0000000000000000 $d
     /tmp/ccQpWsdY.s:1510   .bss.huart1:0000000000000000 $d
     /tmp/ccQpWsdY.s:1517   .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
bmp280_getid
snprintf
HAL_UART_Init
HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
