Release 13.1 - xst O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/pcores/" "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/FPGA_Reconfiguration/Nexys3_BSB_Support_v_2_4/Nexys3_PLB_BSB_Support/lib/Digilent/pcores/" "/sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/sse/eda/xilinx-13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" Line 1860: <iobuf> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <Push_Buttons_4Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <Ethernet_Lite>.
    Set property "BOX_TYPE = user_black_box" for instance <Micron_RAM>.
    Set property "BOX_TYPE = user_black_box" for instance <Numonyx_PCM>.
    Set property "BOX_TYPE = user_black_box" for instance <Digilent_QuadSPI_Cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <Digilent_SevSeg_Disp>.
    Set property "BOX_TYPE = user_black_box" for instance <mem_bus_mux_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_timer_0>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_Lite_PHY_tx_clk_pin>.
    Set property "buffer_type = IBUF" for signal <fpga_0_Ethernet_Lite_PHY_rx_clk_pin>.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_WUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARUSER> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_IC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M_AXI_DC_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2124: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <MPLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2720: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_SSize> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_MBusy> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_BRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_RDATA> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_RRESP> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <Interrupt> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_addrAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_wait> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_wrComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rdComp> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_AWREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_WREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_BVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_ARREADY> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2879: Output port <S_AXI_CTRL_RVALID> of the instance <dlmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_SSize> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_MBusy> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_BRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_RDATA> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_RRESP> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <Interrupt> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_addrAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_wait> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_wrComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rdComp> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_AWREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_WREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_BVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_ARREADY> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 2963: Output port <S_AXI_CTRL_RVALID> of the instance <ilmb_cntlr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3114: Output port <GPIO_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3114: Output port <GPIO2_IO_O> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3114: Output port <GPIO2_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3114: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3167: Output port <GPIO_IO_O> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3167: Output port <GPIO_IO_T> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3167: Output port <GPIO2_IO_O> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3167: Output port <GPIO2_IO_T> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3167: Output port <IP2INTC_Irpt> of the instance <Push_Buttons_4Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH2_ReadData_Data> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH3_ReadData_Data> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_QWEN> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_CE> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH2_Access_Full> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH2_ReadData_Control> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH2_ReadData_Exists> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH3_Access_Full> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH3_ReadData_Control> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <MCH3_ReadData_Exists> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_RPN> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_ADV_LDN> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_LBON> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_CKEN> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3281: Output port <Mem_RNW> of the instance <Micron_RAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH0_ReadData_Data> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH1_ReadData_Data> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH2_ReadData_Data> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH3_ReadData_Data> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_QWEN> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_BEN> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_CE> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH0_Access_Full> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH0_ReadData_Control> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH0_ReadData_Exists> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH1_Access_Full> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH1_ReadData_Control> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH1_ReadData_Exists> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH2_Access_Full> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH2_ReadData_Control> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH2_ReadData_Exists> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH3_Access_Full> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH3_ReadData_Control> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <MCH3_ReadData_Exists> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_ADV_LDN> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_LBON> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_CKEN> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3375: Output port <Mem_RNW> of the instance <Numonyx_PCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT1> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3609: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_BRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_RDATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_RRESP> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_AWREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_WREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_BVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_ARREADY> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <S_AXI_RVALID> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3638: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <Interconnect_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3787: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3861: Output port <GenerateOut0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3861: Output port <GenerateOut1> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/afs/tu-chemnitz.de/home/urz/e/eriks/PRIVAT/HiWi_SSE/Masterarbeit/work/hdl/system.vhd" line 3861: Output port <PWM0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.04 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.06 

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/push_buttons_4bits_wrapper.ngc>.
Reading core <../implementation/ethernet_lite_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/leds_8bits_wrapper.ngc>.
Reading core <../implementation/micron_ram_wrapper.ngc>.
Reading core <../implementation/numonyx_pcm_wrapper.ngc>.
Reading core <../implementation/digilent_quadspi_cntlr_wrapper.ngc>.
Reading core <../implementation/digilent_sevseg_disp_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/mem_bus_mux_0_wrapper.ngc>.
Loading core <push_buttons_4bits_wrapper> for timing and area information for instance <Push_Buttons_4Bits>.
Loading core <ethernet_lite_wrapper> for timing and area information for instance <Ethernet_Lite>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <micron_ram_wrapper> for timing and area information for instance <Micron_RAM>.
Loading core <numonyx_pcm_wrapper> for timing and area information for instance <Numonyx_PCM>.
Loading core <digilent_quadspi_cntlr_wrapper> for timing and area information for instance <Digilent_QuadSPI_Cntlr>.
Loading core <digilent_sevseg_disp_wrapper> for timing and area information for instance <Digilent_SevSeg_Disp>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <mem_bus_mux_0_wrapper> for timing and area information for instance <mem_bus_mux_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 50.
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Micron_RAM> is equivalent to the following 2 FFs/Latches : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_2> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_2_1> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Numonyx_PCM> is equivalent to the following 2 FFs/Latches : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 4 FFs/Latches : <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_15> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_15_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_13> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_13_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_14> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_14_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Ethernet_Lite> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Ethernet_Lite> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/ex_valid> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/ex_valid_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 13 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Micron_RAM> is equivalent to the following 2 FFs/Latches : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_2> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_2_1> 
INFO:Xst:2260 - The FF/Latch <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1> in Unit <Micron_RAM> is equivalent to the following FF/Latch : <Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_1_1> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1> in Unit <Numonyx_PCM> is equivalent to the following 2 FFs/Latches : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_1> <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <Numonyx_PCM> is equivalent to the following FF/Latch : <Numonyx_PCM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s> in Unit <Digilent_QuadSPI_Cntlr> is equivalent to the following 4 FFs/Latches : <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3> <Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_15> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_15_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_13> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_13_1> 
INFO:Xst:2260 - The FF/Latch <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_14> in Unit <Digilent_SevSeg_Disp> is equivalent to the following FF/Latch : <Digilent_SevSeg_Disp/USER_LOGIC_I/CTRL_REG_14_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal mdm_0/mdm_0/update_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8155
#      GND                         : 23
#      INV                         : 130
#      LUT1                        : 137
#      LUT2                        : 580
#      LUT3                        : 1338
#      LUT4                        : 1160
#      LUT5                        : 893
#      LUT6                        : 1820
#      LUT6_2                      : 79
#      MULT_AND                    : 118
#      MUXCY                       : 678
#      MUXCY_L                     : 326
#      MUXF7                       : 141
#      MUXF8                       : 1
#      VCC                         : 18
#      XORCY                       : 713
# FlipFlops/Latches                : 5628
#      FD                          : 510
#      FD_1                        : 5
#      FDC                         : 95
#      FDC_1                       : 5
#      FDCE                        : 54
#      FDE                         : 423
#      FDE_1                       : 8
#      FDP                         : 23
#      FDPE                        : 10
#      FDR                         : 1897
#      FDRE                        : 2314
#      FDRE_1                      : 1
#      FDS                         : 170
#      FDSE                        : 113
# RAMS                             : 59
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM32M                      : 23
#      RAMB16BWER                  : 28
#      RAMB8BWER                   : 2
# Shift Registers                  : 346
#      SRL16                       : 3
#      SRL16E                      : 96
#      SRLC16E                     : 247
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 98
#      IBUF                        : 17
#      IOBUF                       : 18
#      OBUF                        : 63
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 6
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5553  out of  18224    30%  
 Number of Slice LUTs:                 6583  out of   9112    72%  
    Number used as Logic:              6137  out of   9112    67%  
    Number used as Memory:              446  out of   2176    20%  
       Number used as RAM:              100
       Number used as SRL:              346

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8932
   Number with an unused Flip Flop:    3379  out of   8932    37%  
   Number with an unused LUT:          2349  out of   8932    26%  
   Number of fully used LUT-FF pairs:  3204  out of   8932    35%  
   Number of unique control sets:       416

IO Utilization: 
 Number of IOs:                          98
 Number of bonded IOBs:                  98  out of    232    42%  
    IOB Flip Flops/Latches:              75

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of     32    90%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                 | Load  |
-----------------------------------+---------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin           | clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:CLKOUT0                        | 5701  |
fpga_0_Ethernet_Lite_PHY_tx_clk_pin| IBUF+BUFG                                                                             | 45    |
fpga_0_Ethernet_Lite_PHY_rx_clk_pin| IBUF+BUFG                                                                             | 40    |
mdm_0/mdm_0/drck_i                 | BUFG                                                                                  | 205   |
mdm_0/mdm_0/update                 | BUFG                                                                                  | 42    |
Ethernet_Lite/IP2INTC_Irpt         | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)| 1     |
xps_timer_0/Interrupt              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/INTR_DETECT_GEN<0>.EDGE_DETECT_GEN.intr_sync_0)| 1     |
RS232_Uart_1/Interrupt             | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/INTR_DETECT_GEN<2>.EDGE_DETECT_GEN.intr_sync_2)| 1     |
-----------------------------------+---------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.833ns (Maximum Frequency: 101.700MHz)
   Minimum input arrival time before clock: 7.508ns
   Maximum output required time after clock: 7.992ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 6.405ns (frequency: 156.136MHz)
  Total number of paths / destination ports: 660353 / 15442
-------------------------------------------------------------------------
Delay:               9.607ns (Levels of Logic = 22)
  Source:            Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Decode_I/EX_Use_Carry (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.7X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I to microblaze_0/microblaze_0/Performance.Decode_I/EX_Use_Carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.447   0.683  Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/RDBUF_DEPTH_NOT_ZERO_GEN.READDATA_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I (Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/srl16_fifo_empty)
     INV:I->O             87   0.206   2.020  Micron_RAM/MCH_PLB_IPIF_I/INCLUDE_MCH_ARBITER_GEN.MCH_LOGIC[1].CH_I/RD_BUF_I/MCH_ReadData_Exists1_INV_0 (MCH1_ReadData_Exists)
     end scope: 'Micron_RAM:MCH1_ReadData_Exists'
     begin scope: 'microblaze_0:DCACHE_FSL_IN_EXISTS'
     LUT3:I0->O           24   0.205   1.277  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I4->O            1   0.203   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.019   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      232   0.019   0.000  microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO      256   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<3>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<4>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<5>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO      387   0.019   2.079  microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT6:I5->O            5   0.205   0.715  microblaze_0/Performance.Decode_I/_n17261 (microblaze_0/Performance.Decode_I/_n1726)
     LUT3:I2->O            2   0.205   0.617  microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable181 (microblaze_0/Performance.Decode_I/Reset_OR_DriverANDClockEnable18)
     LUT6:I5->O            1   0.205   0.000  microblaze_0/Performance.Decode_I/EX_Use_Carry_rstpot (microblaze_0/Performance.Decode_I/EX_Use_Carry_rstpot)
     FD:D                      0.102          microblaze_0/Performance.Decode_I/EX_Use_Carry
    ----------------------------------------
    Total                      9.607ns (2.216ns logic, 7.391ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_Lite_PHY_tx_clk_pin'
  Clock period: 3.201ns (frequency: 312.354MHz)
  Total number of paths / destination ports: 152 / 85
-------------------------------------------------------------------------
Delay:               1.601ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      fpga_0_Ethernet_Lite_PHY_tx_clk_pin falling
  Destination Clock: fpga_0_Ethernet_Lite_PHY_tx_clk_pin rising

  Data Path: Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.849  Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.203   0.000  Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_Lite/phy_tx_data_i<3>)
     FDRE:D                    0.102          Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.601ns (0.752ns logic, 0.849ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_Ethernet_Lite_PHY_rx_clk_pin'
  Clock period: 2.658ns (frequency: 376.265MHz)
  Total number of paths / destination ports: 123 / 78
-------------------------------------------------------------------------
Delay:               1.329ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:       Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      fpga_0_Ethernet_Lite_PHY_rx_clk_pin rising
  Destination Clock: fpga_0_Ethernet_Lite_PHY_rx_clk_pin falling

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Ethernet_Lite/IOFFS_GEN2.RER_FF (Ethernet_Lite/phy_rx_er_reg)
     begin scope: 'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     begin scope: 'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/BU3:din(0)'
     RAM32M:DIA0               0.303          U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.329ns (0.750ns logic, 0.579ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 7.680ns (frequency: 130.203MHz)
  Total number of paths / destination ports: 300 / 248
-------------------------------------------------------------------------
Delay:               3.840ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.203   0.829  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.840ns (1.286ns logic, 2.554ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update'
  Clock period: 9.833ns (frequency: 101.700MHz)
  Total number of paths / destination ports: 334 / 52
-------------------------------------------------------------------------
Delay:               4.916ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/single_Step_TClk (FF)
  Source Clock:      mdm_0/mdm_0/update falling
  Destination Clock: mdm_0/mdm_0/update rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/single_Step_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   0.962  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I11 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0:Dbg_Reg_En_0<0>'
     begin scope: 'microblaze_0:DBG_REG_EN<0>'
     LUT4:I0->O            4   0.203   0.684  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En31 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Command_Reg_En_bdd4)
     LUT5:I4->O            9   0.205   0.829  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/continue_from_brk_TClk
    ----------------------------------------
    Total                      4.916ns (1.380ns logic, 3.536ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 232 / 229
-------------------------------------------------------------------------
Offset:              3.233ns (Levels of Logic = 5)
  Source:            fpga_0_mem_bus_mux_0_DQ_pin<15> (PAD)
  Destination:       Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: fpga_0_mem_bus_mux_0_DQ_pin<15> to Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.222   0.819  iobuf_16 (fpga_0_mem_bus_mux_0_DQ_pin_I<15>)
     begin scope: 'mem_bus_mux_0:DQ_I<15>'
     end scope: 'mem_bus_mux_0:DQ_I_QUAD_SPI<1>'
     begin scope: 'Digilent_QuadSPI_Cntlr:DQ_I<1>'
     LUT5:I3->O            1   0.203   0.684  Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/Mmux_mode[1]_dload_in[7]_wide_mux_81_OUT51 (Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/mode[1]_dload_in[7]_wide_mux_81_OUT<4>)
     LUT3:I1->O            1   0.203   0.000  Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4_rstpot (Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4_rstpot)
     FD:D                      0.102          Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4
    ----------------------------------------
    Total                      3.233ns (1.730ns logic, 1.503ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_Ethernet_Lite_PHY_rx_clk_pin'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            fpga_0_Ethernet_Lite_PHY_rx_data_pin<0> (PAD)
  Destination:       Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock: fpga_0_Ethernet_Lite_PHY_rx_clk_pin rising

  Data Path: fpga_0_Ethernet_Lite_PHY_rx_data_pin<0> to Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  fpga_0_Ethernet_Lite_PHY_rx_data_pin_0_IBUF (fpga_0_Ethernet_Lite_PHY_rx_data_pin_0_IBUF)
     begin scope: 'Ethernet_Lite:PHY_rx_data<0>'
     FDRE:D                    0.102          Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 145 / 125
-------------------------------------------------------------------------
Offset:              3.548ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O            9   0.203   0.829  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_7)
     end scope: 'mdm_0:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     INV:I->O              8   0.206   0.802  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Shift_inv)
     FDR:R                     0.430          microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.548ns (0.839ns logic, 2.709ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.508ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.147  mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I (mdm_0/sel)
     LUT5:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n01201 (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/_n0120)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.508ns (1.648ns logic, 5.860ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 875 / 84
-------------------------------------------------------------------------
Offset:              7.519ns (Levels of Logic = 5)
  Source:            Digilent_SevSeg_Disp/Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/An_Int_3 (FF)
  Destination:       fpga_0_Digilent_SevSeg_Disp_SEG_pin<7> (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 0.7X

  Data Path: Digilent_SevSeg_Disp/Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/An_Int_3 to fpga_0_Digilent_SevSeg_Disp_SEG_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             29   0.447   1.614  Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/An_Int_3 (Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/An_Int<3>)
     LUT6:I0->O            1   0.203   0.580  Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/Mmux_mux_data<0>11 (Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/Mmux_mux_data<0>1)
     LUT6:I5->O            7   0.205   1.118  Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/Mmux_mux_data<0>12 (Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/mux_data<0>)
     LUT6:I1->O            1   0.203   0.579  Digilent_SevSeg_Disp/USER_LOGIC_I/SSG_DECODER_INST/Mmux_SEG<1>24 (SEG<1>)
     end scope: 'Digilent_SevSeg_Disp:SEG<1>'
     OBUF:I->O                 2.571          fpga_0_Digilent_SevSeg_Disp_SEG_pin_1_OBUF (fpga_0_Digilent_SevSeg_Disp_SEG_pin<1>)
    ----------------------------------------
    Total                      7.519ns (3.629ns logic, 3.890ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_Ethernet_Lite_PHY_tx_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       fpga_0_Ethernet_Lite_PHY_tx_data_pin<3> (PAD)
  Source Clock:      fpga_0_Ethernet_Lite_PHY_tx_clk_pin rising

  Data Path: Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I to fpga_0_Ethernet_Lite_PHY_tx_data_pin<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Ethernet_Lite:PHY_tx_data<3>'
     OBUF:I->O                 2.571          fpga_0_Ethernet_Lite_PHY_tx_data_pin_3_OBUF (fpga_0_Ethernet_Lite_PHY_tx_data_pin<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 67 / 1
-------------------------------------------------------------------------
Offset:              7.311ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.203   1.059  mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0:Dbg_Reg_En_0<2>'
     begin scope: 'microblaze_0:DBG_REG_EN<2>'
     LUT5:I0->O            1   0.203   0.944  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO)
     LUT6:I0->O            1   0.203   0.808  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO12 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO11)
     LUT6:I3->O            1   0.205   0.944  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.311ns (1.667ns logic, 5.643ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 176 / 1
-------------------------------------------------------------------------
Offset:              7.992ns (Levels of Logic = 8)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_1 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_1 to mdm_0/mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.447   1.206  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count_1 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/shift_count<1>)
     SRL16E:A1->Q          1   0.203   0.827  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Use_SRL16.tdo_config_word1<6>)
     LUT6:I2->O            1   0.203   0.827  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Config_Word_7 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/Mmux_TDO_Config_Word_7)
     LUT6:I2->O            1   0.203   0.808  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO13 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO12)
     LUT6:I3->O            1   0.205   0.684  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO14 (microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO13)
     LUT6:I4->O            1   0.203   0.944  microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/TDO23 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'mdm_0:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  mdm_0/MDM_Core_I1/Mmux_TDO_i13 (mdm_0/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/tdo)
    BSCAN_SPARTAN6:TDO         0.000          mdm_0/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.992ns (1.870ns logic, 6.122ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Ethernet_Lite/IP2INTC_Irpt
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    3.705|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RS232_Uart_1/Interrupt
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    3.705|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_Lite_PHY_rx_clk_pin
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_Lite_PHY_rx_clk_pin|         |         |    2.600|         |
fpga_0_clk_1_sys_clk_pin           |    2.956|         |    3.778|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_Ethernet_Lite_PHY_tx_clk_pin
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_Ethernet_Lite_PHY_tx_clk_pin|         |    1.601|    2.892|         |
fpga_0_clk_1_sys_clk_pin           |    2.956|         |    4.040|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Ethernet_Lite/IP2INTC_Irpt         |    1.128|         |         |         |
RS232_Uart_1/Interrupt             |    1.128|         |         |         |
fpga_0_Ethernet_Lite_PHY_rx_clk_pin|         |    1.909|         |         |
fpga_0_Ethernet_Lite_PHY_tx_clk_pin|         |    3.384|         |         |
fpga_0_clk_1_sys_clk_pin           |    9.607|    3.638|    3.049|         |
mdm_0/mdm_0/drck_i                 |    4.360|         |         |         |
mdm_0/mdm_0/update                 |    3.711|    2.923|         |         |
xps_timer_0/Interrupt              |    1.128|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    6.857|         |         |         |
mdm_0/mdm_0/drck_i      |    2.408|    3.840|    3.249|         |
mdm_0/mdm_0/update      |         |    5.147|    2.873|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/update
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    1.733|         |         |         |
mdm_0/mdm_0/drck_i      |    1.263|         |         |         |
mdm_0/mdm_0/update      |         |    4.916|    7.868|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xps_timer_0/Interrupt
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    3.705|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 43.16 secs
 
--> 


Total memory usage is 377316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :  629 (   0 filtered)

