{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2680 -y 500 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2680 -y 320 -defaultsOSRD
preplace port FPGA_MCU_SPI -pg 1 -lvl 0 -x -10 -y 250 -defaultsOSRD
preplace port FMC -pg 1 -lvl 0 -x -10 -y 850 -defaultsOSRD
preplace port FPGA_SPI1 -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x -10 -y 500 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace port PTP_CLK_OUT -pg 1 -lvl 0 -x -10 -y 470 -defaultsOSRD
preplace port PTP_TRG_FPGA -pg 1 -lvl 0 -x -10 -y 790 -defaultsOSRD
preplace port AD1_RST -pg 1 -lvl 8 -x 2680 -y 50 -defaultsOSRD
preplace port CH_SEL_A0 -pg 1 -lvl 8 -x 2680 -y 80 -defaultsOSRD
preplace port CH_SEL_A1 -pg 1 -lvl 8 -x 2680 -y 110 -defaultsOSRD
preplace port CH_SEL_A2 -pg 1 -lvl 8 -x 2680 -y 140 -defaultsOSRD
preplace port EN_TCH_A -pg 1 -lvl 8 -x 2680 -y 170 -defaultsOSRD
preplace port EN_PCH_A -pg 1 -lvl 8 -x 2680 -y 200 -defaultsOSRD
preplace port EN_TCH_B -pg 1 -lvl 8 -x 2680 -y 230 -defaultsOSRD
preplace port EN_PCH_B -pg 1 -lvl 8 -x 2680 -y 260 -defaultsOSRD
preplace port FPGA_DAT_FIN -pg 1 -lvl 8 -x 2680 -y 780 -defaultsOSRD
preplace portBus FPGA_MCU_RST -pg 1 -lvl 8 -x 2680 -y 1330 -defaultsOSRD
preplace portBus FPGA_LED -pg 1 -lvl 8 -x 2680 -y 1030 -defaultsOSRD
preplace portBus FPGA_RUN -pg 1 -lvl 8 -x 2680 -y 1130 -defaultsOSRD
preplace portBus FPGA_TEST -pg 1 -lvl 8 -x 2680 -y 1230 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1940 -y 670 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 7 -x 2410 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22} -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1520 -y 230 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 7 -x 2410 -y 450 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2410 -y 610 -defaultsOSRD
preplace inst clk_wiz_gclk -pg 1 -lvl 1 -x 130 -y 370 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 4 -x 1120 -y 710 -defaultsOSRD
preplace inst proc_sys_reset_gclk -pg 1 -lvl 2 -x 440 -y 550 -swap {0 2 3 4 1 7 8 9 6 5} -defaultsOSRD
preplace inst clk_wiz_ptp_clk -pg 1 -lvl 3 -x 770 -y 470 -defaultsOSRD
preplace inst proc_sys_reset_ptp -pg 1 -lvl 4 -x 1120 -y 510 -swap {0 4 2 3 1 5 6 9 7 8} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2410 -y 1390 -defaultsOSRD
preplace inst xlconstant_run -pg 1 -lvl 7 -x 2410 -y 1190 -defaultsOSRD
preplace inst xlconstant_test -pg 1 -lvl 7 -x 2410 -y 1290 -defaultsOSRD
preplace inst xlconcat_leds -pg 1 -lvl 7 -x 2410 -y 1070 -defaultsOSRD
preplace inst pps_receiver_1 -pg 1 -lvl 5 -x 1520 -y 750 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1120 -y 860 -defaultsOSRD
preplace inst axis_axi_master_1 -pg 1 -lvl 4 -x 1120 -y 230 -defaultsOSRD
preplace inst axis_spi_slave2_0 -pg 1 -lvl 3 -x 770 -y 250 -defaultsOSRD
preplace inst leds_0 -pg 1 -lvl 6 -x 1940 -y 830 -defaultsOSRD
preplace inst leds_1 -pg 1 -lvl 6 -x 1940 -y 1030 -defaultsOSRD
preplace inst fmc_slv_if_1 -pg 1 -lvl 3 -x 770 -y 850 -defaultsOSRD
preplace inst dummy_fmc_0 -pg 1 -lvl 7 -x 2410 -y 780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 12 13 15} -defaultsOSRD
preplace inst axi_ads868x_1 -pg 1 -lvl 6 -x 1940 -y 90 -swap {24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 32 33 34 35 36 38 37 39 40 41 42 43 44 45 46 47} -defaultsOSRD
preplace netloc gclk_100m 1 1 6 260 260 640 150 910 150 1360 460 1690 460 2170
preplace netloc clk_wiz_locked 1 1 1 240 390n
preplace netloc ARESETN_1 1 2 3 640J 380 NJ 380 1330
preplace netloc fpga_rst_s 1 0 4 NJ 500 230 650 650J 600 920
preplace netloc a7_gclk_s 1 0 1 NJ 370
preplace netloc gclk_20m 1 1 6 NJ 370 650J 390 NJ 390 1350J 450 NJ 450 2150J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 2 2190 540 2570
preplace netloc pro_rst_50_peripheral_aresetn 1 2 5 620 160 890 400 1330J 480 1710 480 2160
preplace netloc ptp_clk_s 1 0 3 NJ 470 250J 450 630J
preplace netloc clk_wiz_ptp_clk_locked 1 3 1 900 480n
preplace netloc clk_wiz_ptp_clk_clk_out1 1 3 4 920 410 1370 470 1730 760 2120J
preplace netloc proc_sys_reset_ptp_peripheral_reset 1 4 2 1300 1040 NJ
preplace netloc xlconstant_0_dout 1 7 1 2600J 1330n
preplace netloc fpga_led_s 1 7 1 2600J 1030n
preplace netloc fpga_run_s 1 7 1 2600J 1130n
preplace netloc fpga_test_s 1 7 1 2600J 1230n
preplace netloc pps_in_0_1 1 0 5 NJ 790 NJ 790 NJ 790 NJ 790 1340J
preplace netloc pps_receiver_0_pps_out 1 5 2 1750 750 2130J
preplace netloc M03_ARESETN_1 1 4 3 1340 440 1700 440 2140J
preplace netloc dummy_fmc_0_ts_irq 1 7 1 2600J 780n
preplace netloc proc_sys_reset_gclk_peripheral_reset 1 2 4 630J 610 NJ 610 NJ 610 1670
preplace netloc leds_0_led 1 6 1 2110 830n
preplace netloc leds_1_led 1 6 1 2100 1030n
preplace netloc axi_ads868x_1_RST_PD_N 1 6 2 2140J 50 NJ
preplace netloc axi_ads868x_1_CH_SEL_A0 1 6 2 NJ 80 NJ
preplace netloc axi_ads868x_1_CH_SEL_A1 1 6 2 NJ 100 2630J
preplace netloc axi_ads868x_1_CH_SEL_A2 1 6 2 NJ 120 2630J
preplace netloc axi_ads868x_1_EN_TCH_A 1 6 2 NJ 140 2620J
preplace netloc axi_ads868x_1_EN_PCH_A 1 6 2 2190J 170 2610J
preplace netloc axi_ads868x_1_EN_TCH_B 1 6 2 NJ 180 2600J
preplace netloc axi_ads868x_1_EN_PCH_B 1 6 2 2140J 190 2590J
preplace netloc SPI_0_2 1 0 6 NJ 60 NJ 60 NJ 60 880J 20 NJ 20 1680J
preplace netloc axi_ads868x_1_M_AXIS 1 6 1 2180 -20n
preplace netloc axi_interconnect_0_M01_AXI 1 5 2 1710J 270 2170J
preplace netloc axi_quad_spi_0_SPI_0 1 7 1 2610J 430n
preplace netloc FMC_1 1 0 3 NJ 850 NJ 850 NJ
preplace netloc axi_intc_0_interrupt 1 7 1 2610J 290n
preplace netloc axi_interconnect_M02_AXI 1 5 1 1680 240n
preplace netloc SPI_0_1 1 0 3 30J 220 NJ 220 NJ
preplace netloc dummy_fmc_0_bram 1 3 5 930 10 NJ 10 1740J 260 2160J 200 2580
preplace netloc axi_interconnect_0_M00_AXI 1 5 2 1720J 280 2140J
preplace netloc axi_interconnect_M03_AXI 1 5 1 1690 70n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 2160 600n
preplace netloc axis_spi_slave2_0_axis_rx 1 3 1 880 210n
preplace netloc fmc_slv_if_1_BRAM 1 3 1 NJ 850
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 2190 620n
preplace netloc jtag_axi_M_AXI 1 4 1 1320 80n
preplace netloc axis_axi_master_1_M_AXIS 1 2 3 650 140 NJ 140 1300
preplace netloc axis_axi_master_1_M_AXI_LITE 1 4 1 1310 100n
levelinfo -pg 1 -10 130 440 770 1120 1520 1940 2410 2680
pagesize -pg 1 -db -bbox -sgen -170 -80 2880 1490
",
   "Color Coded_ScaleFactor":"1.42086",
   "Color Coded_TopLeft":"1885,-80",
   "Default View_ScaleFactor":"0.528497",
   "Default View_TopLeft":"-125,-97",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.567718",
   "Grouping and No Loops_TopLeft":"-123,-176",
   "No Loops_ScaleFactor":"0.547406",
   "No Loops_TopLeft":"-124,-194",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.5625",
   "Reduced Jogs_TopLeft":"-124,-165",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2020 -y 390 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2020 -y 230 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 3 -x 660 -y 80 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1250 -y 200 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1598 -y 410 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 400 -defaultsOSRD
preplace inst pro_rst_50 -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1598 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1870 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1598 -y 80 -defaultsOSRD
preplace inst axi_vip -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 5 200 70 560 10 760 20 970 360 1420
preplace netloc clk_wiz_locked 1 1 1 210 190n
preplace netloc ARESETN_1 1 2 3 N 190 770 10 980
preplace netloc reset_rtl_0_1 1 0 2 NJ 150 NJ
preplace netloc A7_GCLK_1 1 0 1 NJ 400
preplace netloc clk_wiz_clk_out2 1 1 5 NJ 400 NJ 400 NJ 400 NJ 400 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1440 320 1740
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 560 370 NJ 370 NJ 370 1430
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1410 180n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 390 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1400 60n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 70
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 230 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 N 100
preplace netloc jtag_axi_M_AXI 1 3 1 N 80
preplace cgraphic comment_0 place bot -46 -18 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 390 660 870 1250 1598 1870 2020
pagesize -pg 1 -db -bbox -sgen -130 0 2200 690
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"3",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"5",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""":"1"
}
