<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LPC1768 CAN GATEWAY: RTE/Device/LPC1768/core_cm3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LPC1768 CAN GATEWAY
   </div>
   <div id="projectbrief">LPC1658CANGATE</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('core__cm3_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_GENERIC</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*  CMSIS CM3 definitions */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gac1c1120e9fe082fac8225c60143ac79a">   57</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga9ff7a998d4b8b3c87bfaca6e78607950">   58</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf888c651cd8c93fd25364f9e74306a1c">   59</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga63ea62503c88acab19fcf3d5743009e3">   61</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  #define __ASM           __asm                                       </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">  #define __INLINE        inline                                      </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#elif defined   (  __GNUC__  )</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#elif defined   (  __TASKING__  )</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html">core_cmInstr.h</a>&quot;</span>                </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html">core_cmFunc.h</a>&quot;</span>                 </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #define     __I     volatile           </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">   98</a></span>&#160;<span class="preprocessor">  #define     __I     volatile const     </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">  100</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">  101</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html">  130</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">  135</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:27;              </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    uint32_t _reserved0:16;              </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    uint32_t _reserved1:7;               </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">  141</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">  142</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">  143</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">  144</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">  145</a></span>&#160;    uint32_t <a class="code" href="union_a_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } b;                                   </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="union_a_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">  147</a></span>&#160;  uint32_t <a class="code" href="union_a_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a>;                            </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <a class="code" href="union_a_p_s_r___type.html">APSR_Type</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html">  153</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  {</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">  157</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">  158</a></span>&#160;    uint32_t <a class="code" href="union_i_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23;              </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  } b;                                   </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="union_i_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">  160</a></span>&#160;  uint32_t <a class="code" href="union_i_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a>;                            </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html">  166</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  {</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">  170</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">  172</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:15;              </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint32_t _reserved0:7;               </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    uint32_t _reserved1:4;               </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a6e1cf12e53a20224f6f62c001d9be972">  178</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a6e1cf12e53a20224f6f62c001d9be972">T</a>:1;                        </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a76485660fe8ad98cdc71ddd7cb0ed777">  179</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a76485660fe8ad98cdc71ddd7cb0ed777">IT</a>:2;                       </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">  180</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">Q</a>:1;                        </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">  181</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">  182</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">  183</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">  184</a></span>&#160;    uint32_t <a class="code" href="unionx_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  } b;                                   </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="unionx_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">  186</a></span>&#160;  uint32_t <a class="code" href="unionx_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a>;                            </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;} <a class="code" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html">  192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  {</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a2a6e513e8a6bf4e58db169e312172332">  196</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1;                    </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ae185aac93686ffc78e998a9daf41415b">  197</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#ae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1;                    </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#a2518558c090f60161ba4e718a54ee468">  198</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a2518558c090f60161ba4e718a54ee468">FPCA</a>:1;                     </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">  199</a></span>&#160;    uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:29;              </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  } b;                                   </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="union_c_o_n_t_r_o_l___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">  201</a></span>&#160;  uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a>;                            </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;} <a class="code" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html">  215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a0bf79013b539f9f929c75bd50f8ec67d">  217</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;       uint32_t RESERVED0[24];</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#af458bc93cfb899fc1c77c5d1f39dde88">  219</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;       uint32_t RSERVED1[24];</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ab39acf254b485e3ad71b18aa9f1ca594">  221</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;       uint32_t RESERVED2[24];</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a8165d9a8c0090021e56bbe91c2c44667">  223</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;       uint32_t RESERVED3[24];</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#ac8694e172f431db09b5d570993da3917">  225</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;       uint32_t RESERVED4[56];</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a38c377984f751265667317981f101bb4">  227</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;       uint32_t RESERVED5[644];</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">  229</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">STIR</a>;                    </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}  <a class="code" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html">  243</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">  245</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a>;                   </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">  246</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a>;                    </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">  247</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a>;                    </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">  248</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a>;                   </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">  249</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a>;                     </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">  250</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;                     </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a17dc9f83c53cbf7fa249e79a2d2a43f8">  251</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">  252</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a>;                   </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">  253</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a>;                    </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">  254</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a>;                    </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">  255</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a>;                    </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">  256</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a>;                   </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">  257</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a>;                    </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">  258</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a>;                    </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a00a6649cfac6bbadee51d6ba4c73001d">  259</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">  260</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">DFR</a>;                     </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">  261</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">ADR</a>;                     </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#ab0dc71239f7d5ffe2e78e683b9530064">  262</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_s_c_b___type.html#a130a0c6b3da7f29507a1888afbdce7ee">  263</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <a class="code" href="struct_s_c_b___type.html">SCB_Type</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  267</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  268</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  270</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  271</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  273</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  274</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  276</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  277</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  280</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  281</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  283</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  284</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  286</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  287</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  289</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  290</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  292</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  293</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  295</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  296</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  298</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  299</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  301</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  302</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  304</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  305</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  307</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  308</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad9720a44320c053883d03b883b955751">  311</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga778dd0ba178466b2a8877a6b8aa345ee">  312</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  314</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  315</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  318</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  319</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  321</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  322</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  324</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  325</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  327</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  328</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  330</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  331</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  333</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  334</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  336</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  337</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  340</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  341</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  343</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  344</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  346</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  347</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  350</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  351</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  353</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  354</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  356</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  357</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  359</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  360</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  362</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  363</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  365</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  366</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  369</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  370</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  372</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  373</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  375</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  376</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  378</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  379</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  381</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  382</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  384</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  385</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  387</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  388</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  390</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  391</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  393</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  394</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  396</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  397</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  399</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  400</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  402</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  403</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  405</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  406</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  408</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  409</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  412</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  413</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  415</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  416</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  418</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  419</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  422</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  423</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  425</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  426</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  428</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  429</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  432</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  433</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  435</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  436</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  438</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  439</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  441</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  442</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  444</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  445</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html">  458</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a15fc8d35f045f329b80c544bef35ff64">  460</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                    </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#aad9adf4efc940cddb8161b69cfbe19d3">  461</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#aad9adf4efc940cddb8161b69cfbe19d3">LOAD</a>;                    </div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a26fb318c3b0a0ec7f45daafd5f8799a3">  462</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a26fb318c3b0a0ec7f45daafd5f8799a3">VAL</a>;                     </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">  463</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">CALIB</a>;                   </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} <a class="code" href="struct_sys_tick___type.html">SysTick_Type</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  467</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  468</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  470</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  471</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  473</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  474</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  476</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  477</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  480</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  481</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  484</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  485</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  488</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  489</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  491</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  492</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  494</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  495</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html">  508</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  {</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a0374c0b98ab9de6f71fabff7412df832">  512</a></span>&#160;    <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="struct_i_t_m___type.html#a0374c0b98ab9de6f71fabff7412df832">u8</a>;                  </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae8d499140220fa6d4eab1da7262bf08e">  513</a></span>&#160;    <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="struct_i_t_m___type.html#ae8d499140220fa6d4eab1da7262bf08e">u16</a>;                 </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#acaf6d0e14a3d4b541c624913b4a1931e">  514</a></span>&#160;    <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="struct_i_t_m___type.html#acaf6d0e14a3d4b541c624913b4a1931e">u32</a>;                 </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }  PORT [32];                          </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;       uint32_t RESERVED0[864];</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">  517</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">TER</a>;                     </div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;       uint32_t RESERVED1[15];</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">  519</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;                     </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;       uint32_t RESERVED2[15];</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae9dd9282fab299d0cd6e119564688e53">  521</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>;                     </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;       uint32_t RESERVED3[29];</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae8a8f8ce6bb878f14533a6c9a0c769f3">  523</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ae8a8f8ce6bb878f14533a6c9a0c769f3">IWR</a>;                     </div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a84812512babf31090e4489311e51cc73">  524</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a84812512babf31090e4489311e51cc73">IRR</a>;                     </div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#aa75460116777434aebcd8698b46514cd">  525</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#aa75460116777434aebcd8698b46514cd">IMCR</a>;                    </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;       uint32_t RESERVED4[43];</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a94ea6d6171880e19cd4626e54125128b">  527</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a94ea6d6171880e19cd4626e54125128b">LAR</a>;                     </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ab157870117afc97b65e98c59b15548c5">  528</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ab157870117afc97b65e98c59b15548c5">LSR</a>;                     </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;       uint32_t RESERVED5[6];</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ad75960b83ea47a469e6a1406dd9eefa6">  530</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ad75960b83ea47a469e6a1406dd9eefa6">PID4</a>;                    </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a7276a30c464f0b34944b6eb16d3df077">  531</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a7276a30c464f0b34944b6eb16d3df077">PID5</a>;                    </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae5d83564471b76d88088a949ca67ac9b">  532</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ae5d83564471b76d88088a949ca67ac9b">PID6</a>;                    </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a247fae2f4a140d4da5e8a044370dedec">  533</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a247fae2f4a140d4da5e8a044370dedec">PID7</a>;                    </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ad6c87ae4ca1aa56b4369a97fca639926">  534</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ad6c87ae4ca1aa56b4369a97fca639926">PID0</a>;                    </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ae554433b6f6c4733d222bcb2c75ccb39">  535</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ae554433b6f6c4733d222bcb2c75ccb39">PID1</a>;                    </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#af07d9a44e0188d55742f5d6a8752cd2c">  536</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#af07d9a44e0188d55742f5d6a8752cd2c">PID2</a>;                    </div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a510fcf8ad6966fdfb0767e624b74c64f">  537</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a510fcf8ad6966fdfb0767e624b74c64f">PID3</a>;                    </div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ad613e91338bb994bde578b1a2fcbc1ec">  538</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ad613e91338bb994bde578b1a2fcbc1ec">CID0</a>;                    </div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#a67f499e16728f744c73dad3784d898d7">  539</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a67f499e16728f744c73dad3784d898d7">CID1</a>;                    </div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#ab36bf4236041f727b3e5cf2cfaa2aa04">  540</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ab36bf4236041f727b3e5cf2cfaa2aa04">CID2</a>;                    </div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_i_t_m___type.html#acb2fedfd1da6ff2a57d25fec513ffe25">  541</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#acb2fedfd1da6ff2a57d25fec513ffe25">CID3</a>;                    </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;} <a class="code" href="struct_i_t_m___type.html">ITM_Type</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  545</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  546</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  549</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  550</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad5a179af7ad1f2b8958e50907186529b">  552</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga491d8bddbe6c0523ff10ef6d2846f0f2">  553</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7FUL &lt;&lt; ITM_TCR_ATBID_Pos)                  </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">  555</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  556</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  558</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  559</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  561</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  562</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  564</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  565</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  567</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  568</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  570</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  571</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  574</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">  575</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">  578</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">  579</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">  582</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">  583</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">  586</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">  587</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">  589</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">  590</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">  592</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  593</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_interrupt_type___type.html">  606</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;{</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;       uint32_t RESERVED0;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_interrupt_type___type.html#a5bb2c6795b90f12077534825cc844b56">  609</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_interrupt_type___type.html#a5bb2c6795b90f12077534825cc844b56">ICTR</a>;                    </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;       uint32_t RESERVED1;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;} <a class="code" href="struct_interrupt_type___type.html">InterruptType_Type</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gac80eaf3ce321fd9fb771e0fe260468a5">  618</a></span>&#160;<span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Pos  0                                                   </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gaaf30c82ebbf75953fd79f7f4d3696de5">  619</a></span>&#160;<span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Msk (0x1FUL &lt;&lt; IntType_ICTR_INTLINESNUM_Pos)             </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga61853c19f3d459914636a4759a1f5306">  622</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISFOLD_Pos     2                                                   </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga3bb958e0f68490877855c70e62d8e702">  623</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISFOLD_Msk    (1UL &lt;&lt; IntType_ACTLR_DISFOLD_Pos)                   </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga90ae62a7e3054888c8e7d1afefe460db">  625</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#gac0561eea2ad495bc26e4e20f5dce4661">  626</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Msk (1UL &lt;&lt; IntType_ACTLR_DISDEFWBUF_Pos)                </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga9bd2979a493e068877d01e2b0e738095">  628</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Pos  0                                                   </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___interrupt_type.html#ga40ea4dcfac1858ccc29b7c628658e0b8">  629</a></span>&#160;<span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Msk (1UL &lt;&lt; IntType_ACTLR_DISMCYCINT_Pos)                </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_InterruptType */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;{</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;} MPU_Type;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/* MPU Type Register */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (7UL &lt;&lt; MPU_RASR_AP_Pos)                       </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7UL &lt;&lt; MPU_RASR_TEX_Pos)                      </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1UL &lt;&lt; MPU_RASR_ENA_Pos)                   </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html">  732</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#a39bc5e68dc6071187fbe2348891eabfa">  734</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#a39bc5e68dc6071187fbe2348891eabfa">DHCSR</a>;                   </div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#a7b49cb58573da77cc8a83a1b21262180">  735</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_core_debug___type.html#a7b49cb58573da77cc8a83a1b21262180">DCRSR</a>;                   </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#a5bcffe99d1d5471d5e5befbc6272ebf0">  736</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#a5bcffe99d1d5471d5e5befbc6272ebf0">DCRDR</a>;                   </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_core_debug___type.html#a6cdfc0a6ce3e988cc02c2d6e8107d193">  737</a></span>&#160;  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#a6cdfc0a6ce3e988cc02c2d6e8107d193">DEMCR</a>;                   </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;} <a class="code" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">  741</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">  742</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">  744</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">  745</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">  747</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">  748</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">  750</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">  751</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">  753</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">  754</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">  756</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">  757</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">  759</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">  760</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">  762</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">  763</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">  765</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">  766</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">  768</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">  769</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">  771</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">  772</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">  774</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">  775</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">  778</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">  779</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">  781</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">  782</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">  785</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">  786</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">  788</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">  789</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">  791</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">  792</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">  794</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">  795</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">  797</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">  798</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">  800</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">  801</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">  803</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">  804</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">  806</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">  807</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">  809</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">  810</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">  812</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">  813</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">  815</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">  816</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">  818</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">  819</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">  821</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">  822</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span><span class="preprocessor"></span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga3c14ed93192c8d9143322bbf77ebf770">  832</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gadd76251e412a195ec0a8f47227a8359e">  833</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga680604dbcda9e9b31a1639fcffe5230b">  834</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga58effaac0b93006b756d33209e814646">  835</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaa0288691785a5f868238e0468b39523d">  836</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  837</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#ga164238adbad56f07c7dd4e912af748dd">  839</a></span>&#160;<span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  840</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">  841</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">  842</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">  843</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">  844</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;{</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  uint32_t reg_value;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  reg_value  =  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  reg_value &amp;= ~(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  reg_value  =  (reg_value                       |</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                (0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;}</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;{</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;}</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;{</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;}</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;{</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;}</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;{</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;}</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">if</span>(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]           &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;}</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;{</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">return</span> (</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;         );</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;}</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;{</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                 (<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                 <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;{</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  NVIC_SetPriority (<a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                   <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;}</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1160</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;{</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  }</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;}</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/*lint -restore */</span></div><div class="ttc" id="struct_s_c_b___type_html_a8fec9e122b923822e7f951cd48cf1d47"><div class="ttname"><a href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00246">core_cm3.h:246</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_ae6b1e9cde3f94195206c016214cf3936"><div class="ttname"><a href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00253">core_cm3.h:253</a></div></div>
<div class="ttc" id="core__cm_func_8h_html"><div class="ttname"><a href="core__cm_func_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File.</div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00328">core_cm3.h:328</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a2a6e513e8a6bf4e58db169e312172332"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a2a6e513e8a6bf4e58db169e312172332">CONTROL_Type::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00196">core_cm3.h:196</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_ae185aac93686ffc78e998a9daf41415b"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#ae185aac93686ffc78e998a9daf41415b">CONTROL_Type::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00197">core_cm3.h:197</a></div></div>
<div class="ttc" id="group___l_p_c17xx___system_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c17xx_8h_source.html#l00050">LPC17xx.h:50</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ad75960b83ea47a469e6a1406dd9eefa6"><div class="ttname"><a href="struct_i_t_m___type.html#ad75960b83ea47a469e6a1406dd9eefa6">ITM_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00530">core_cm3.h:530</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_aad9adf4efc940cddb8161b69cfbe19d3"><div class="ttname"><a href="struct_sys_tick___type.html#aad9adf4efc940cddb8161b69cfbe19d3">SysTick_Type::LOAD</a></div><div class="ttdeci">__IO uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00461">core_cm3.h:461</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a84812512babf31090e4489311e51cc73"><div class="ttname"><a href="struct_i_t_m___type.html#a84812512babf31090e4489311e51cc73">ITM_Type::IRR</a></div><div class="ttdeci">__IO uint32_t IRR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00524">core_cm3.h:524</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_acaf6d0e14a3d4b541c624913b4a1931e"><div class="ttname"><a href="struct_i_t_m___type.html#acaf6d0e14a3d4b541c624913b4a1931e">ITM_Type::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00514">core_cm3.h:514</a></div></div>
<div class="ttc" id="struct_core_debug___type_html_a5bcffe99d1d5471d5e5befbc6272ebf0"><div class="ttname"><a href="struct_core_debug___type.html#a5bcffe99d1d5471d5e5befbc6272ebf0">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IO uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00736">core_cm3.h:736</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a40e07d0a4638a676780713b6ceeec4ef"><div class="ttname"><a href="struct_sys_tick___type.html#a40e07d0a4638a676780713b6ceeec4ef">SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00463">core_cm3.h:463</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a0374c0b98ab9de6f71fabff7412df832"><div class="ttname"><a href="struct_i_t_m___type.html#a0374c0b98ab9de6f71fabff7412df832">ITM_Type::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00512">core_cm3.h:512</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00842">core_cm3.h:842</a></div></div>
<div class="ttc" id="struct_interrupt_type___type_html"><div class="ttname"><a href="struct_interrupt_type___type.html">InterruptType_Type</a></div><div class="ttdoc">Structure type to access the Interrupt Type Register.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00606">core_cm3.h:606</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae8d499140220fa6d4eab1da7262bf08e"><div class="ttname"><a href="struct_i_t_m___type.html#ae8d499140220fa6d4eab1da7262bf08e">ITM_Type::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00513">core_cm3.h:513</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__definitions_html_ga7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00100">core_cm3.h:100</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a88820a178974aa7b7927155cee5c47ed"><div class="ttname"><a href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00256">core_cm3.h:256</a></div></div>
<div class="ttc" id="struct_core_debug___type_html_a39bc5e68dc6071187fbe2348891eabfa"><div class="ttname"><a href="struct_core_debug___type.html#a39bc5e68dc6071187fbe2348891eabfa">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IO uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00734">core_cm3.h:734</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__definitions_html_gaf63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00098">core_cm3.h:98</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00319">core_cm3.h:319</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a415598d9009bb3ffe9f35e03e5a386fe"><div class="ttname"><a href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00255">core_cm3.h:255</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01160">core_cm3.h:1160</a></div></div>
<div class="ttc" id="struct_n_v_i_c___type_html_a471c399bb79454dcdfb342a31a5684ae"><div class="ttname"><a href="struct_n_v_i_c___type.html#a471c399bb79454dcdfb342a31a5684ae">NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00229">core_cm3.h:229</a></div></div>
<div class="ttc" id="struct_core_debug___type_html_a7b49cb58573da77cc8a83a1b21262180"><div class="ttname"><a href="struct_core_debug___type.html#a7b49cb58573da77cc8a83a1b21262180">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__O uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00735">core_cm3.h:735</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00841">core_cm3.h:841</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gab6e30a2b802d9021619dbb0be7f5d63d"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a></div><div class="ttdeci">#define CoreDebug</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00844">core_cm3.h:844</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a5ae954cbd9986cd64625d7fa00943c8e"><div class="ttname"><a href="union_a_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">APSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00144">core_cm3.h:144</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ad0fb62e7a08e70fc5e0a76b67809f84b"><div class="ttname"><a href="union_i_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">IPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00160">core_cm3.h:160</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a7276a30c464f0b34944b6eb16d3df077"><div class="ttname"><a href="struct_i_t_m___type.html#a7276a30c464f0b34944b6eb16d3df077">ITM_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00531">core_cm3.h:531</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">SCB_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00250">core_cm3.h:250</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="struct_s_c_b___type_html_aaf388a921a016cae590cfcf1e43b1cdf"><div class="ttname"><a href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00247">core_cm3.h:247</a></div></div>
<div class="ttc" id="struct_interrupt_type___type_html_a5bb2c6795b90f12077534825cc844b56"><div class="ttname"><a href="struct_interrupt_type___type.html#a5bb2c6795b90f12077534825cc844b56">InterruptType_Type::ICTR</a></div><div class="ttdeci">__I uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00609">core_cm3.h:609</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_aa75460116777434aebcd8698b46514cd"><div class="ttname"><a href="struct_i_t_m___type.html#aa75460116777434aebcd8698b46514cd">ITM_Type::IMCR</a></div><div class="ttdeci">__IO uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00525">core_cm3.h:525</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_ac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">CONTROL_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00199">core_cm3.h:199</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_ad502ba7dbb2aab5f87c782b28f02622d"><div class="ttname"><a href="unionx_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">xPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00170">core_cm3.h:170</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00153">core_cm3.h:153</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_ad0fb62e7a08e70fc5e0a76b67809f84b"><div class="ttname"><a href="unionx_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">xPSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00186">core_cm3.h:186</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a76485660fe8ad98cdc71ddd7cb0ed777"><div class="ttname"><a href="unionx_p_s_r___type.html#a76485660fe8ad98cdc71ddd7cb0ed777">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00179">core_cm3.h:179</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a1b9a71780ae327f1f337a2176b777618"><div class="ttname"><a href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">SCB_Type::DFR</a></div><div class="ttdeci">__I uint32_t DFR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00260">core_cm3.h:260</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a87aadbc5e1ffb76d755cf13f4721ae71"><div class="ttname"><a href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00254">core_cm3.h:254</a></div></div>
<div class="ttc" id="struct_core_debug___type_html_a6cdfc0a6ce3e988cc02c2d6e8107d193"><div class="ttname"><a href="struct_core_debug___type.html#a6cdfc0a6ce3e988cc02c2d6e8107d193">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IO uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00737">core_cm3.h:737</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a65f27ddc4f7e09c14ce7c5211b2e000a"><div class="ttname"><a href="unionx_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00180">core_cm3.h:180</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a247fae2f4a140d4da5e8a044370dedec"><div class="ttname"><a href="struct_i_t_m___type.html#a247fae2f4a140d4da5e8a044370dedec">ITM_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00533">core_cm3.h:533</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a94ea6d6171880e19cd4626e54125128b"><div class="ttname"><a href="struct_i_t_m___type.html#a94ea6d6171880e19cd4626e54125128b">ITM_Type::LAR</a></div><div class="ttdeci">__IO uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00527">core_cm3.h:527</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ad613e91338bb994bde578b1a2fcbc1ec"><div class="ttname"><a href="struct_i_t_m___type.html#ad613e91338bb994bde578b1a2fcbc1ec">ITM_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00538">core_cm3.h:538</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_a2518558c090f60161ba4e718a54ee468"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#a2518558c090f60161ba4e718a54ee468">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00198">core_cm3.h:198</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a5c0e2e1c7195d4dc09a5ca077c596318"><div class="ttname"><a href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">SCB_Type::ADR</a></div><div class="ttdeci">__I uint32_t ADR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00261">core_cm3.h:261</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a26fb318c3b0a0ec7f45daafd5f8799a3"><div class="ttname"><a href="struct_sys_tick___type.html#a26fb318c3b0a0ec7f45daafd5f8799a3">SysTick_Type::VAL</a></div><div class="ttdeci">__IO uint32_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00462">core_cm3.h:462</a></div></div>
<div class="ttc" id="struct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00732">core_cm3.h:732</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00243">core_cm3.h:243</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00571">core_cm3.h:571</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ab157870117afc97b65e98c59b15548c5"><div class="ttname"><a href="struct_i_t_m___type.html#ab157870117afc97b65e98c59b15548c5">ITM_Type::LSR</a></div><div class="ttdeci">__IO uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00528">core_cm3.h:528</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a67f499e16728f744c73dad3784d898d7"><div class="ttname"><a href="struct_i_t_m___type.html#a67f499e16728f744c73dad3784d898d7">ITM_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00539">core_cm3.h:539</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00508">core_cm3.h:508</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a30abfea43143a424074f682bd61eace0"><div class="ttname"><a href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00245">core_cm3.h:245</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_abae0610bc2a97bbf7f689e953e0b451f"><div class="ttname"><a href="union_a_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">APSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00145">core_cm3.h:145</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae5d83564471b76d88088a949ca67ac9b"><div class="ttname"><a href="struct_i_t_m___type.html#ae5d83564471b76d88088a949ca67ac9b">ITM_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00532">core_cm3.h:532</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae8a8f8ce6bb878f14533a6c9a0c769f3"><div class="ttname"><a href="struct_i_t_m___type.html#ae8a8f8ce6bb878f14533a6c9a0c769f3">ITM_Type::IWR</a></div><div class="ttdeci">__IO uint32_t IWR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00523">core_cm3.h:523</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a7a1caf92f32fe9ebd8d1fe89b06c7776"><div class="ttname"><a href="unionx_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">xPSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00182">core_cm3.h:182</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html_a15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="struct_sys_tick___type.html#a15fc8d35f045f329b80c544bef35ff64">SysTick_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00460">core_cm3.h:460</a></div></div>
<div class="ttc" id="group___l_p_c17xx___system_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">IRQ interrupt source definition.</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c17xx_8h_source.html#l00040">LPC17xx.h:40</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="union_a_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">APSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00135">core_cm3.h:135</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00327">core_cm3.h:327</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_ac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="unionx_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">xPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00172">core_cm3.h:172</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00843">core_cm3.h:843</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a04d136e5436e5fa2fb2aaa78a5f86b19"><div class="ttname"><a href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SCB_Type::SHCSR</a></div><div class="ttdeci">__IO uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00252">core_cm3.h:252</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a8ffb3c6b706b03334f6fe37ef5d8b165"><div class="ttname"><a href="struct_i_t_m___type.html#a8ffb3c6b706b03334f6fe37ef5d8b165">ITM_Type::TER</a></div><div class="ttdeci">__IO uint32_t TER</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00517">core_cm3.h:517</a></div></div>
<div class="ttc" id="struct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00215">core_cm3.h:215</a></div></div>
<div class="ttc" id="struct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00458">core_cm3.h:458</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_a64a95891ad3e904dd5548112539c1c98"><div class="ttname"><a href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00249">core_cm3.h:249</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00318">core_cm3.h:318</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a6e1cf12e53a20224f6f62c001d9be972"><div class="ttname"><a href="unionx_p_s_r___type.html#a6e1cf12e53a20224f6f62c001d9be972">xPSR_Type::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00178">core_cm3.h:178</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_ad0fb62e7a08e70fc5e0a76b67809f84b"><div class="ttname"><a href="union_a_p_s_r___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">APSR_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00147">core_cm3.h:147</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a65f27ddc4f7e09c14ce7c5211b2e000a"><div class="ttname"><a href="union_a_p_s_r___type.html#a65f27ddc4f7e09c14ce7c5211b2e000a">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00141">core_cm3.h:141</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_acb2fedfd1da6ff2a57d25fec513ffe25"><div class="ttname"><a href="struct_i_t_m___type.html#acb2fedfd1da6ff2a57d25fec513ffe25">ITM_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00541">core_cm3.h:541</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="struct_i_t_m___type.html#ae9dd9282fab299d0cd6e119564688e53">ITM_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00521">core_cm3.h:521</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_a7a1caf92f32fe9ebd8d1fe89b06c7776"><div class="ttname"><a href="union_a_p_s_r___type.html#a7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00143">core_cm3.h:143</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_abae0610bc2a97bbf7f689e953e0b451f"><div class="ttname"><a href="unionx_p_s_r___type.html#abae0610bc2a97bbf7f689e953e0b451f">xPSR_Type::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00184">core_cm3.h:184</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00331">core_cm3.h:331</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00130">core_cm3.h:130</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00481">core_cm3.h:481</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a72bb9b7d61fe3262cd2a6070a7bd5b69"><div class="ttname"><a href="struct_i_t_m___type.html#a72bb9b7d61fe3262cd2a6070a7bd5b69">ITM_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00519">core_cm3.h:519</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core_debug_html_ga5e99652c1df93b441257389f49407834"><div class="ttname"><a href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a></div><div class="ttdeci">#define CoreDebug_DEMCR_TRCENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00786">core_cm3.h:786</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ad502ba7dbb2aab5f87c782b28f02622d"><div class="ttname"><a href="union_i_p_s_r___type.html#ad502ba7dbb2aab5f87c782b28f02622d">IPSR_Type::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00157">core_cm3.h:157</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ae554433b6f6c4733d222bcb2c75ccb39"><div class="ttname"><a href="struct_i_t_m___type.html#ae554433b6f6c4733d222bcb2c75ccb39">ITM_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00535">core_cm3.h:535</a></div></div>
<div class="ttc" id="group___l_p_c17xx___system_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">IRQ interrupt source definition.</div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00192">core_cm3.h:192</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_af07d9a44e0188d55742f5d6a8752cd2c"><div class="ttname"><a href="struct_i_t_m___type.html#af07d9a44e0188d55742f5d6a8752cd2c">ITM_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00536">core_cm3.h:536</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__definitions_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00101">core_cm3.h:101</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00471">core_cm3.h:471</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00477">core_cm3.h:477</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_acd4a2b64faee91e4a9eef300667fa222"><div class="ttname"><a href="unionx_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">xPSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00181">core_cm3.h:181</a></div></div>
<div class="ttc" id="union_a_p_s_r___type_html_acd4a2b64faee91e4a9eef300667fa222"><div class="ttname"><a href="union_a_p_s_r___type.html#acd4a2b64faee91e4a9eef300667fa222">APSR_Type::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00142">core_cm3.h:142</a></div></div>
<div class="ttc" id="union_c_o_n_t_r_o_l___type_html_ad0fb62e7a08e70fc5e0a76b67809f84b"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html#ad0fb62e7a08e70fc5e0a76b67809f84b">CONTROL_Type::w</a></div><div class="ttdeci">uint32_t w</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00201">core_cm3.h:201</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_a510fcf8ad6966fdfb0767e624b74c64f"><div class="ttname"><a href="struct_i_t_m___type.html#a510fcf8ad6966fdfb0767e624b74c64f">ITM_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00537">core_cm3.h:537</a></div></div>
<div class="ttc" id="core__cm_instr_8h_html"><div class="ttname"><a href="core__cm_instr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File.</div></div>
<div class="ttc" id="struct_s_c_b___type_html_ab9176079ea223dd8902589da91af63a2"><div class="ttname"><a href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00258">core_cm3.h:258</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_aaec159b48828355cb770049b8b2e8d91"><div class="ttname"><a href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00248">core_cm3.h:248</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ab36bf4236041f727b3e5cf2cfaa2aa04"><div class="ttname"><a href="struct_i_t_m___type.html#ab36bf4236041f727b3e5cf2cfaa2aa04">ITM_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00540">core_cm3.h:540</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00166">core_cm3.h:166</a></div></div>
<div class="ttc" id="struct_i_t_m___type_html_ad6c87ae4ca1aa56b4369a97fca639926"><div class="ttname"><a href="struct_i_t_m___type.html#ad6c87ae4ca1aa56b4369a97fca639926">ITM_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00534">core_cm3.h:534</a></div></div>
<div class="ttc" id="group___l_p_c17xx___system_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_l_p_c17xx_8h_source.html#l00099">LPC17xx.h:99</a></div></div>
<div class="ttc" id="unionx_p_s_r___type_html_a5ae954cbd9986cd64625d7fa00943c8e"><div class="ttname"><a href="unionx_p_s_r___type.html#a5ae954cbd9986cd64625d7fa00943c8e">xPSR_Type::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00183">core_cm3.h:183</a></div></div>
<div class="ttc" id="group___c_m_s_i_s__core__register_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00840">core_cm3.h:840</a></div></div>
<div class="ttc" id="union_i_p_s_r___type_html_ac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="union_i_p_s_r___type.html#ac8a6a13838a897c8d0b8bc991bbaf7c1">IPSR_Type::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00158">core_cm3.h:158</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00474">core_cm3.h:474</a></div></div>
<div class="ttc" id="struct_s_c_b___type_html_ad49f99b1c83dcab356579af171bfa475"><div class="ttname"><a href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00257">core_cm3.h:257</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2cfa845288836d0010190eddcc80c178.html">RTE</a></li><li class="navelem"><a class="el" href="dir_482cc91dc9493d727989d0e22764ae5f.html">Device</a></li><li class="navelem"><a class="el" href="dir_f8366fe03b328c0ede86656204a1a819.html">LPC1768</a></li><li class="navelem"><a class="el" href="core__cm3_8h.html">core_cm3.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
