Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jan 29 22:06:07 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_smiley_top_timing_summary_routed.rpt -pb VGA_smiley_top_timing_summary_routed.pb -rpx VGA_smiley_top_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_smiley_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.847        0.000                      0                  108        0.174        0.000                      0                  108        3.000        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.847        0.000                      0                  108        0.174        0.000                      0                  108       19.500        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.847ns  (required time - arrival time)
  Source:                 vd0/r_hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/r_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 1.312ns (21.642%)  route 4.750ns (78.358%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.615    -0.897    vd0/CLK
    SLICE_X4Y66          FDRE                                         r  vd0/r_hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vd0/r_hcounter_reg[6]/Q
                         net (fo=23, routed)          1.783     1.342    vd0/w_counter_x[6]
    SLICE_X6Y65          LUT6 (Prop_lut6_I5_O)        0.124     1.466 r  vd0/r_red[3]_i_61/O
                         net (fo=1, routed)           0.792     2.258    vd0/r_red[3]_i_61_n_0
    SLICE_X5Y65          LUT4 (Prop_lut4_I3_O)        0.124     2.382 r  vd0/r_red[3]_i_24/O
                         net (fo=2, routed)           1.024     3.406    vd0/r_red[3]_i_24_n_0
    SLICE_X5Y63          LUT4 (Prop_lut4_I0_O)        0.152     3.558 r  vd0/r_red[3]_i_8/O
                         net (fo=2, routed)           0.281     3.839    vd0/r_red[3]_i_8_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.332     4.171 r  vd0/r_red[3]_i_2/O
                         net (fo=1, routed)           0.870     5.041    vd0/r_red[3]_i_2_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124     5.165 r  vd0/r_red[3]_i_1/O
                         net (fo=1, routed)           0.000     5.165    vs0/r_red_reg[3]_1
    SLICE_X4Y63          FDRE                                         r  vs0/r_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.502    38.506    vs0/clk_out1
    SLICE_X4Y63          FDRE                                         r  vs0/r_red_reg[3]/C
                         clock pessimism              0.575    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)        0.029    39.013    vs0/r_red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.013    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 33.847    

Slack (MET) :             33.956ns  (required time - arrival time)
  Source:                 vd0/r_vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/r_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.138ns (19.127%)  route 4.812ns (80.873%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vd0/CLK
    SLICE_X2Y62          FDRE                                         r  vd0/r_vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.518    -0.372 r  vd0/r_vcounter_reg[1]/Q
                         net (fo=35, routed)          1.722     1.350    vd0/w_counter_y[1]
    SLICE_X4Y62          LUT5 (Prop_lut5_I4_O)        0.124     1.474 f  vd0/r_blue[3]_i_19/O
                         net (fo=1, routed)           0.820     2.294    vd0/r_blue[3]_i_19_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     2.418 f  vd0/r_blue[3]_i_15/O
                         net (fo=1, routed)           0.526     2.944    vd0/r_blue[3]_i_15_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I0_O)        0.124     3.068 r  vd0/r_blue[3]_i_9/O
                         net (fo=1, routed)           1.104     4.172    vd0/r_blue[3]_i_9_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  vd0/r_blue[3]_i_4/O
                         net (fo=1, routed)           0.639     4.936    vd0/r_blue[3]_i_4_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.124     5.060 r  vd0/r_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.060    vs0/r_hcounter_reg[7]
    SLICE_X3Y63          FDRE                                         r  vs0/r_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.504    38.508    vs0/clk_out1
    SLICE_X3Y63          FDRE                                         r  vs0/r_blue_reg[3]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X3Y63          FDRE (Setup_fdre_C_D)        0.029    39.016    vs0/r_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                 33.956    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.965     4.224    vs0/clear
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[0]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 34.335    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.965     4.224    vs0/clear
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[1]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 34.335    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.965     4.224    vs0/clear
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[2]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 34.335    

Slack (MET) :             34.335ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.182ns (23.113%)  route 3.932ns (76.887%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.965     4.224    vs0/clear
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[3]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y54          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 34.335    

Slack (MET) :             34.354ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/FRAME_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 1.304ns (23.491%)  route 4.247ns (76.509%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y58          FDRE                                         r  vs0/clk_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vs0/clk_counter_reg[19]/Q
                         net (fo=9, routed)           0.937     0.503    vs0/clk_counter_reg[19]
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.148     0.651 r  vs0/FRAME[0]_i_19/O
                         net (fo=2, routed)           0.969     1.620    vs0/FRAME[0]_i_19_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.328     1.948 r  vs0/FRAME[0]_i_14/O
                         net (fo=1, routed)           0.810     2.759    vs0/FRAME[0]_i_14_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I4_O)        0.124     2.883 r  vs0/FRAME[0]_i_5/O
                         net (fo=1, routed)           0.727     3.610    vs0/FRAME[0]_i_5_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.734 r  vs0/FRAME[0]_i_3/O
                         net (fo=1, routed)           0.803     4.537    vs0/FRAME[0]
    SLICE_X4Y59          LUT5 (Prop_lut5_I2_O)        0.124     4.661 r  vs0/FRAME[0]_i_1/O
                         net (fo=1, routed)           0.000     4.661    vs0/FRAME[0]_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  vs0/FRAME_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.505    38.509    vs0/clk_out1
    SLICE_X4Y59          FDRE                                         r  vs0/FRAME_reg[0]/C
                         clock pessimism              0.575    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.029    39.016    vs0/FRAME_reg[0]
  -------------------------------------------------------------------
                         required time                         39.016    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                 34.354    

Slack (MET) :             34.476ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.182ns (23.768%)  route 3.791ns (76.232%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.825     4.083    vs0/clear
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[4]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y55          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 34.476    

Slack (MET) :             34.476ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.182ns (23.768%)  route 3.791ns (76.232%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.825     4.083    vs0/clear
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[5]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y55          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 34.476    

Slack (MET) :             34.476ns  (required time - arrival time)
  Source:                 vs0/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 1.182ns (23.768%)  route 3.791ns (76.232%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.622    -0.890    vs0/clk_out1
    SLICE_X5Y57          FDRE                                         r  vs0/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  vs0/clk_counter_reg[14]/Q
                         net (fo=7, routed)           0.892     0.458    vs0/clk_counter_reg[14]
    SLICE_X4Y57          LUT3 (Prop_lut3_I1_O)        0.152     0.610 f  vs0/FRAME[0]_i_11/O
                         net (fo=3, routed)           0.845     1.455    vs0/FRAME[0]_i_11_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.326     1.781 r  vs0/clk_counter[0]_i_5/O
                         net (fo=2, routed)           0.931     2.711    vs0/clk_counter[0]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124     2.835 f  vs0/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.299     3.135    vs0/clk_counter[0]_i_3_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.259 r  vs0/clk_counter[0]_i_1/O
                         net (fo=27, routed)          0.825     4.083    vs0/clear
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.507    38.511    vs0/clk_out1
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[6]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y55          FDRE (Setup_fdre_C_R)       -0.429    38.560    vs0/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                 34.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vd0/r_hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.588    -0.593    vd0/CLK
    SLICE_X3Y66          FDRE                                         r  vd0/r_hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vd0/r_hcounter_reg[2]/Q
                         net (fo=21, routed)          0.121    -0.331    vd0/w_counter_x[2]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.045    -0.286 r  vd0/r_hcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    vd0/p_0_in__0[4]
    SLICE_X2Y66          FDRE                                         r  vd0/r_hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.833    vd0/CLK
    SLICE_X2Y66          FDRE                                         r  vd0/r_hcounter_reg[4]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.120    -0.460    vd0/r_hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vd0/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.831%)  route 0.144ns (43.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.590    -0.591    vd0/CLK
    SLICE_X0Y62          FDRE                                         r  vd0/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vd0/r_vcounter_reg[0]/Q
                         net (fo=23, routed)          0.144    -0.306    vd0/w_counter_y[0]
    SLICE_X1Y62          LUT5 (Prop_lut5_I1_O)        0.049    -0.257 r  vd0/r_vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    vd0/p_0_in[4]
    SLICE_X1Y62          FDRE                                         r  vd0/r_vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.859    -0.830    vd0/CLK
    SLICE_X1Y62          FDRE                                         r  vd0/r_vcounter_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.107    -0.471    vd0/r_vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vd0/r_vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.590    -0.591    vd0/CLK
    SLICE_X0Y62          FDRE                                         r  vd0/r_vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vd0/r_vcounter_reg[0]/Q
                         net (fo=23, routed)          0.144    -0.306    vd0/w_counter_y[0]
    SLICE_X1Y62          LUT4 (Prop_lut4_I1_O)        0.045    -0.261 r  vd0/r_vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    vd0/p_0_in[3]
    SLICE_X1Y62          FDRE                                         r  vd0/r_vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.859    -0.830    vd0/CLK
    SLICE_X1Y62          FDRE                                         r  vd0/r_vcounter_reg[3]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092    -0.486    vd0/r_vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vd0/r_hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.684%)  route 0.173ns (43.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.586    -0.595    vd0/CLK
    SLICE_X4Y66          FDRE                                         r  vd0/r_hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  vd0/r_hcounter_reg[1]/Q
                         net (fo=20, routed)          0.173    -0.294    vd0/w_counter_x[1]
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.099    -0.195 r  vd0/r_hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vd0/p_0_in__0[5]
    SLICE_X2Y66          FDRE                                         r  vd0/r_hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.833    vd0/CLK
    SLICE_X2Y66          FDRE                                         r  vd0/r_hcounter_reg[5]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.121    -0.437    vd0/r_hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vd0/r_vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.336%)  route 0.176ns (48.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.589    -0.592    vd0/CLK
    SLICE_X1Y63          FDRE                                         r  vd0/r_vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vd0/r_vcounter_reg[8]/Q
                         net (fo=14, routed)          0.176    -0.275    vd0/w_counter_y[8]
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  vd0/r_vcounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.230    vd0/p_0_in[9]
    SLICE_X3Y62          FDRE                                         r  vd0/r_vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.859    -0.830    vd0/CLK
    SLICE_X3Y62          FDRE                                         r  vd0/r_vcounter_reg[9]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.092    -0.484    vd0/r_vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vd0/r_hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.183%)  route 0.177ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.588    -0.593    vd0/CLK
    SLICE_X2Y66          FDRE                                         r  vd0/r_hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  vd0/r_hcounter_reg[4]/Q
                         net (fo=23, routed)          0.177    -0.253    vd0/w_counter_x[4]
    SLICE_X4Y66          LUT6 (Prop_lut6_I4_O)        0.045    -0.208 r  vd0/r_hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    vd0/p_0_in__0[8]
    SLICE_X4Y66          FDRE                                         r  vd0/r_hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.855    -0.835    vd0/CLK
    SLICE_X4Y66          FDRE                                         r  vd0/r_hcounter_reg[8]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X4Y66          FDRE (Hold_fdre_C_D)         0.092    -0.468    vd0/r_hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vs0/r_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/r_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.589    -0.592    vs0/clk_out1
    SLICE_X3Y63          FDRE                                         r  vs0/r_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vs0/r_blue_reg[3]/Q
                         net (fo=2, routed)           0.167    -0.284    vd0/w_blue[0]
    SLICE_X3Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  vd0/r_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vs0/r_hcounter_reg[7]
    SLICE_X3Y63          FDRE                                         r  vs0/r_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.858    -0.831    vs0/clk_out1
    SLICE_X3Y63          FDRE                                         r  vs0/r_blue_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.501    vs0/r_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vs0/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.590    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vs0/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.329    vs0/clk_counter_reg[3]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  vs0/clk_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.221    vs0/clk_counter_reg[0]_i_2_n_4
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.861    -0.828    vs0/clk_out1
    SLICE_X5Y54          FDRE                                         r  vs0/clk_counter_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.105    -0.485    vs0/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vs0/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vs0/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.591    -0.590    vs0/clk_out1
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vs0/clk_counter_reg[7]/Q
                         net (fo=7, routed)           0.120    -0.329    vs0/clk_counter_reg[7]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  vs0/clk_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    vs0/clk_counter_reg[4]_i_1_n_4
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.861    -0.828    vs0/clk_out1
    SLICE_X5Y55          FDRE                                         r  vs0/clk_counter_reg[7]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.105    -0.485    vs0/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vd0/r_hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd0/r_hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.588    -0.593    vd0/CLK
    SLICE_X3Y66          FDRE                                         r  vd0/r_hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vd0/r_hcounter_reg[2]/Q
                         net (fo=21, routed)          0.190    -0.262    vd0/w_counter_x[2]
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.042    -0.220 r  vd0/r_hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vd0/p_0_in__0[3]
    SLICE_X3Y66          FDRE                                         r  vd0/r_hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk25hertz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk25hertz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk25hertz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk25hertz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk25hertz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.856    -0.833    vd0/CLK
    SLICE_X3Y66          FDRE                                         r  vd0/r_hcounter_reg[3]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.107    -0.486    vd0/r_hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25hertz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk25hertz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y66      vd0/r_hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y66      vd0/r_hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y66      vd0/r_hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y66      vd0/r_hcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y66      vd0/r_hcounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y66      vd0/r_hcounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y66      vd0/r_hcounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y66      vd0/r_hcounter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y66      vd0/r_hcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y66      vd0/r_hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y66      vd0/r_hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y66      vd0/r_hcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y66      vd0/r_hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y66      vd0/r_hcounter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25hertz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk25hertz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk25hertz/inst/mmcm_adv_inst/CLKFBOUT



