-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity svm_classifier_getTanh is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    theta_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of svm_classifier_getTanh is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_A00 : STD_LOGIC_VECTOR (15 downto 0) := "0000101000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv21_7F737 : STD_LOGIC_VECTOR (20 downto 0) := "001111111011100110111";
    constant ap_const_lv21_8C9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100011001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv21_7FBEA : STD_LOGIC_VECTOR (20 downto 0) := "001111111101111101010";
    constant ap_const_lv21_416 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000010110";
    constant ap_const_lv21_7FDFE : STD_LOGIC_VECTOR (20 downto 0) := "001111111110111111110";
    constant ap_const_lv21_202 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000010";
    constant ap_const_lv13_1657 : STD_LOGIC_VECTOR (12 downto 0) := "1011001010111";
    constant ap_const_lv13_9A8 : STD_LOGIC_VECTOR (12 downto 0) := "0100110101000";
    constant ap_const_lv11_595 : STD_LOGIC_VECTOR (10 downto 0) := "10110010101";
    constant ap_const_lv11_26A : STD_LOGIC_VECTOR (10 downto 0) := "01001101010";
    constant ap_const_lv11_596 : STD_LOGIC_VECTOR (10 downto 0) := "10110010110";
    constant ap_const_lv13_1351 : STD_LOGIC_VECTOR (12 downto 0) := "1001101010001";
    constant ap_const_lv13_1B2B : STD_LOGIC_VECTOR (12 downto 0) := "1101100101011";
    constant ap_const_lv13_4D4 : STD_LOGIC_VECTOR (12 downto 0) := "0010011010100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv21_7FF00 : STD_LOGIC_VECTOR (20 downto 0) := "001111111111100000000";
    constant ap_const_lv21_100 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_pp0_stg0_fsm_0 : STD_LOGIC;
    signal ap_sig_18 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal sinh_lut_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sinh_lut_V_ce0 : STD_LOGIC;
    signal sinh_lut_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cosh_lut_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal cosh_lut_V_ce0 : STD_LOGIC;
    signal cosh_lut_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neg_fu_187_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_reg_1077 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1077_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_54_fu_201_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_54_reg_1082 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1087 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_257_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_1_reg_1091 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_p_1_reg_1091_pp0_iter1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_p_1_reg_1091_pp0_iter2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_408_fu_277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_408_reg_1097 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_fu_311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_reg_1104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_410_fu_355_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_410_reg_1110 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_116_2_fu_393_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_116_2_reg_1116 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_416_reg_1121 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_111_2_fu_499_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_111_2_reg_1128 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_114_2_fu_550_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_114_2_reg_1134 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_3_fu_556_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_3_reg_1140 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf15_3_fu_566_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf15_3_reg_1145 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_422_fu_606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_422_reg_1150 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_427_reg_1156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_111_4_fu_779_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_111_4_reg_1162 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_114_4_fu_822_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_114_4_reg_1168 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf_5_fu_828_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf_5_reg_1174 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf15_5_fu_834_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf15_5_reg_1179 : STD_LOGIC_VECTOR (14 downto 0);
    signal sincos_V_reg_1194 : STD_LOGIC_VECTOR (15 downto 0);
    signal sinsin_V_reg_1199 : STD_LOGIC_VECTOR (15 downto 0);
    signal cossin_V_reg_1204 : STD_LOGIC_VECTOR (15 downto 0);
    signal coscos_V_reg_1209 : STD_LOGIC_VECTOR (15 downto 0);
    signal pro_V_fu_1059_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_phi_fu_180_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_195_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_407_fu_233_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_fu_215_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_20_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_243_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_406_fu_225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_249_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_22_fu_265_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_in_V_assign_fu_272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_fu_285_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_140_cast_fu_293_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_450_cast_cast_fu_297_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_46_fu_305_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_269_fu_319_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_1_fu_329_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_140_1_cast_fu_337_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1418_1_cast_cast_fu_341_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_116_1_fu_349_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_277_fu_363_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_2_fu_373_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_140_2_cast_fu_381_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1418_2_cast_cast_fu_385_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mf_1_fu_421_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_18_1_fu_414_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_127_1_fu_428_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_127_1_cast_fu_435_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_385_fu_407_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1356_1_cast_cast_fu_445_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_114_1_fu_452_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mf_2_fu_462_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_411_fu_468_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_412_fu_478_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_413_fu_488_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_111_1_fu_439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1304_2_cast_fu_495_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal OP2_V_19_2_cast_fu_505_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_273_fu_515_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal mf15_2_fu_509_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_fu_529_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_274_fu_525_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_415_fu_539_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_114_1_cast_cast_fu_458_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1356_2_cast_fu_546_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal OP2_V_19_3_cast_cast_fu_562_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_286_fu_572_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_3_fu_581_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_140_3_cast_fu_589_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1418_3_cast_cast_fu_593_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_116_3_fu_600_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_295_fu_614_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_4_fu_624_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_140_4_cast_fu_632_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1418_4_cast_cast_fu_636_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_116_4_fu_644_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_418_fu_673_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_417_fu_664_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_v_fu_682_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_111_2_cast2_fu_658_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1304_3_cast_fu_689_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_419_fu_699_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_420_fu_712_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_284_fu_721_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_283_fu_708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_421_fu_725_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_114_2_cast1_fu_661_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1356_3_cast_fu_732_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_114_3_fu_736_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf_4_fu_742_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_424_fu_758_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_423_fu_748_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_v9_fu_768_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_111_3_fu_693_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1304_4_cast_fu_775_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf15_4_fu_785_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_426_fu_801_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_425_fu_791_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_v1_fu_811_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1356_4_cast_fu_818_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_429_fu_854_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_428_fu_845_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_v2_fu_863_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1304_5_cast_fu_870_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_431_fu_888_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_430_fu_879_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_v3_fu_897_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1356_5_cast_fu_904_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_111_5_fu_874_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_25_fu_913_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_fu_931_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_cast_fu_927_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_3_fu_931_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_cast_fu_923_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_3_fu_931_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_114_5_fu_908_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_947_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_4_fu_961_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_1_cast_fu_957_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_4_fu_961_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_fu_961_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_5_fu_981_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_5_fu_981_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_cast_fu_977_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_5_fu_981_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_6_fu_997_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_6_fu_997_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_6_fu_997_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_305_fu_1017_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_304_fu_1013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_306_fu_1031_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cosh_out_V_fu_1021_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1053_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1053_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_47_fu_1064_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal ap_sig_311 : BOOLEAN;

    component svm_classifier_mul_10s_9ns_19_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component svm_classifier_sdiv_13ns_8s_13_17 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component svm_classifier_getTanh_sinh_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component svm_classifier_getTanh_cosh_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    sinh_lut_V_U : component svm_classifier_getTanh_sinh_lut_V
    generic map (
        DataWidth => 9,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sinh_lut_V_address0,
        ce0 => sinh_lut_V_ce0,
        q0 => sinh_lut_V_q0);

    cosh_lut_V_U : component svm_classifier_getTanh_cosh_lut_V
    generic map (
        DataWidth => 9,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cosh_lut_V_address0,
        ce0 => cosh_lut_V_ce0,
        q0 => cosh_lut_V_q0);

    svm_classifier_mul_10s_9ns_19_1_U0 : component svm_classifier_mul_10s_9ns_19_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 19)
    port map (
        din0 => p_Val2_3_fu_931_p0,
        din1 => p_Val2_3_fu_931_p1,
        dout => p_Val2_3_fu_931_p2);

    svm_classifier_mul_10s_9ns_19_1_U1 : component svm_classifier_mul_10s_9ns_19_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 19)
    port map (
        din0 => p_Val2_4_fu_961_p0,
        din1 => p_Val2_4_fu_961_p1,
        dout => p_Val2_4_fu_961_p2);

    svm_classifier_mul_10s_9ns_19_1_U2 : component svm_classifier_mul_10s_9ns_19_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 19)
    port map (
        din0 => p_Val2_5_fu_981_p0,
        din1 => p_Val2_5_fu_981_p1,
        dout => p_Val2_5_fu_981_p2);

    svm_classifier_mul_10s_9ns_19_1_U3 : component svm_classifier_mul_10s_9ns_19_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        dout_WIDTH => 19)
    port map (
        din0 => p_Val2_6_fu_997_p0,
        din1 => p_Val2_6_fu_997_p1,
        dout => p_Val2_6_fu_997_p2);

    svm_classifier_sdiv_13ns_8s_13_17_U4 : component svm_classifier_sdiv_13ns_8s_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1053_p0,
        din1 => cosh_out_V_fu_1021_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_1053_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_311) then
                if ((tmp_s_reg_1087 = ap_const_lv1_0)) then 
                    ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2 <= ap_const_lv8_20;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_ppstg_neg_reg_1077_pp0_iter1 <= neg_reg_1077;
                ap_reg_ppstg_p_1_reg_1091_pp0_iter1 <= p_1_reg_1091;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 <= tmp_s_reg_1087;
                neg_reg_1077 <= theta_in_V(15 downto 15);
                p_Val2_s_54_reg_1082 <= p_Val2_s_54_fu_201_p3;
                tmp_s_reg_1087 <= tmp_s_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then
                ap_reg_ppstg_neg_reg_1077_pp0_iter10 <= ap_reg_ppstg_neg_reg_1077_pp0_iter9;
                ap_reg_ppstg_neg_reg_1077_pp0_iter11 <= ap_reg_ppstg_neg_reg_1077_pp0_iter10;
                ap_reg_ppstg_neg_reg_1077_pp0_iter12 <= ap_reg_ppstg_neg_reg_1077_pp0_iter11;
                ap_reg_ppstg_neg_reg_1077_pp0_iter13 <= ap_reg_ppstg_neg_reg_1077_pp0_iter12;
                ap_reg_ppstg_neg_reg_1077_pp0_iter14 <= ap_reg_ppstg_neg_reg_1077_pp0_iter13;
                ap_reg_ppstg_neg_reg_1077_pp0_iter15 <= ap_reg_ppstg_neg_reg_1077_pp0_iter14;
                ap_reg_ppstg_neg_reg_1077_pp0_iter16 <= ap_reg_ppstg_neg_reg_1077_pp0_iter15;
                ap_reg_ppstg_neg_reg_1077_pp0_iter17 <= ap_reg_ppstg_neg_reg_1077_pp0_iter16;
                ap_reg_ppstg_neg_reg_1077_pp0_iter18 <= ap_reg_ppstg_neg_reg_1077_pp0_iter17;
                ap_reg_ppstg_neg_reg_1077_pp0_iter19 <= ap_reg_ppstg_neg_reg_1077_pp0_iter18;
                ap_reg_ppstg_neg_reg_1077_pp0_iter2 <= ap_reg_ppstg_neg_reg_1077_pp0_iter1;
                ap_reg_ppstg_neg_reg_1077_pp0_iter20 <= ap_reg_ppstg_neg_reg_1077_pp0_iter19;
                ap_reg_ppstg_neg_reg_1077_pp0_iter3 <= ap_reg_ppstg_neg_reg_1077_pp0_iter2;
                ap_reg_ppstg_neg_reg_1077_pp0_iter4 <= ap_reg_ppstg_neg_reg_1077_pp0_iter3;
                ap_reg_ppstg_neg_reg_1077_pp0_iter5 <= ap_reg_ppstg_neg_reg_1077_pp0_iter4;
                ap_reg_ppstg_neg_reg_1077_pp0_iter6 <= ap_reg_ppstg_neg_reg_1077_pp0_iter5;
                ap_reg_ppstg_neg_reg_1077_pp0_iter7 <= ap_reg_ppstg_neg_reg_1077_pp0_iter6;
                ap_reg_ppstg_neg_reg_1077_pp0_iter8 <= ap_reg_ppstg_neg_reg_1077_pp0_iter7;
                ap_reg_ppstg_neg_reg_1077_pp0_iter9 <= ap_reg_ppstg_neg_reg_1077_pp0_iter8;
                ap_reg_ppstg_p_1_reg_1091_pp0_iter2 <= ap_reg_ppstg_p_1_reg_1091_pp0_iter1;
                ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2 <= tmp_416_reg_1121;
                ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3 <= tmp_427_reg_1156;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7;
                ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3 = ap_const_lv1_0)))) then
                coscos_V_reg_1209 <= p_Val2_6_fu_997_p2(17 downto 2);
                cossin_V_reg_1204 <= p_Val2_5_fu_981_p2(17 downto 2);
                sincos_V_reg_1194 <= p_Val2_3_fu_931_p2(17 downto 2);
                sinsin_V_reg_1199 <= p_Val2_4_fu_961_p2(17 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_416_reg_1121)))) then
                mf15_3_reg_1145 <= mf15_3_fu_566_p2;
                mf_3_reg_1140 <= mf_3_fu_556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_427_reg_1156)))) then
                mf15_5_reg_1179 <= mf15_5_fu_834_p2;
                mf_5_reg_1174 <= mf_5_fu_828_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((tmp_s_fu_209_p2 = ap_const_lv1_0)))) then
                p_1_reg_1091 <= p_1_fu_257_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 = ap_const_lv1_0)))) then
                p_Val2_111_2_reg_1128 <= p_Val2_111_2_fu_499_p2;
                p_Val2_114_2_reg_1134 <= p_Val2_114_2_fu_550_p2;
                tmp_422_reg_1150 <= p_Val2_116_3_fu_600_p2(18 downto 18);
                tmp_427_reg_1156 <= p_Val2_116_4_fu_644_p2(18 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 = ap_const_lv1_0)))) then
                p_Val2_111_4_reg_1162 <= p_Val2_111_4_fu_779_p2;
                p_Val2_114_4_reg_1168 <= p_Val2_114_4_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((tmp_s_reg_1087 = ap_const_lv1_0)))) then
                    p_Val2_116_2_reg_1116(20 downto 2) <= p_Val2_116_2_fu_393_p2(20 downto 2);
                tmp_408_reg_1097 <= theta_in_V_assign_fu_272_p2(15 downto 15);
                tmp_409_reg_1104 <= p_Val2_46_fu_305_p2(18 downto 18);
                tmp_410_reg_1110 <= p_Val2_116_1_fu_349_p2(18 downto 18);
                tmp_416_reg_1121 <= p_Val2_116_2_fu_393_p2(18 downto 18);
            end if;
        end if;
    end process;
    p_Val2_116_2_reg_1116(1 downto 0) <= "10";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    OP1_V_1_cast_fu_977_p1 <= std_logic_vector(resize(unsigned(cosh_lut_V_q0),19));
    OP1_V_cast_fu_923_p1 <= std_logic_vector(resize(unsigned(sinh_lut_V_q0),19));
    OP2_V_18_1_fu_414_p3 <= 
        ap_const_lv11_595 when (tmp_408_reg_1097(0) = '1') else 
        ap_const_lv11_26A;
    OP2_V_19_2_cast_fu_505_p1 <= std_logic_vector(resize(unsigned(p_Val2_111_1_fu_439_p2),14));
    OP2_V_19_3_cast_cast_fu_562_p1 <= std_logic_vector(resize(unsigned(p_Val2_111_2_fu_499_p2),14));
        OP2_V_1_cast_fu_957_p1 <= std_logic_vector(resize(signed(tmp_28_fu_947_p4),19));

        OP2_V_cast_fu_927_p1 <= std_logic_vector(resize(signed(tmp_25_fu_913_p4),19));


    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it21)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20, ap_reg_ppiten_pp0_it21)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it21))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1 <= "XXXXXXXX";
    ap_reg_ppiten_pp0_it0 <= ap_start;
    ap_return <= 
        p_Val2_47_fu_1064_p2 when (ap_reg_ppstg_neg_reg_1077_pp0_iter20(0) = '1') else 
        p_Val2_11_phi_fu_180_p4;

    ap_sig_18_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_18 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_311_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1)
    begin
                ap_sig_311 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_0_assign_proc : process(ap_sig_18)
    begin
        if (ap_sig_18) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20))) then 
            ap_sig_pprstidle_pp0 <= ap_const_logic_1;
        else 
            ap_sig_pprstidle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cosh_lut_V_address0 <= tmp_23_fu_840_p1(3 - 1 downto 0);

    cosh_lut_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            cosh_lut_V_ce0 <= ap_const_logic_1;
        else 
            cosh_lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosh_out_V_fu_1021_p4 <= tmp_305_fu_1017_p2(14 downto 7);
    grp_fu_1053_p0 <= (tmp_306_fu_1031_p4 & ap_const_lv5_0);
    mf15_2_fu_509_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(OP2_V_19_2_cast_fu_505_p1));
    mf15_3_fu_566_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(OP2_V_19_3_cast_cast_fu_562_p1));
    mf15_4_fu_785_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_111_3_fu_693_p2));
    mf15_5_fu_834_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_111_4_fu_779_p2));
    mf_1_fu_421_p3 <= 
        ap_const_lv11_26A when (tmp_408_reg_1097(0) = '1') else 
        ap_const_lv11_596;
    mf_2_fu_462_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_Val2_114_1_fu_452_p2));
    mf_3_fu_556_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(p_Val2_114_2_fu_550_p2));
    mf_4_fu_742_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_114_3_fu_736_p2));
    mf_5_fu_828_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_114_4_fu_822_p2));
    neg_fu_187_p3 <= theta_in_V(15 downto 15);
    p_1_fu_257_p3 <= 
        p_s_fu_249_p3 when (tmp_406_fu_225_p3(0) = '1') else 
        ret_V_fu_215_p4;
    p_Val2_111_1_fu_439_p2 <= std_logic_vector(signed(ap_const_lv13_1351) + signed(tmp_127_1_cast_fu_435_p1));
    p_Val2_111_2_cast2_fu_658_p1 <= std_logic_vector(resize(unsigned(p_Val2_111_2_reg_1128),15));
    p_Val2_111_2_fu_499_p2 <= std_logic_vector(unsigned(p_Val2_111_1_fu_439_p2) + unsigned(tmp_1304_2_cast_fu_495_p1));
    p_Val2_111_3_fu_693_p2 <= std_logic_vector(unsigned(p_Val2_111_2_cast2_fu_658_p1) + unsigned(tmp_1304_3_cast_fu_689_p1));
    p_Val2_111_4_fu_779_p2 <= std_logic_vector(unsigned(p_Val2_111_3_fu_693_p2) + unsigned(tmp_1304_4_cast_fu_775_p1));
    p_Val2_111_5_fu_874_p2 <= std_logic_vector(unsigned(p_Val2_111_4_reg_1162) + unsigned(tmp_1304_5_cast_fu_870_p1));
        p_Val2_114_1_cast_cast_fu_458_p1 <= std_logic_vector(resize(signed(p_Val2_114_1_fu_452_p2),14));

    p_Val2_114_1_fu_452_p2 <= std_logic_vector(unsigned(tmp_385_fu_407_p3) + unsigned(tmp_1356_1_cast_cast_fu_445_p3));
        p_Val2_114_2_cast1_fu_661_p1 <= std_logic_vector(resize(signed(p_Val2_114_2_reg_1134),15));

    p_Val2_114_2_fu_550_p2 <= std_logic_vector(signed(p_Val2_114_1_cast_cast_fu_458_p1) + signed(tmp_1356_2_cast_fu_546_p1));
    p_Val2_114_3_fu_736_p2 <= std_logic_vector(signed(p_Val2_114_2_cast1_fu_661_p1) + signed(tmp_1356_3_cast_fu_732_p1));
    p_Val2_114_4_fu_822_p2 <= std_logic_vector(unsigned(p_Val2_114_3_fu_736_p2) + unsigned(tmp_1356_4_cast_fu_818_p1));
    p_Val2_114_5_fu_908_p2 <= std_logic_vector(unsigned(p_Val2_114_4_reg_1168) + unsigned(tmp_1356_5_cast_fu_904_p1));
    p_Val2_116_1_fu_349_p2 <= std_logic_vector(signed(tmp_140_1_cast_fu_337_p1) - signed(tmp_1418_1_cast_cast_fu_341_p3));
    p_Val2_116_2_fu_393_p2 <= std_logic_vector(signed(tmp_140_2_cast_fu_381_p1) - signed(tmp_1418_2_cast_cast_fu_385_p3));
    p_Val2_116_3_fu_600_p2 <= std_logic_vector(signed(tmp_140_3_cast_fu_589_p1) - signed(tmp_1418_3_cast_cast_fu_593_p3));
    p_Val2_116_4_fu_644_p2 <= std_logic_vector(signed(tmp_140_4_cast_fu_632_p1) - signed(tmp_1418_4_cast_cast_fu_636_p3));

    p_Val2_11_phi_fu_180_p4_assign_proc : process(ap_reg_ppiten_pp0_it21, ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20, pro_V_fu_1059_p1, ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not((ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20 = ap_const_lv1_0)))) then 
            p_Val2_11_phi_fu_180_p4 <= pro_V_fu_1059_p1;
        else 
            p_Val2_11_phi_fu_180_p4 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21;
        end if; 
    end process;

    p_Val2_3_fu_931_p0 <= OP2_V_cast_fu_927_p1(10 - 1 downto 0);
    p_Val2_3_fu_931_p1 <= OP1_V_cast_fu_923_p1(9 - 1 downto 0);
    p_Val2_46_fu_305_p2 <= std_logic_vector(signed(tmp_140_cast_fu_293_p1) - signed(tmp_450_cast_cast_fu_297_p3));
    p_Val2_47_fu_1064_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_11_phi_fu_180_p4));
    p_Val2_4_fu_961_p0 <= OP2_V_1_cast_fu_957_p1(10 - 1 downto 0);
    p_Val2_4_fu_961_p1 <= OP1_V_cast_fu_923_p1(9 - 1 downto 0);
    p_Val2_5_fu_981_p0 <= OP2_V_1_cast_fu_957_p1(10 - 1 downto 0);
    p_Val2_5_fu_981_p1 <= OP1_V_1_cast_fu_977_p1(9 - 1 downto 0);
    p_Val2_6_fu_997_p0 <= OP2_V_cast_fu_927_p1(10 - 1 downto 0);
    p_Val2_6_fu_997_p1 <= OP1_V_1_cast_fu_977_p1(9 - 1 downto 0);
    p_Val2_s_54_fu_201_p3 <= 
        p_Val2_s_fu_195_p2 when (neg_fu_187_p3(0) = '1') else 
        theta_in_V;
    p_Val2_s_fu_195_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(theta_in_V));
    p_s_fu_249_p3 <= 
        ret_V_fu_215_p4 when (tmp_20_fu_237_p2(0) = '1') else 
        ret_V_1_fu_243_p2;
    p_v1_fu_811_p3 <= 
        tmp_426_fu_801_p4 when (tmp_422_reg_1150(0) = '1') else 
        tmp_425_fu_791_p4;
    p_v2_fu_863_p3 <= 
        tmp_429_fu_854_p4 when (ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3(0) = '1') else 
        tmp_428_fu_845_p4;
    p_v3_fu_897_p3 <= 
        tmp_431_fu_888_p4 when (ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3(0) = '1') else 
        tmp_430_fu_879_p4;
    p_v9_fu_768_p3 <= 
        tmp_424_fu_758_p4 when (tmp_422_reg_1150(0) = '1') else 
        tmp_423_fu_748_p4;
    p_v_fu_682_p3 <= 
        tmp_418_fu_673_p4 when (ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2(0) = '1') else 
        tmp_417_fu_664_p4;
    pro_V_fu_1059_p1 <= grp_fu_1053_p2(8 - 1 downto 0);
    ret_V_1_fu_243_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ret_V_fu_215_p4));
    ret_V_fu_215_p4 <= p_Val2_s_54_fu_201_p3(15 downto 9);
    sinh_lut_V_address0 <= tmp_23_fu_840_p1(3 - 1 downto 0);

    sinh_lut_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            sinh_lut_V_ce0 <= ap_const_logic_1;
        else 
            sinh_lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    theta_in_V_assign_fu_272_p2 <= std_logic_vector(unsigned(p_Val2_s_54_reg_1082) - unsigned(tmp_22_fu_265_p3));
        tmp_127_1_cast_fu_435_p1 <= std_logic_vector(resize(signed(tmp_127_1_fu_428_p3),13));

    tmp_127_1_fu_428_p3 <= 
        mf_1_fu_421_p3 when (tmp_409_reg_1104(0) = '1') else 
        OP2_V_18_1_fu_414_p3;
        tmp_1304_2_cast_fu_495_p1 <= std_logic_vector(resize(signed(tmp_413_fu_488_p3),13));

        tmp_1304_3_cast_fu_689_p1 <= std_logic_vector(resize(signed(p_v_fu_682_p3),15));

        tmp_1304_4_cast_fu_775_p1 <= std_logic_vector(resize(signed(p_v9_fu_768_p3),15));

        tmp_1304_5_cast_fu_870_p1 <= std_logic_vector(resize(signed(p_v2_fu_863_p3),15));

    tmp_1356_1_cast_cast_fu_445_p3 <= 
        ap_const_lv13_1B2B when (tmp_409_reg_1104(0) = '1') else 
        ap_const_lv13_4D4;
        tmp_1356_2_cast_fu_546_p1 <= std_logic_vector(resize(signed(tmp_415_fu_539_p3),14));

        tmp_1356_3_cast_fu_732_p1 <= std_logic_vector(resize(signed(tmp_421_fu_725_p3),15));

        tmp_1356_4_cast_fu_818_p1 <= std_logic_vector(resize(signed(p_v1_fu_811_p3),15));

        tmp_1356_5_cast_fu_904_p1 <= std_logic_vector(resize(signed(p_v3_fu_897_p3),15));

        tmp_140_1_cast_fu_337_p1 <= std_logic_vector(resize(signed(tmp_140_1_fu_329_p3),21));

    tmp_140_1_fu_329_p3 <= (tmp_269_fu_319_p4 & ap_const_lv3_0);
        tmp_140_2_cast_fu_381_p1 <= std_logic_vector(resize(signed(tmp_140_2_fu_373_p3),21));

    tmp_140_2_fu_373_p3 <= (tmp_277_fu_363_p4 & ap_const_lv3_0);
        tmp_140_3_cast_fu_589_p1 <= std_logic_vector(resize(signed(tmp_140_3_fu_581_p3),21));

    tmp_140_3_fu_581_p3 <= (tmp_286_fu_572_p4 & ap_const_lv3_0);
        tmp_140_4_cast_fu_632_p1 <= std_logic_vector(resize(signed(tmp_140_4_fu_624_p3),21));

    tmp_140_4_fu_624_p3 <= (tmp_295_fu_614_p4 & ap_const_lv3_0);
        tmp_140_cast_fu_293_p1 <= std_logic_vector(resize(signed(tmp_140_fu_285_p3),21));

    tmp_140_fu_285_p3 <= (theta_in_V_assign_fu_272_p2 & ap_const_lv3_0);
    tmp_1418_1_cast_cast_fu_341_p3 <= 
        ap_const_lv21_7FBEA when (tmp_409_fu_311_p3(0) = '1') else 
        ap_const_lv21_416;
    tmp_1418_2_cast_cast_fu_385_p3 <= 
        ap_const_lv21_7FDFE when (tmp_410_fu_355_p3(0) = '1') else 
        ap_const_lv21_202;
    tmp_1418_3_cast_cast_fu_593_p3 <= 
        ap_const_lv21_7FF00 when (tmp_416_reg_1121(0) = '1') else 
        ap_const_lv21_100;
    tmp_1418_4_cast_cast_fu_636_p3 <= 
        ap_const_lv21_7FF00 when (tmp_422_fu_606_p3(0) = '1') else 
        ap_const_lv21_100;
    tmp_20_fu_237_p2 <= "1" when (tmp_407_fu_233_p1 = ap_const_lv9_0) else "0";
    tmp_22_fu_265_p3 <= (p_1_reg_1091 & ap_const_lv9_0);
        tmp_23_fu_840_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_1_reg_1091_pp0_iter2),64));

    tmp_25_fu_913_p4 <= p_Val2_111_5_fu_874_p2(13 downto 4);
    tmp_269_fu_319_p4 <= p_Val2_46_fu_305_p2(18 downto 3);
    tmp_273_fu_515_p4 <= p_Val2_111_1_fu_439_p2(12 downto 3);
    tmp_274_fu_525_p1 <= std_logic_vector(resize(unsigned(tmp_273_fu_515_p4),11));
    tmp_277_fu_363_p4 <= p_Val2_116_1_fu_349_p2(18 downto 3);
    tmp_283_fu_708_p1 <= std_logic_vector(resize(unsigned(tmp_419_fu_699_p4),13));
        tmp_284_fu_721_p1 <= std_logic_vector(resize(signed(tmp_420_fu_712_p4),13));

    tmp_286_fu_572_p4 <= p_Val2_116_2_reg_1116(18 downto 3);
    tmp_28_fu_947_p4 <= p_Val2_114_5_fu_908_p2(13 downto 4);
    tmp_295_fu_614_p4 <= p_Val2_116_3_fu_600_p2(18 downto 3);
    tmp_304_fu_1013_p2 <= std_logic_vector(unsigned(sincos_V_reg_1194) + unsigned(cossin_V_reg_1204));
    tmp_305_fu_1017_p2 <= std_logic_vector(unsigned(sinsin_V_reg_1199) + unsigned(coscos_V_reg_1209));
    tmp_306_fu_1031_p4 <= tmp_304_fu_1013_p2(14 downto 7);
    tmp_385_fu_407_p3 <= 
        ap_const_lv13_1657 when (tmp_408_reg_1097(0) = '1') else 
        ap_const_lv13_9A8;
    tmp_406_fu_225_p3 <= p_Val2_s_54_fu_201_p3(15 downto 15);
    tmp_407_fu_233_p1 <= p_Val2_s_54_fu_201_p3(9 - 1 downto 0);
    tmp_408_fu_277_p3 <= theta_in_V_assign_fu_272_p2(15 downto 15);
    tmp_409_fu_311_p3 <= p_Val2_46_fu_305_p2(18 downto 18);
    tmp_410_fu_355_p3 <= p_Val2_116_1_fu_349_p2(18 downto 18);
    tmp_411_fu_468_p4 <= mf_2_fu_462_p2(12 downto 3);
    tmp_412_fu_478_p4 <= p_Val2_114_1_fu_452_p2(12 downto 3);
    tmp_413_fu_488_p3 <= 
        tmp_411_fu_468_p4 when (tmp_410_reg_1110(0) = '1') else 
        tmp_412_fu_478_p4;
    tmp_414_fu_529_p4 <= mf15_2_fu_509_p2(13 downto 3);
    tmp_415_fu_539_p3 <= 
        tmp_414_fu_529_p4 when (tmp_410_reg_1110(0) = '1') else 
        tmp_274_fu_525_p1;
    tmp_417_fu_664_p4 <= p_Val2_114_2_reg_1134(13 downto 4);
    tmp_418_fu_673_p4 <= mf_3_reg_1140(13 downto 4);
    tmp_419_fu_699_p4 <= p_Val2_111_2_reg_1128(12 downto 4);
    tmp_420_fu_712_p4 <= mf15_3_reg_1145(13 downto 4);
    tmp_421_fu_725_p3 <= 
        tmp_284_fu_721_p1 when (ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2(0) = '1') else 
        tmp_283_fu_708_p1;
    tmp_422_fu_606_p3 <= p_Val2_116_3_fu_600_p2(18 downto 18);
    tmp_423_fu_748_p4 <= p_Val2_114_3_fu_736_p2(14 downto 4);
    tmp_424_fu_758_p4 <= mf_4_fu_742_p2(14 downto 4);
    tmp_425_fu_791_p4 <= p_Val2_111_3_fu_693_p2(14 downto 4);
    tmp_426_fu_801_p4 <= mf15_4_fu_785_p2(14 downto 4);
    tmp_428_fu_845_p4 <= p_Val2_114_4_reg_1168(14 downto 5);
    tmp_429_fu_854_p4 <= mf_5_reg_1174(14 downto 5);
    tmp_430_fu_879_p4 <= p_Val2_111_4_reg_1162(14 downto 5);
    tmp_431_fu_888_p4 <= mf15_5_reg_1179(14 downto 5);
    tmp_450_cast_cast_fu_297_p3 <= 
        ap_const_lv21_7F737 when (tmp_408_fu_277_p3(0) = '1') else 
        ap_const_lv21_8C9;
    tmp_s_fu_209_p2 <= "1" when (signed(p_Val2_s_54_fu_201_p3) < signed(ap_const_lv16_A00)) else "0";
end behav;
