.include "macros.inc"

.section .text  # 0x800BE470 - 0x800C0138

.global iAnimEvalSKB__FP14iAnimSKBHeaderfUiP5xVec3P5xQuat
iAnimEvalSKB__FP14iAnimSKBHeaderfUiP5xVec3P5xQuat:
/* 800BF1C0 000BBFC0  94 21 FE F0 */	stwu r1, -0x110(r1)
/* 800BF1C4 000BBFC4  7C 08 02 A6 */	mflr r0
/* 800BF1C8 000BBFC8  90 01 01 14 */	stw r0, 0x114(r1)
/* 800BF1CC 000BBFCC  DB E1 01 00 */	stfd f31, 0x100(r1)
/* 800BF1D0 000BBFD0  F3 E1 01 08 */	psq_st f31, 264(r1), 0, qr0
/* 800BF1D4 000BBFD4  DB C1 00 F0 */	stfd f30, 0xf0(r1)
/* 800BF1D8 000BBFD8  F3 C1 00 F8 */	psq_st f30, 248(r1), 0, qr0
/* 800BF1DC 000BBFDC  DB A1 00 E0 */	stfd f29, 0xe0(r1)
/* 800BF1E0 000BBFE0  F3 A1 00 E8 */	psq_st f29, 232(r1), 0, qr0
/* 800BF1E4 000BBFE4  DB 81 00 D0 */	stfd f28, 0xd0(r1)
/* 800BF1E8 000BBFE8  F3 81 00 D8 */	psq_st f28, 216(r1), 0, qr0
/* 800BF1EC 000BBFEC  DB 61 00 C0 */	stfd f27, 0xc0(r1)
/* 800BF1F0 000BBFF0  F3 61 00 C8 */	psq_st f27, 200(r1), 0, qr0
/* 800BF1F4 000BBFF4  BE E1 00 9C */	stmw r23, 0x9c(r1)
/* 800BF1F8 000BBFF8  FF 60 08 90 */	fmr f27, f1
/* 800BF1FC 000BBFFC  80 03 00 0C */	lwz r0, 0xc(r3)
/* 800BF200 000BC000  C0 02 96 70 */	lfs f0, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BF204 000BC004  3B 83 00 1C */	addi r28, r3, 0x1c
/* 800BF208 000BC008  A0 E3 00 0A */	lhz r7, 0xa(r3)
/* 800BF20C 000BC00C  54 00 20 36 */	slwi r0, r0, 4
/* 800BF210 000BC010  FC 1B 00 40 */	fcmpo cr0, f27, f0
/* 800BF214 000BC014  7F 7C 02 14 */	add r27, r28, r0
/* 800BF218 000BC018  54 E0 10 3A */	slwi r0, r7, 2
/* 800BF21C 000BC01C  A3 A3 00 08 */	lhz r29, 8(r3)
/* 800BF220 000BC020  7C B7 2B 78 */	mr r23, r5
/* 800BF224 000BC024  7C D8 33 78 */	mr r24, r6
/* 800BF228 000BC028  7F 5B 02 14 */	add r26, r27, r0
/* 800BF22C 000BC02C  40 80 00 08 */	bge lbl_800BF234
/* 800BF230 000BC030  FF 60 00 90 */	fmr f27, f0
lbl_800BF234:
/* 800BF234 000BC034  7C BB 02 14 */	add r5, r27, r0
/* 800BF238 000BC038  C0 05 FF FC */	lfs f0, -4(r5)
/* 800BF23C 000BC03C  FC 1B 00 40 */	fcmpo cr0, f27, f0
/* 800BF240 000BC040  40 81 00 08 */	ble lbl_800BF248
/* 800BF244 000BC044  FF 60 00 90 */	fmr f27, f0
lbl_800BF248:
/* 800BF248 000BC048  38 A7 FF FF */	addi r5, r7, -1
/* 800BF24C 000BC04C  54 A0 17 3A */	rlwinm r0, r5, 2, 0x1c, 0x1d
/* 800BF250 000BC050  54 A6 07 BE */	clrlwi r6, r5, 0x1e
/* 800BF254 000BC054  7C BB 02 14 */	add r5, r27, r0
/* 800BF258 000BC058  48 00 00 0C */	b lbl_800BF264
lbl_800BF25C:
/* 800BF25C 000BC05C  38 A5 00 10 */	addi r5, r5, 0x10
/* 800BF260 000BC060  38 C6 00 04 */	addi r6, r6, 4
lbl_800BF264:
/* 800BF264 000BC064  C0 05 00 00 */	lfs f0, 0(r5)
/* 800BF268 000BC068  FC 00 D8 40 */	fcmpo cr0, f0, f27
/* 800BF26C 000BC06C  41 80 FF F0 */	blt lbl_800BF25C
/* 800BF270 000BC070  54 C0 10 3A */	slwi r0, r6, 2
/* 800BF274 000BC074  7C BB 02 14 */	add r5, r27, r0
/* 800BF278 000BC078  48 00 00 0C */	b lbl_800BF284
lbl_800BF27C:
/* 800BF27C 000BC07C  38 A5 FF FC */	addi r5, r5, -4
/* 800BF280 000BC080  38 C6 FF FF */	addi r6, r6, -1
lbl_800BF284:
/* 800BF284 000BC084  28 06 00 00 */	cmplwi r6, 0
/* 800BF288 000BC088  41 82 00 14 */	beq lbl_800BF29C
/* 800BF28C 000BC08C  C0 05 00 00 */	lfs f0, 0(r5)
/* 800BF290 000BC090  FC 1B 00 40 */	fcmpo cr0, f27, f0
/* 800BF294 000BC094  4C 40 13 82 */	cror 2, 0, 2
/* 800BF298 000BC098  41 82 FF E4 */	beq lbl_800BF27C
lbl_800BF29C:
/* 800BF29C 000BC09C  7C A6 E9 D6 */	mullw r5, r6, r29
/* 800BF2A0 000BC0A0  54 80 07 FF */	clrlwi. r0, r4, 0x1f
/* 800BF2A4 000BC0A4  54 A0 08 3C */	slwi r0, r5, 1
/* 800BF2A8 000BC0A8  7F 5A 02 14 */	add r26, r26, r0
/* 800BF2AC 000BC0AC  41 82 00 08 */	beq lbl_800BF2B4
/* 800BF2B0 000BC0B0  3B A0 00 01 */	li r29, 1
lbl_800BF2B4:
/* 800BF2B4 000BC0B4  54 80 07 BD */	rlwinm. r0, r4, 0, 0x1e, 0x1e
/* 800BF2B8 000BC0B8  41 82 00 0C */	beq lbl_800BF2C4
/* 800BF2BC 000BC0BC  3B BD FF FF */	addi r29, r29, -1
/* 800BF2C0 000BC0C0  3B 5A 00 02 */	addi r26, r26, 2
lbl_800BF2C4:
/* 800BF2C4 000BC0C4  28 07 00 01 */	cmplwi r7, 1
/* 800BF2C8 000BC0C8  40 82 01 44 */	bne lbl_800BF40C
/* 800BF2CC 000BC0CC  7F 84 E3 78 */	mr r4, r28
/* 800BF2D0 000BC0D0  C0 03 00 10 */	lfs f0, 0x10(r3)
/* 800BF2D4 000BC0D4  C0 23 00 14 */	lfs f1, 0x14(r3)
/* 800BF2D8 000BC0D8  C0 43 00 18 */	lfs f2, 0x18(r3)
/* 800BF2DC 000BC0DC  3C 60 43 30 */	lis r3, 0x4330
/* 800BF2E0 000BC0E0  7F A9 03 A6 */	mtctr r29
/* 800BF2E4 000BC0E4  28 1D 00 00 */	cmplwi r29, 0
/* 800BF2E8 000BC0E8  40 81 04 8C */	ble lbl_800BF774
lbl_800BF2EC:
/* 800BF2EC 000BC0EC  A8 04 00 02 */	lha r0, 2(r4)
/* 800BF2F0 000BC0F0  90 61 00 50 */	stw r3, 0x50(r1)
/* 800BF2F4 000BC0F4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF2F8 000BC0F8  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF2FC 000BC0FC  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BF300 000BC100  C0 A2 96 74 */	lfs f5, lbl_803CDFF4-_SDA2_BASE_(r2)
/* 800BF304 000BC104  C8 61 00 50 */	lfd f3, 0x50(r1)
/* 800BF308 000BC108  90 61 00 58 */	stw r3, 0x58(r1)
/* 800BF30C 000BC10C  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF310 000BC110  90 61 00 60 */	stw r3, 0x60(r1)
/* 800BF314 000BC114  EC 65 00 F2 */	fmuls f3, f5, f3
/* 800BF318 000BC118  90 61 00 68 */	stw r3, 0x68(r1)
/* 800BF31C 000BC11C  90 61 00 70 */	stw r3, 0x70(r1)
/* 800BF320 000BC120  D0 78 00 00 */	stfs f3, 0(r24)
/* 800BF324 000BC124  A8 04 00 04 */	lha r0, 4(r4)
/* 800BF328 000BC128  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF32C 000BC12C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF330 000BC130  C0 A2 96 74 */	lfs f5, lbl_803CDFF4-_SDA2_BASE_(r2)
/* 800BF334 000BC134  90 01 00 5C */	stw r0, 0x5c(r1)
/* 800BF338 000BC138  C8 61 00 58 */	lfd f3, 0x58(r1)
/* 800BF33C 000BC13C  90 61 00 78 */	stw r3, 0x78(r1)
/* 800BF340 000BC140  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF344 000BC144  90 61 00 80 */	stw r3, 0x80(r1)
/* 800BF348 000BC148  EC 65 00 F2 */	fmuls f3, f5, f3
/* 800BF34C 000BC14C  D0 78 00 04 */	stfs f3, 4(r24)
/* 800BF350 000BC150  A8 04 00 06 */	lha r0, 6(r4)
/* 800BF354 000BC154  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF358 000BC158  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF35C 000BC15C  C0 A2 96 74 */	lfs f5, lbl_803CDFF4-_SDA2_BASE_(r2)
/* 800BF360 000BC160  90 01 00 64 */	stw r0, 0x64(r1)
/* 800BF364 000BC164  C8 61 00 60 */	lfd f3, 0x60(r1)
/* 800BF368 000BC168  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF36C 000BC16C  EC 65 00 F2 */	fmuls f3, f5, f3
/* 800BF370 000BC170  D0 78 00 08 */	stfs f3, 8(r24)
/* 800BF374 000BC174  A8 04 00 08 */	lha r0, 8(r4)
/* 800BF378 000BC178  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF37C 000BC17C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF380 000BC180  C0 A2 96 74 */	lfs f5, lbl_803CDFF4-_SDA2_BASE_(r2)
/* 800BF384 000BC184  90 01 00 6C */	stw r0, 0x6c(r1)
/* 800BF388 000BC188  C8 61 00 68 */	lfd f3, 0x68(r1)
/* 800BF38C 000BC18C  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF390 000BC190  EC 65 00 F2 */	fmuls f3, f5, f3
/* 800BF394 000BC194  D0 78 00 0C */	stfs f3, 0xc(r24)
/* 800BF398 000BC198  3B 18 00 10 */	addi r24, r24, 0x10
/* 800BF39C 000BC19C  A8 04 00 0A */	lha r0, 0xa(r4)
/* 800BF3A0 000BC1A0  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF3A4 000BC1A4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF3A8 000BC1A8  90 01 00 74 */	stw r0, 0x74(r1)
/* 800BF3AC 000BC1AC  C8 61 00 70 */	lfd f3, 0x70(r1)
/* 800BF3B0 000BC1B0  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF3B4 000BC1B4  EC 60 00 F2 */	fmuls f3, f0, f3
/* 800BF3B8 000BC1B8  D0 77 00 00 */	stfs f3, 0(r23)
/* 800BF3BC 000BC1BC  A8 04 00 0C */	lha r0, 0xc(r4)
/* 800BF3C0 000BC1C0  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF3C4 000BC1C4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF3C8 000BC1C8  90 01 00 7C */	stw r0, 0x7c(r1)
/* 800BF3CC 000BC1CC  C8 61 00 78 */	lfd f3, 0x78(r1)
/* 800BF3D0 000BC1D0  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF3D4 000BC1D4  EC 61 00 F2 */	fmuls f3, f1, f3
/* 800BF3D8 000BC1D8  D0 77 00 04 */	stfs f3, 4(r23)
/* 800BF3DC 000BC1DC  A8 04 00 0E */	lha r0, 0xe(r4)
/* 800BF3E0 000BC1E0  38 84 00 20 */	addi r4, r4, 0x20
/* 800BF3E4 000BC1E4  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF3E8 000BC1E8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF3EC 000BC1EC  90 01 00 84 */	stw r0, 0x84(r1)
/* 800BF3F0 000BC1F0  C8 61 00 80 */	lfd f3, 0x80(r1)
/* 800BF3F4 000BC1F4  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF3F8 000BC1F8  EC 62 00 F2 */	fmuls f3, f2, f3
/* 800BF3FC 000BC1FC  D0 77 00 08 */	stfs f3, 8(r23)
/* 800BF400 000BC200  3A F7 00 0C */	addi r23, r23, 0xc
/* 800BF404 000BC204  42 00 FE E8 */	bdnz lbl_800BF2EC
/* 800BF408 000BC208  48 00 03 6C */	b lbl_800BF774
lbl_800BF40C:
/* 800BF40C 000BC20C  C3 E3 00 10 */	lfs f31, 0x10(r3)
/* 800BF410 000BC210  3B C0 00 00 */	li r30, 0
/* 800BF414 000BC214  C3 C3 00 14 */	lfs f30, 0x14(r3)
/* 800BF418 000BC218  3F E0 43 30 */	lis r31, 0x4330
/* 800BF41C 000BC21C  C3 A3 00 18 */	lfs f29, 0x18(r3)
/* 800BF420 000BC220  48 00 03 4C */	b lbl_800BF76C
lbl_800BF424:
/* 800BF424 000BC224  A0 1A 00 00 */	lhz r0, 0(r26)
/* 800BF428 000BC228  38 61 00 18 */	addi r3, r1, 0x18
/* 800BF42C 000BC22C  93 E1 00 80 */	stw r31, 0x80(r1)
/* 800BF430 000BC230  38 81 00 08 */	addi r4, r1, 8
/* 800BF434 000BC234  54 00 20 36 */	slwi r0, r0, 4
/* 800BF438 000BC238  C8 22 96 98 */	lfd f1, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF43C 000BC23C  7F 3C 02 14 */	add r25, r28, r0
/* 800BF440 000BC240  C0 42 96 74 */	lfs f2, lbl_803CDFF4-_SDA2_BASE_(r2)
/* 800BF444 000BC244  A8 19 00 02 */	lha r0, 2(r25)
/* 800BF448 000BC248  38 A1 00 28 */	addi r5, r1, 0x28
/* 800BF44C 000BC24C  A0 F9 00 00 */	lhz r7, 0(r25)
/* 800BF450 000BC250  3B 5A 00 02 */	addi r26, r26, 2
/* 800BF454 000BC254  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF458 000BC258  A0 D9 00 10 */	lhz r6, 0x10(r25)
/* 800BF45C 000BC25C  90 01 00 84 */	stw r0, 0x84(r1)
/* 800BF460 000BC260  54 E7 10 3A */	slwi r7, r7, 2
/* 800BF464 000BC264  54 C0 10 3A */	slwi r0, r6, 2
/* 800BF468 000BC268  7C BB 3C 2E */	lfsx f5, r27, r7
/* 800BF46C 000BC26C  C8 01 00 80 */	lfd f0, 0x80(r1)
/* 800BF470 000BC270  7C 7B 04 2E */	lfsx f3, r27, r0
/* 800BF474 000BC274  EC 9B 28 28 */	fsubs f4, f27, f5
/* 800BF478 000BC278  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF47C 000BC27C  93 E1 00 78 */	stw r31, 0x78(r1)
/* 800BF480 000BC280  EC 63 28 28 */	fsubs f3, f3, f5
/* 800BF484 000BC284  93 E1 00 70 */	stw r31, 0x70(r1)
/* 800BF488 000BC288  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF48C 000BC28C  93 E1 00 68 */	stw r31, 0x68(r1)
/* 800BF490 000BC290  EF 84 18 24 */	fdivs f28, f4, f3
/* 800BF494 000BC294  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800BF498 000BC298  A8 19 00 04 */	lha r0, 4(r25)
/* 800BF49C 000BC29C  93 E1 00 60 */	stw r31, 0x60(r1)
/* 800BF4A0 000BC2A0  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF4A4 000BC2A4  90 01 00 7C */	stw r0, 0x7c(r1)
/* 800BF4A8 000BC2A8  C8 01 00 78 */	lfd f0, 0x78(r1)
/* 800BF4AC 000BC2AC  93 E1 00 58 */	stw r31, 0x58(r1)
/* 800BF4B0 000BC2B0  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF4B4 000BC2B4  93 E1 00 50 */	stw r31, 0x50(r1)
/* 800BF4B8 000BC2B8  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF4BC 000BC2BC  93 E1 00 88 */	stw r31, 0x88(r1)
/* 800BF4C0 000BC2C0  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 800BF4C4 000BC2C4  A8 19 00 06 */	lha r0, 6(r25)
/* 800BF4C8 000BC2C8  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF4CC 000BC2CC  90 01 00 74 */	stw r0, 0x74(r1)
/* 800BF4D0 000BC2D0  C8 01 00 70 */	lfd f0, 0x70(r1)
/* 800BF4D4 000BC2D4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF4D8 000BC2D8  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF4DC 000BC2DC  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 800BF4E0 000BC2E0  A8 19 00 08 */	lha r0, 8(r25)
/* 800BF4E4 000BC2E4  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF4E8 000BC2E8  90 01 00 6C */	stw r0, 0x6c(r1)
/* 800BF4EC 000BC2EC  C8 01 00 68 */	lfd f0, 0x68(r1)
/* 800BF4F0 000BC2F0  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF4F4 000BC2F4  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF4F8 000BC2F8  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 800BF4FC 000BC2FC  A8 19 00 12 */	lha r0, 0x12(r25)
/* 800BF500 000BC300  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF504 000BC304  90 01 00 64 */	stw r0, 0x64(r1)
/* 800BF508 000BC308  C8 01 00 60 */	lfd f0, 0x60(r1)
/* 800BF50C 000BC30C  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF510 000BC310  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF514 000BC314  D0 01 00 08 */	stfs f0, 8(r1)
/* 800BF518 000BC318  A8 19 00 14 */	lha r0, 0x14(r25)
/* 800BF51C 000BC31C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF520 000BC320  90 01 00 5C */	stw r0, 0x5c(r1)
/* 800BF524 000BC324  C8 01 00 58 */	lfd f0, 0x58(r1)
/* 800BF528 000BC328  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF52C 000BC32C  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF530 000BC330  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 800BF534 000BC334  A8 19 00 16 */	lha r0, 0x16(r25)
/* 800BF538 000BC338  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF53C 000BC33C  90 01 00 54 */	stw r0, 0x54(r1)
/* 800BF540 000BC340  C8 01 00 50 */	lfd f0, 0x50(r1)
/* 800BF544 000BC344  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF548 000BC348  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF54C 000BC34C  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800BF550 000BC350  A8 19 00 18 */	lha r0, 0x18(r25)
/* 800BF554 000BC354  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF558 000BC358  90 01 00 8C */	stw r0, 0x8c(r1)
/* 800BF55C 000BC35C  C8 01 00 88 */	lfd f0, 0x88(r1)
/* 800BF560 000BC360  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF564 000BC364  EC 02 00 32 */	fmuls f0, f2, f0
/* 800BF568 000BC368  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 800BF56C 000BC36C  48 16 F0 11 */	bl RtQuatSetupSlerpCache
/* 800BF570 000BC370  C0 02 96 70 */	lfs f0, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BF574 000BC374  FC 1C 00 40 */	fcmpo cr0, f28, f0
/* 800BF578 000BC378  4C 40 13 82 */	cror 2, 0, 2
/* 800BF57C 000BC37C  40 82 00 14 */	bne lbl_800BF590
/* 800BF580 000BC380  7F 03 C3 78 */	mr r3, r24
/* 800BF584 000BC384  38 81 00 18 */	addi r4, r1, 0x18
/* 800BF588 000BC388  4B FF FC 15 */	bl __as__6RtQuatFRC6RtQuat
/* 800BF58C 000BC38C  48 00 01 04 */	b lbl_800BF690
lbl_800BF590:
/* 800BF590 000BC390  C0 02 96 78 */	lfs f0, lbl_803CDFF8-_SDA2_BASE_(r2)
/* 800BF594 000BC394  FC 00 E0 40 */	fcmpo cr0, f0, f28
/* 800BF598 000BC398  4C 40 13 82 */	cror 2, 0, 2
/* 800BF59C 000BC39C  40 82 00 14 */	bne lbl_800BF5B0
/* 800BF5A0 000BC3A0  7F 03 C3 78 */	mr r3, r24
/* 800BF5A4 000BC3A4  38 81 00 08 */	addi r4, r1, 8
/* 800BF5A8 000BC3A8  4B FF FB F5 */	bl __as__6RtQuatFRC6RtQuat
/* 800BF5AC 000BC3AC  48 00 00 E4 */	b lbl_800BF690
lbl_800BF5B0:
/* 800BF5B0 000BC3B0  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 800BF5B4 000BC3B4  FC 20 E0 90 */	fmr f1, f28
/* 800BF5B8 000BC3B8  EC 00 E0 28 */	fsubs f0, f0, f28
/* 800BF5BC 000BC3BC  2C 00 00 00 */	cmpwi r0, 0
/* 800BF5C0 000BC3C0  40 82 00 68 */	bne lbl_800BF628
/* 800BF5C4 000BC3C4  C0 21 00 48 */	lfs f1, 0x48(r1)
/* 800BF5C8 000BC3C8  C1 02 96 90 */	lfs f8, lbl_803CE010-_SDA2_BASE_(r2)
/* 800BF5CC 000BC3CC  EC 00 00 72 */	fmuls f0, f0, f1
/* 800BF5D0 000BC3D0  C0 42 96 8C */	lfs f2, lbl_803CE00C-_SDA2_BASE_(r2)
/* 800BF5D4 000BC3D4  EC 3C 00 72 */	fmuls f1, f28, f1
/* 800BF5D8 000BC3D8  C0 62 96 88 */	lfs f3, lbl_803CE008-_SDA2_BASE_(r2)
/* 800BF5DC 000BC3DC  C0 E2 96 84 */	lfs f7, lbl_803CE004-_SDA2_BASE_(r2)
/* 800BF5E0 000BC3E0  ED 20 00 32 */	fmuls f9, f0, f0
/* 800BF5E4 000BC3E4  ED 41 00 72 */	fmuls f10, f1, f1
/* 800BF5E8 000BC3E8  C0 C2 96 80 */	lfs f6, lbl_803CE000-_SDA2_BASE_(r2)
/* 800BF5EC 000BC3EC  C0 A2 96 7C */	lfs f5, lbl_803CDFFC-_SDA2_BASE_(r2)
/* 800BF5F0 000BC3F0  EC 88 12 7A */	fmadds f4, f8, f9, f2
/* 800BF5F4 000BC3F4  EC 48 12 BA */	fmadds f2, f8, f10, f2
/* 800BF5F8 000BC3F8  ED 09 00 32 */	fmuls f8, f9, f0
/* 800BF5FC 000BC3FC  EC 89 19 3A */	fmadds f4, f9, f4, f3
/* 800BF600 000BC400  EC 4A 18 BA */	fmadds f2, f10, f2, f3
/* 800BF604 000BC404  EC 6A 00 72 */	fmuls f3, f10, f1
/* 800BF608 000BC408  EC 89 39 3A */	fmadds f4, f9, f4, f7
/* 800BF60C 000BC40C  EC 4A 38 BA */	fmadds f2, f10, f2, f7
/* 800BF610 000BC410  EC 89 31 3A */	fmadds f4, f9, f4, f6
/* 800BF614 000BC414  EC 4A 30 BA */	fmadds f2, f10, f2, f6
/* 800BF618 000BC418  EC 89 29 3A */	fmadds f4, f9, f4, f5
/* 800BF61C 000BC41C  EC 4A 28 BA */	fmadds f2, f10, f2, f5
/* 800BF620 000BC420  EC 08 01 3A */	fmadds f0, f8, f4, f0
/* 800BF624 000BC424  EC 23 08 BA */	fmadds f1, f3, f2, f1
lbl_800BF628:
/* 800BF628 000BC428  C0 41 00 28 */	lfs f2, 0x28(r1)
/* 800BF62C 000BC42C  EC 42 00 32 */	fmuls f2, f2, f0
/* 800BF630 000BC430  D0 58 00 00 */	stfs f2, 0(r24)
/* 800BF634 000BC434  C0 41 00 2C */	lfs f2, 0x2c(r1)
/* 800BF638 000BC438  EC 42 00 32 */	fmuls f2, f2, f0
/* 800BF63C 000BC43C  D0 58 00 04 */	stfs f2, 4(r24)
/* 800BF640 000BC440  C0 41 00 30 */	lfs f2, 0x30(r1)
/* 800BF644 000BC444  EC 42 00 32 */	fmuls f2, f2, f0
/* 800BF648 000BC448  D0 58 00 08 */	stfs f2, 8(r24)
/* 800BF64C 000BC44C  C0 61 00 38 */	lfs f3, 0x38(r1)
/* 800BF650 000BC450  C0 58 00 00 */	lfs f2, 0(r24)
/* 800BF654 000BC454  EC 43 10 7A */	fmadds f2, f3, f1, f2
/* 800BF658 000BC458  D0 58 00 00 */	stfs f2, 0(r24)
/* 800BF65C 000BC45C  C0 61 00 3C */	lfs f3, 0x3c(r1)
/* 800BF660 000BC460  C0 58 00 04 */	lfs f2, 4(r24)
/* 800BF664 000BC464  EC 43 10 7A */	fmadds f2, f3, f1, f2
/* 800BF668 000BC468  D0 58 00 04 */	stfs f2, 4(r24)
/* 800BF66C 000BC46C  C0 61 00 40 */	lfs f3, 0x40(r1)
/* 800BF670 000BC470  C0 58 00 08 */	lfs f2, 8(r24)
/* 800BF674 000BC474  EC 43 10 7A */	fmadds f2, f3, f1, f2
/* 800BF678 000BC478  D0 58 00 08 */	stfs f2, 8(r24)
/* 800BF67C 000BC47C  C0 41 00 44 */	lfs f2, 0x44(r1)
/* 800BF680 000BC480  C0 61 00 34 */	lfs f3, 0x34(r1)
/* 800BF684 000BC484  EC 22 00 72 */	fmuls f1, f2, f1
/* 800BF688 000BC488  EC 03 08 3A */	fmadds f0, f3, f0, f1
/* 800BF68C 000BC48C  D0 18 00 0C */	stfs f0, 0xc(r24)
lbl_800BF690:
/* 800BF690 000BC490  A8 79 00 0A */	lha r3, 0xa(r25)
/* 800BF694 000BC494  3B 18 00 10 */	addi r24, r24, 0x10
/* 800BF698 000BC498  A8 19 00 1A */	lha r0, 0x1a(r25)
/* 800BF69C 000BC49C  3B DE 00 01 */	addi r30, r30, 1
/* 800BF6A0 000BC4A0  6C 67 80 00 */	xoris r7, r3, 0x8000
/* 800BF6A4 000BC4A4  A8 99 00 0C */	lha r4, 0xc(r25)
/* 800BF6A8 000BC4A8  90 E1 00 8C */	stw r7, 0x8c(r1)
/* 800BF6AC 000BC4AC  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 800BF6B0 000BC4B0  6C 86 80 00 */	xoris r6, r4, 0x8000
/* 800BF6B4 000BC4B4  A8 79 00 1C */	lha r3, 0x1c(r25)
/* 800BF6B8 000BC4B8  93 E1 00 88 */	stw r31, 0x88(r1)
/* 800BF6BC 000BC4BC  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF6C0 000BC4C0  6C 64 80 00 */	xoris r4, r3, 0x8000
/* 800BF6C4 000BC4C4  C8 01 00 88 */	lfd f0, 0x88(r1)
/* 800BF6C8 000BC4C8  90 01 00 64 */	stw r0, 0x64(r1)
/* 800BF6CC 000BC4CC  EC 20 20 28 */	fsubs f1, f0, f4
/* 800BF6D0 000BC4D0  A8 B9 00 0E */	lha r5, 0xe(r25)
/* 800BF6D4 000BC4D4  93 E1 00 60 */	stw r31, 0x60(r1)
/* 800BF6D8 000BC4D8  A8 79 00 1E */	lha r3, 0x1e(r25)
/* 800BF6DC 000BC4DC  6C A5 80 00 */	xoris r5, r5, 0x8000
/* 800BF6E0 000BC4E0  C8 01 00 60 */	lfd f0, 0x60(r1)
/* 800BF6E4 000BC4E4  90 C1 00 84 */	stw r6, 0x84(r1)
/* 800BF6E8 000BC4E8  EC 7F 00 72 */	fmuls f3, f31, f1
/* 800BF6EC 000BC4EC  EC 00 20 28 */	fsubs f0, f0, f4
/* 800BF6F0 000BC4F0  6C 63 80 00 */	xoris r3, r3, 0x8000
/* 800BF6F4 000BC4F4  93 E1 00 80 */	stw r31, 0x80(r1)
/* 800BF6F8 000BC4F8  EC 1F 00 32 */	fmuls f0, f31, f0
/* 800BF6FC 000BC4FC  C8 21 00 80 */	lfd f1, 0x80(r1)
/* 800BF700 000BC500  90 81 00 74 */	stw r4, 0x74(r1)
/* 800BF704 000BC504  EC 21 20 28 */	fsubs f1, f1, f4
/* 800BF708 000BC508  93 E1 00 70 */	stw r31, 0x70(r1)
/* 800BF70C 000BC50C  EC 00 18 28 */	fsubs f0, f0, f3
/* 800BF710 000BC510  EC BE 00 72 */	fmuls f5, f30, f1
/* 800BF714 000BC514  C8 41 00 70 */	lfd f2, 0x70(r1)
/* 800BF718 000BC518  EC 3C 18 3A */	fmadds f1, f28, f0, f3
/* 800BF71C 000BC51C  90 A1 00 7C */	stw r5, 0x7c(r1)
/* 800BF720 000BC520  EC 02 20 28 */	fsubs f0, f2, f4
/* 800BF724 000BC524  93 E1 00 78 */	stw r31, 0x78(r1)
/* 800BF728 000BC528  EC 1E 00 32 */	fmuls f0, f30, f0
/* 800BF72C 000BC52C  C8 41 00 78 */	lfd f2, 0x78(r1)
/* 800BF730 000BC530  90 61 00 6C */	stw r3, 0x6c(r1)
/* 800BF734 000BC534  EC 62 20 28 */	fsubs f3, f2, f4
/* 800BF738 000BC538  93 E1 00 68 */	stw r31, 0x68(r1)
/* 800BF73C 000BC53C  EC 00 28 28 */	fsubs f0, f0, f5
/* 800BF740 000BC540  C8 41 00 68 */	lfd f2, 0x68(r1)
/* 800BF744 000BC544  EC 7D 00 F2 */	fmuls f3, f29, f3
/* 800BF748 000BC548  D0 37 00 00 */	stfs f1, 0(r23)
/* 800BF74C 000BC54C  EC 1C 28 3A */	fmadds f0, f28, f0, f5
/* 800BF750 000BC550  EC 22 20 28 */	fsubs f1, f2, f4
/* 800BF754 000BC554  D0 17 00 04 */	stfs f0, 4(r23)
/* 800BF758 000BC558  EC 1D 00 72 */	fmuls f0, f29, f1
/* 800BF75C 000BC55C  EC 00 18 28 */	fsubs f0, f0, f3
/* 800BF760 000BC560  EC 1C 18 3A */	fmadds f0, f28, f0, f3
/* 800BF764 000BC564  D0 17 00 08 */	stfs f0, 8(r23)
/* 800BF768 000BC568  3A F7 00 0C */	addi r23, r23, 0xc
lbl_800BF76C:
/* 800BF76C 000BC56C  7C 1E E8 40 */	cmplw r30, r29
/* 800BF770 000BC570  41 80 FC B4 */	blt lbl_800BF424
lbl_800BF774:
/* 800BF774 000BC574  E3 E1 01 08 */	psq_l f31, 264(r1), 0, qr0
/* 800BF778 000BC578  CB E1 01 00 */	lfd f31, 0x100(r1)
/* 800BF77C 000BC57C  E3 C1 00 F8 */	psq_l f30, 248(r1), 0, qr0
/* 800BF780 000BC580  CB C1 00 F0 */	lfd f30, 0xf0(r1)
/* 800BF784 000BC584  E3 A1 00 E8 */	psq_l f29, 232(r1), 0, qr0
/* 800BF788 000BC588  CB A1 00 E0 */	lfd f29, 0xe0(r1)
/* 800BF78C 000BC58C  E3 81 00 D8 */	psq_l f28, 216(r1), 0, qr0
/* 800BF790 000BC590  CB 81 00 D0 */	lfd f28, 0xd0(r1)
/* 800BF794 000BC594  E3 61 00 C8 */	psq_l f27, 200(r1), 0, qr0
/* 800BF798 000BC598  CB 61 00 C0 */	lfd f27, 0xc0(r1)
/* 800BF79C 000BC59C  BA E1 00 9C */	lmw r23, 0x9c(r1)
/* 800BF7A0 000BC5A0  80 01 01 14 */	lwz r0, 0x114(r1)
/* 800BF7A4 000BC5A4  7C 08 03 A6 */	mtlr r0
/* 800BF7A8 000BC5A8  38 21 01 10 */	addi r1, r1, 0x110
/* 800BF7AC 000BC5AC  4E 80 00 20 */	blr 

.global iAnimDurationSKB__FP14iAnimSKBHeader
iAnimDurationSKB__FP14iAnimSKBHeader:
/* 800BF7B0 000BC5B0  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800BF7B4 000BC5B4  A0 03 00 0A */	lhz r0, 0xa(r3)
/* 800BF7B8 000BC5B8  54 84 20 36 */	slwi r4, r4, 4
/* 800BF7BC 000BC5BC  7C 63 22 14 */	add r3, r3, r4
/* 800BF7C0 000BC5C0  54 00 10 3A */	slwi r0, r0, 2
/* 800BF7C4 000BC5C4  7C 63 02 14 */	add r3, r3, r0
/* 800BF7C8 000BC5C8  C0 23 00 18 */	lfs f1, 0x18(r3)
/* 800BF7CC 000BC5CC  4E 80 00 20 */	blr 

.global fabsf__3stdFf
fabsf__3stdFf:
/* 800BF7D0 000BC5D0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800BF7D4 000BC5D4  7C 08 02 A6 */	mflr r0
/* 800BF7D8 000BC5D8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800BF7DC 000BC5DC  48 00 00 19 */	bl fabs
/* 800BF7E0 000BC5E0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800BF7E4 000BC5E4  FC 20 08 18 */	frsp f1, f1
/* 800BF7E8 000BC5E8  7C 08 03 A6 */	mtlr r0
/* 800BF7EC 000BC5EC  38 21 00 10 */	addi r1, r1, 0x10
/* 800BF7F0 000BC5F0  4E 80 00 20 */	blr 

.global fabs
fabs:
/* 800BF7F4 000BC5F4  FC 20 0A 10 */	fabs f1, f1
/* 800BF7F8 000BC5F8  4E 80 00 20 */	blr 

.global _iAnimSKBAdjustTranslate__FP14iAnimSKBHeaderUiPfPf
_iAnimSKBAdjustTranslate__FP14iAnimSKBHeaderUiPfPf:
/* 800BF7FC 000BC5FC  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 800BF800 000BC600  3C E0 80 26 */	lis r7, lbl_80260118@ha
/* 800BF804 000BC604  39 47 01 18 */	addi r10, r7, lbl_80260118@l
/* 800BF808 000BC608  39 03 00 1C */	addi r8, r3, 0x1c
/* 800BF80C 000BC60C  BE E1 00 4C */	stmw r23, 0x4c(r1)
/* 800BF810 000BC610  3D 20 80 26 */	lis r9, lbl_80260004@ha
/* 800BF814 000BC614  A1 63 00 0A */	lhz r11, 0xa(r3)
/* 800BF818 000BC618  A0 E3 00 08 */	lhz r7, 8(r3)
/* 800BF81C 000BC61C  38 0B FF FE */	addi r0, r11, -2
/* 800BF820 000BC620  86 E9 01 24 */	lwzu r23, 0x124(r9)
/* 800BF824 000BC624  7C 00 39 D6 */	mullw r0, r0, r7
/* 800BF828 000BC628  83 63 00 0C */	lwz r27, 0xc(r3)
/* 800BF82C 000BC62C  83 AA 00 00 */	lwz r29, 0(r10)
/* 800BF830 000BC630  57 67 20 36 */	slwi r7, r27, 4
/* 800BF834 000BC634  83 2A 00 04 */	lwz r25, 4(r10)
/* 800BF838 000BC638  83 0A 00 08 */	lwz r24, 8(r10)
/* 800BF83C 000BC63C  7F 48 3A 14 */	add r26, r8, r7
/* 800BF840 000BC640  55 67 10 3A */	slwi r7, r11, 2
/* 800BF844 000BC644  7F DA 3A 14 */	add r30, r26, r7
/* 800BF848 000BC648  7C 04 02 14 */	add r0, r4, r0
/* 800BF84C 000BC64C  81 89 00 04 */	lwz r12, lbl_80260004@l(r9)
/* 800BF850 000BC650  54 8A 08 3C */	slwi r10, r4, 1
/* 800BF854 000BC654  81 69 00 08 */	lwz r11, 8(r9)
/* 800BF858 000BC658  54 00 08 3C */	slwi r0, r0, 1
/* 800BF85C 000BC65C  7D 3E 02 2E */	lhzx r9, r30, r0
/* 800BF860 000BC660  7D 04 43 78 */	mr r4, r8
/* 800BF864 000BC664  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800BF868 000BC668  38 E0 00 00 */	li r7, 0
/* 800BF86C 000BC66C  C0 3A 00 00 */	lfs f1, 0(r26)
/* 800BF870 000BC670  3B 89 00 01 */	addi r28, r9, 1
/* 800BF874 000BC674  C0 1E FF FC */	lfs f0, -4(r30)
/* 800BF878 000BC678  7F BE 52 2E */	lhzx r29, r30, r10
/* 800BF87C 000BC67C  EC 00 08 28 */	fsubs f0, f0, f1
/* 800BF880 000BC680  93 21 00 18 */	stw r25, 0x18(r1)
/* 800BF884 000BC684  93 01 00 1C */	stw r24, 0x1c(r1)
/* 800BF888 000BC688  92 E1 00 08 */	stw r23, 8(r1)
/* 800BF88C 000BC68C  91 81 00 0C */	stw r12, 0xc(r1)
/* 800BF890 000BC690  91 61 00 10 */	stw r11, 0x10(r1)
/* 800BF894 000BC694  48 00 00 F8 */	b lbl_800BF98C
lbl_800BF898:
/* 800BF898 000BC698  38 00 00 03 */	li r0, 3
/* 800BF89C 000BC69C  7C AA 2B 78 */	mr r10, r5
/* 800BF8A0 000BC6A0  7C CB 33 78 */	mr r11, r6
/* 800BF8A4 000BC6A4  7C 8C 23 78 */	mr r12, r4
/* 800BF8A8 000BC6A8  7C 77 1B 78 */	mr r23, r3
/* 800BF8AC 000BC6AC  3B 01 00 14 */	addi r24, r1, 0x14
/* 800BF8B0 000BC6B0  3B 21 00 08 */	addi r25, r1, 8
/* 800BF8B4 000BC6B4  7C 09 03 A6 */	mtctr r0
lbl_800BF8B8:
/* 800BF8B8 000BC6B8  C0 4A 00 00 */	lfs f2, 0(r10)
/* 800BF8BC 000BC6BC  C0 62 96 70 */	lfs f3, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BF8C0 000BC6C0  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 800BF8C4 000BC6C4  40 82 00 10 */	bne lbl_800BF8D4
/* 800BF8C8 000BC6C8  C0 4B 00 00 */	lfs f2, 0(r11)
/* 800BF8CC 000BC6CC  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 800BF8D0 000BC6D0  41 82 00 98 */	beq lbl_800BF968
lbl_800BF8D4:
/* 800BF8D4 000BC6D4  A9 2C 00 0A */	lha r9, 0xa(r12)
/* 800BF8D8 000BC6D8  3C 00 43 30 */	lis r0, 0x4330
/* 800BF8DC 000BC6DC  90 01 00 38 */	stw r0, 0x38(r1)
/* 800BF8E0 000BC6E0  6D 20 80 00 */	xoris r0, r9, 0x8000
/* 800BF8E4 000BC6E4  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BF8E8 000BC6E8  90 01 00 3C */	stw r0, 0x3c(r1)
/* 800BF8EC 000BC6EC  C0 B7 00 10 */	lfs f5, 0x10(r23)
/* 800BF8F0 000BC6F0  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800BF8F4 000BC6F4  C0 58 00 00 */	lfs f2, 0(r24)
/* 800BF8F8 000BC6F8  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BF8FC 000BC6FC  EC C5 00 F2 */	fmuls f6, f5, f3
/* 800BF900 000BC700  FC 60 32 10 */	fabs f3, f6
/* 800BF904 000BC704  FC 60 18 18 */	frsp f3, f3
/* 800BF908 000BC708  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 800BF90C 000BC70C  40 81 00 08 */	ble lbl_800BF914
/* 800BF910 000BC710  D0 78 00 00 */	stfs f3, 0(r24)
lbl_800BF914:
/* 800BF914 000BC714  7C 07 E8 40 */	cmplw r7, r29
/* 800BF918 000BC718  41 80 00 50 */	blt lbl_800BF968
/* 800BF91C 000BC71C  7C 07 E0 40 */	cmplw r7, r28
/* 800BF920 000BC720  41 81 00 48 */	bgt lbl_800BF968
/* 800BF924 000BC724  A0 04 00 00 */	lhz r0, 0(r4)
/* 800BF928 000BC728  C0 AA 00 00 */	lfs f5, 0(r10)
/* 800BF92C 000BC72C  54 00 10 3A */	slwi r0, r0, 2
/* 800BF930 000BC730  C0 4B 00 00 */	lfs f2, 0(r11)
/* 800BF934 000BC734  7C 7A 04 2E */	lfsx f3, r26, r0
/* 800BF938 000BC738  EC 82 28 28 */	fsubs f4, f2, f5
/* 800BF93C 000BC73C  C0 59 00 00 */	lfs f2, 0(r25)
/* 800BF940 000BC740  EC 63 08 28 */	fsubs f3, f3, f1
/* 800BF944 000BC744  EC 64 00 F2 */	fmuls f3, f4, f3
/* 800BF948 000BC748  EC 63 00 24 */	fdivs f3, f3, f0
/* 800BF94C 000BC74C  EC 65 18 2A */	fadds f3, f5, f3
/* 800BF950 000BC750  EC C6 18 2A */	fadds f6, f6, f3
/* 800BF954 000BC754  FC 60 32 10 */	fabs f3, f6
/* 800BF958 000BC758  FC 60 18 18 */	frsp f3, f3
/* 800BF95C 000BC75C  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 800BF960 000BC760  40 81 00 08 */	ble lbl_800BF968
/* 800BF964 000BC764  D0 79 00 00 */	stfs f3, 0(r25)
lbl_800BF968:
/* 800BF968 000BC768  39 4A 00 04 */	addi r10, r10, 4
/* 800BF96C 000BC76C  39 6B 00 04 */	addi r11, r11, 4
/* 800BF970 000BC770  39 8C 00 02 */	addi r12, r12, 2
/* 800BF974 000BC774  3A F7 00 04 */	addi r23, r23, 4
/* 800BF978 000BC778  3B 18 00 04 */	addi r24, r24, 4
/* 800BF97C 000BC77C  3B 39 00 04 */	addi r25, r25, 4
/* 800BF980 000BC780  42 00 FF 38 */	bdnz lbl_800BF8B8
/* 800BF984 000BC784  38 84 00 10 */	addi r4, r4, 0x10
/* 800BF988 000BC788  38 E7 00 01 */	addi r7, r7, 1
lbl_800BF98C:
/* 800BF98C 000BC78C  7C 07 D8 40 */	cmplw r7, r27
/* 800BF990 000BC790  41 80 FF 08 */	blt lbl_800BF898
/* 800BF994 000BC794  3B E1 00 2C */	addi r31, r1, 0x2c
/* 800BF998 000BC798  38 01 00 20 */	addi r0, r1, 0x20
/* 800BF99C 000BC79C  38 80 00 03 */	li r4, 3
/* 800BF9A0 000BC7A0  7C A7 2B 78 */	mr r7, r5
/* 800BF9A4 000BC7A4  7C C9 33 78 */	mr r9, r6
/* 800BF9A8 000BC7A8  7C 6C 1B 78 */	mr r12, r3
/* 800BF9AC 000BC7AC  7F F7 FB 78 */	mr r23, r31
/* 800BF9B0 000BC7B0  7C 18 03 78 */	mr r24, r0
/* 800BF9B4 000BC7B4  39 41 00 14 */	addi r10, r1, 0x14
/* 800BF9B8 000BC7B8  39 61 00 08 */	addi r11, r1, 8
/* 800BF9BC 000BC7BC  7C 89 03 A6 */	mtctr r4
lbl_800BF9C0:
/* 800BF9C0 000BC7C0  C0 47 00 00 */	lfs f2, 0(r7)
/* 800BF9C4 000BC7C4  C0 62 96 70 */	lfs f3, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BF9C8 000BC7C8  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 800BF9CC 000BC7CC  40 82 00 10 */	bne lbl_800BF9DC
/* 800BF9D0 000BC7D0  C0 49 00 00 */	lfs f2, 0(r9)
/* 800BF9D4 000BC7D4  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 800BF9D8 000BC7D8  41 82 00 40 */	beq lbl_800BFA18
lbl_800BF9DC:
/* 800BF9DC 000BC7DC  C0 8B 00 00 */	lfs f4, 0(r11)
/* 800BF9E0 000BC7E0  C0 6A 00 00 */	lfs f3, 0(r10)
/* 800BF9E4 000BC7E4  FC 04 18 40 */	fcmpo cr0, f4, f3
/* 800BF9E8 000BC7E8  40 81 00 18 */	ble lbl_800BFA00
/* 800BF9EC 000BC7EC  C0 4C 00 10 */	lfs f2, 0x10(r12)
/* 800BF9F0 000BC7F0  EC 42 01 32 */	fmuls f2, f2, f4
/* 800BF9F4 000BC7F4  EC 42 18 24 */	fdivs f2, f2, f3
/* 800BF9F8 000BC7F8  D0 57 00 00 */	stfs f2, 0(r23)
/* 800BF9FC 000BC7FC  48 00 00 0C */	b lbl_800BFA08
lbl_800BFA00:
/* 800BFA00 000BC800  C0 4C 00 10 */	lfs f2, 0x10(r12)
/* 800BFA04 000BC804  D0 57 00 00 */	stfs f2, 0(r23)
lbl_800BFA08:
/* 800BFA08 000BC808  C0 62 96 78 */	lfs f3, lbl_803CDFF8-_SDA2_BASE_(r2)
/* 800BFA0C 000BC80C  C0 57 00 00 */	lfs f2, 0(r23)
/* 800BFA10 000BC810  EC 43 10 24 */	fdivs f2, f3, f2
/* 800BFA14 000BC814  D0 58 00 00 */	stfs f2, 0(r24)
lbl_800BFA18:
/* 800BFA18 000BC818  38 E7 00 04 */	addi r7, r7, 4
/* 800BFA1C 000BC81C  39 29 00 04 */	addi r9, r9, 4
/* 800BFA20 000BC820  39 4A 00 04 */	addi r10, r10, 4
/* 800BFA24 000BC824  39 6B 00 04 */	addi r11, r11, 4
/* 800BFA28 000BC828  39 8C 00 04 */	addi r12, r12, 4
/* 800BFA2C 000BC82C  3A F7 00 04 */	addi r23, r23, 4
/* 800BFA30 000BC830  3B 18 00 04 */	addi r24, r24, 4
/* 800BFA34 000BC834  42 00 FF 8C */	bdnz lbl_800BF9C0
/* 800BFA38 000BC838  7D 0C 43 78 */	mr r12, r8
/* 800BFA3C 000BC83C  3B C0 00 00 */	li r30, 0
/* 800BFA40 000BC840  48 00 01 60 */	b lbl_800BFBA0
lbl_800BFA44:
/* 800BFA44 000BC844  3B 20 00 03 */	li r25, 3
/* 800BFA48 000BC848  7C A4 2B 78 */	mr r4, r5
/* 800BFA4C 000BC84C  7C C7 33 78 */	mr r7, r6
/* 800BFA50 000BC850  7D 88 63 78 */	mr r8, r12
/* 800BFA54 000BC854  7C 69 1B 78 */	mr r9, r3
/* 800BFA58 000BC858  7C 0A 03 78 */	mr r10, r0
/* 800BFA5C 000BC85C  7F EB FB 78 */	mr r11, r31
/* 800BFA60 000BC860  7F 29 03 A6 */	mtctr r25
lbl_800BFA64:
/* 800BFA64 000BC864  C0 E4 00 00 */	lfs f7, 0(r4)
/* 800BFA68 000BC868  C0 62 96 70 */	lfs f3, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BFA6C 000BC86C  FC 07 18 00 */	fcmpu cr0, f7, f3
/* 800BFA70 000BC870  40 82 00 10 */	bne lbl_800BFA80
/* 800BFA74 000BC874  C0 47 00 00 */	lfs f2, 0(r7)
/* 800BFA78 000BC878  FC 02 18 00 */	fcmpu cr0, f2, f3
/* 800BFA7C 000BC87C  41 82 01 00 */	beq lbl_800BFB7C
lbl_800BFA80:
/* 800BFA80 000BC880  7C 1E E8 40 */	cmplw r30, r29
/* 800BFA84 000BC884  41 80 00 90 */	blt lbl_800BFB14
/* 800BFA88 000BC888  7C 1E E0 40 */	cmplw r30, r28
/* 800BFA8C 000BC88C  41 81 00 88 */	bgt lbl_800BFB14
/* 800BFA90 000BC890  A3 0C 00 00 */	lhz r24, 0(r12)
/* 800BFA94 000BC894  3F 20 43 30 */	lis r25, 0x4330
/* 800BFA98 000BC898  C0 67 00 00 */	lfs f3, 0(r7)
/* 800BFA9C 000BC89C  57 18 10 3A */	slwi r24, r24, 2
/* 800BFAA0 000BC8A0  AA E8 00 0A */	lha r23, 0xa(r8)
/* 800BFAA4 000BC8A4  7C 5A C4 2E */	lfsx f2, r26, r24
/* 800BFAA8 000BC8A8  EC 63 38 28 */	fsubs f3, f3, f7
/* 800BFAAC 000BC8AC  6E F8 80 00 */	xoris r24, r23, 0x8000
/* 800BFAB0 000BC8B0  93 21 00 38 */	stw r25, 0x38(r1)
/* 800BFAB4 000BC8B4  EC 42 08 28 */	fsubs f2, f2, f1
/* 800BFAB8 000BC8B8  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFABC 000BC8BC  93 01 00 3C */	stw r24, 0x3c(r1)
/* 800BFAC0 000BC8C0  C0 A9 00 10 */	lfs f5, 0x10(r9)
/* 800BFAC4 000BC8C4  EC 43 00 B2 */	fmuls f2, f3, f2
/* 800BFAC8 000BC8C8  C8 61 00 38 */	lfd f3, 0x38(r1)
/* 800BFACC 000BC8CC  C0 CA 00 00 */	lfs f6, 0(r10)
/* 800BFAD0 000BC8D0  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BFAD4 000BC8D4  EC 42 00 24 */	fdivs f2, f2, f0
/* 800BFAD8 000BC8D8  EC 47 10 2A */	fadds f2, f7, f2
/* 800BFADC 000BC8DC  EC 45 10 FA */	fmadds f2, f5, f3, f2
/* 800BFAE0 000BC8E0  EC 46 00 B2 */	fmuls f2, f6, f2
/* 800BFAE4 000BC8E4  FC 40 10 1E */	fctiwz f2, f2
/* 800BFAE8 000BC8E8  D8 41 00 40 */	stfd f2, 0x40(r1)
/* 800BFAEC 000BC8EC  82 E1 00 44 */	lwz r23, 0x44(r1)
/* 800BFAF0 000BC8F0  2C 17 80 01 */	cmpwi r23, -32767
/* 800BFAF4 000BC8F4  40 80 00 0C */	bge lbl_800BFB00
/* 800BFAF8 000BC8F8  3A E0 80 01 */	li r23, -32767
/* 800BFAFC 000BC8FC  48 00 00 10 */	b lbl_800BFB0C
lbl_800BFB00:
/* 800BFB00 000BC900  2C 17 7F FF */	cmpwi r23, 0x7fff
/* 800BFB04 000BC904  40 81 00 08 */	ble lbl_800BFB0C
/* 800BFB08 000BC908  3A E0 7F FF */	li r23, 0x7fff
lbl_800BFB0C:
/* 800BFB0C 000BC90C  B2 E8 00 0A */	sth r23, 0xa(r8)
/* 800BFB10 000BC910  48 00 00 6C */	b lbl_800BFB7C
lbl_800BFB14:
/* 800BFB14 000BC914  C0 A9 00 10 */	lfs f5, 0x10(r9)
/* 800BFB18 000BC918  C0 4B 00 00 */	lfs f2, 0(r11)
/* 800BFB1C 000BC91C  FC 05 10 00 */	fcmpu cr0, f5, f2
/* 800BFB20 000BC920  41 82 00 5C */	beq lbl_800BFB7C
/* 800BFB24 000BC924  AB 08 00 0A */	lha r24, 0xa(r8)
/* 800BFB28 000BC928  3F 20 43 30 */	lis r25, 0x4330
/* 800BFB2C 000BC92C  93 21 00 40 */	stw r25, 0x40(r1)
/* 800BFB30 000BC930  6F 19 80 00 */	xoris r25, r24, 0x8000
/* 800BFB34 000BC934  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFB38 000BC938  93 21 00 44 */	stw r25, 0x44(r1)
/* 800BFB3C 000BC93C  C0 4A 00 00 */	lfs f2, 0(r10)
/* 800BFB40 000BC940  C8 61 00 40 */	lfd f3, 0x40(r1)
/* 800BFB44 000BC944  EC 63 20 28 */	fsubs f3, f3, f4
/* 800BFB48 000BC948  EC 65 00 F2 */	fmuls f3, f5, f3
/* 800BFB4C 000BC94C  EC 43 00 B2 */	fmuls f2, f3, f2
/* 800BFB50 000BC950  FC 40 10 1E */	fctiwz f2, f2
/* 800BFB54 000BC954  D8 41 00 38 */	stfd f2, 0x38(r1)
/* 800BFB58 000BC958  82 E1 00 3C */	lwz r23, 0x3c(r1)
/* 800BFB5C 000BC95C  2C 17 80 01 */	cmpwi r23, -32767
/* 800BFB60 000BC960  40 80 00 0C */	bge lbl_800BFB6C
/* 800BFB64 000BC964  3A E0 80 01 */	li r23, -32767
/* 800BFB68 000BC968  48 00 00 10 */	b lbl_800BFB78
lbl_800BFB6C:
/* 800BFB6C 000BC96C  2C 17 7F FF */	cmpwi r23, 0x7fff
/* 800BFB70 000BC970  40 81 00 08 */	ble lbl_800BFB78
/* 800BFB74 000BC974  3A E0 7F FF */	li r23, 0x7fff
lbl_800BFB78:
/* 800BFB78 000BC978  B2 E8 00 0A */	sth r23, 0xa(r8)
lbl_800BFB7C:
/* 800BFB7C 000BC97C  38 84 00 04 */	addi r4, r4, 4
/* 800BFB80 000BC980  38 E7 00 04 */	addi r7, r7, 4
/* 800BFB84 000BC984  39 08 00 02 */	addi r8, r8, 2
/* 800BFB88 000BC988  39 29 00 04 */	addi r9, r9, 4
/* 800BFB8C 000BC98C  39 4A 00 04 */	addi r10, r10, 4
/* 800BFB90 000BC990  39 6B 00 04 */	addi r11, r11, 4
/* 800BFB94 000BC994  42 00 FE D0 */	bdnz lbl_800BFA64
/* 800BFB98 000BC998  39 8C 00 10 */	addi r12, r12, 0x10
/* 800BFB9C 000BC99C  3B DE 00 01 */	addi r30, r30, 1
lbl_800BFBA0:
/* 800BFBA0 000BC9A0  7C 1E D8 40 */	cmplw r30, r27
/* 800BFBA4 000BC9A4  41 80 FE A0 */	blt lbl_800BFA44
/* 800BFBA8 000BC9A8  C0 05 00 00 */	lfs f0, 0(r5)
/* 800BFBAC 000BC9AC  C0 22 96 70 */	lfs f1, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BFBB0 000BC9B0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFBB4 000BC9B4  40 82 00 10 */	bne lbl_800BFBC4
/* 800BFBB8 000BC9B8  C0 06 00 00 */	lfs f0, 0(r6)
/* 800BFBBC 000BC9BC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFBC0 000BC9C0  41 82 00 0C */	beq lbl_800BFBCC
lbl_800BFBC4:
/* 800BFBC4 000BC9C4  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 800BFBC8 000BC9C8  D0 03 00 10 */	stfs f0, 0x10(r3)
lbl_800BFBCC:
/* 800BFBCC 000BC9CC  C0 05 00 04 */	lfs f0, 4(r5)
/* 800BFBD0 000BC9D0  C0 22 96 70 */	lfs f1, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BFBD4 000BC9D4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFBD8 000BC9D8  40 82 00 10 */	bne lbl_800BFBE8
/* 800BFBDC 000BC9DC  C0 06 00 04 */	lfs f0, 4(r6)
/* 800BFBE0 000BC9E0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFBE4 000BC9E4  41 82 00 0C */	beq lbl_800BFBF0
lbl_800BFBE8:
/* 800BFBE8 000BC9E8  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 800BFBEC 000BC9EC  D0 03 00 14 */	stfs f0, 0x14(r3)
lbl_800BFBF0:
/* 800BFBF0 000BC9F0  C0 05 00 08 */	lfs f0, 8(r5)
/* 800BFBF4 000BC9F4  C0 22 96 70 */	lfs f1, lbl_803CDFF0-_SDA2_BASE_(r2)
/* 800BFBF8 000BC9F8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFBFC 000BC9FC  40 82 00 10 */	bne lbl_800BFC0C
/* 800BFC00 000BCA00  C0 06 00 08 */	lfs f0, 8(r6)
/* 800BFC04 000BCA04  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800BFC08 000BCA08  41 82 00 0C */	beq lbl_800BFC14
lbl_800BFC0C:
/* 800BFC0C 000BCA0C  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800BFC10 000BCA10  D0 03 00 18 */	stfs f0, 0x18(r3)
lbl_800BFC14:
/* 800BFC14 000BCA14  BA E1 00 4C */	lmw r23, 0x4c(r1)
/* 800BFC18 000BCA18  38 21 00 70 */	addi r1, r1, 0x70
/* 800BFC1C 000BCA1C  4E 80 00 20 */	blr 

.global _iAnimSKBExtractTranslate__FP14iAnimSKBHeaderUiP5xVec3i
_iAnimSKBExtractTranslate__FP14iAnimSKBHeaderUiP5xVec3i:
/* 800BFC20 000BCA20  94 21 FF 50 */	stwu r1, -0xb0(r1)
/* 800BFC24 000BCA24  39 63 00 1C */	addi r11, r3, 0x1c
/* 800BFC28 000BCA28  54 80 08 3C */	slwi r0, r4, 1
/* 800BFC2C 000BCA2C  39 80 00 00 */	li r12, 0
/* 800BFC30 000BCA30  BF 01 00 90 */	stmw r24, 0x90(r1)
/* 800BFC34 000BCA34  3B E0 FF FF */	li r31, -1
/* 800BFC38 000BCA38  A1 23 00 0A */	lhz r9, 0xa(r3)
/* 800BFC3C 000BCA3C  A0 C3 00 08 */	lhz r6, 8(r3)
/* 800BFC40 000BCA40  38 E9 FF FE */	addi r7, r9, -2
/* 800BFC44 000BCA44  81 03 00 0C */	lwz r8, 0xc(r3)
/* 800BFC48 000BCA48  7C C7 31 D6 */	mullw r6, r7, r6
/* 800BFC4C 000BCA4C  55 08 20 36 */	slwi r8, r8, 4
/* 800BFC50 000BCA50  55 27 10 3A */	slwi r7, r9, 2
/* 800BFC54 000BCA54  7D 4B 42 14 */	add r10, r11, r8
/* 800BFC58 000BCA58  7D 0A 3A 14 */	add r8, r10, r7
/* 800BFC5C 000BCA5C  7C 84 32 14 */	add r4, r4, r6
/* 800BFC60 000BCA60  7C E8 02 2E */	lhzx r7, r8, r0
/* 800BFC64 000BCA64  54 84 08 3C */	slwi r4, r4, 1
/* 800BFC68 000BCA68  3C 00 43 30 */	lis r0, 0x4330
/* 800BFC6C 000BCA6C  7C C8 22 2E */	lhzx r6, r8, r4
/* 800BFC70 000BCA70  54 E4 20 36 */	slwi r4, r7, 4
/* 800BFC74 000BCA74  7C 8B 22 14 */	add r4, r11, r4
/* 800BFC78 000BCA78  39 26 00 01 */	addi r9, r6, 1
/* 800BFC7C 000BCA7C  48 00 04 A4 */	b lbl_800C0120
lbl_800BFC80:
/* 800BFC80 000BCA80  A0 C4 00 00 */	lhz r6, 0(r4)
/* 800BFC84 000BCA84  2C 1F 00 00 */	cmpwi r31, 0
/* 800BFC88 000BCA88  A9 64 00 0A */	lha r11, 0xa(r4)
/* 800BFC8C 000BCA8C  54 D8 10 3A */	slwi r24, r6, 2
/* 800BFC90 000BCA90  A9 04 00 0C */	lha r8, 0xc(r4)
/* 800BFC94 000BCA94  A8 C4 00 0E */	lha r6, 0xe(r4)
/* 800BFC98 000BCA98  6D 6B 80 00 */	xoris r11, r11, 0x8000
/* 800BFC9C 000BCA9C  6D 08 80 00 */	xoris r8, r8, 0x8000
/* 800BFCA0 000BCAA0  C0 22 96 A0 */	lfs f1, lbl_803CE020-_SDA2_BASE_(r2)
/* 800BFCA4 000BCAA4  7C 0A C4 2E */	lfsx f0, r10, r24
/* 800BFCA8 000BCAA8  6C C6 80 00 */	xoris r6, r6, 0x8000
/* 800BFCAC 000BCAAC  91 61 00 14 */	stw r11, 0x14(r1)
/* 800BFCB0 000BCAB0  EC 21 00 32 */	fmuls f1, f1, f0
/* 800BFCB4 000BCAB4  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFCB8 000BCAB8  90 01 00 10 */	stw r0, 0x10(r1)
/* 800BFCBC 000BCABC  C0 A3 00 10 */	lfs f5, 0x10(r3)
/* 800BFCC0 000BCAC0  C8 01 00 10 */	lfd f0, 0x10(r1)
/* 800BFCC4 000BCAC4  FC C0 08 1E */	fctiwz f6, f1
/* 800BFCC8 000BCAC8  91 01 00 1C */	stw r8, 0x1c(r1)
/* 800BFCCC 000BCACC  EC 00 20 28 */	fsubs f0, f0, f4
/* 800BFCD0 000BCAD0  C0 43 00 14 */	lfs f2, 0x14(r3)
/* 800BFCD4 000BCAD4  90 01 00 18 */	stw r0, 0x18(r1)
/* 800BFCD8 000BCAD8  C0 63 00 18 */	lfs f3, 0x18(r3)
/* 800BFCDC 000BCADC  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 800BFCE0 000BCAE0  EC 05 00 32 */	fmuls f0, f5, f0
/* 800BFCE4 000BCAE4  D8 C1 00 08 */	stfd f6, 8(r1)
/* 800BFCE8 000BCAE8  EC 21 20 28 */	fsubs f1, f1, f4
/* 800BFCEC 000BCAEC  90 C1 00 24 */	stw r6, 0x24(r1)
/* 800BFCF0 000BCAF0  83 C1 00 0C */	lwz r30, 0xc(r1)
/* 800BFCF4 000BCAF4  90 01 00 20 */	stw r0, 0x20(r1)
/* 800BFCF8 000BCAF8  EC 22 00 72 */	fmuls f1, f2, f1
/* 800BFCFC 000BCAFC  C8 41 00 20 */	lfd f2, 0x20(r1)
/* 800BFD00 000BCB00  EC 42 20 28 */	fsubs f2, f2, f4
/* 800BFD04 000BCB04  EC 43 00 B2 */	fmuls f2, f3, f2
/* 800BFD08 000BCB08  41 80 03 E0 */	blt lbl_800C00E8
/* 800BFD0C 000BCB0C  38 DF 00 01 */	addi r6, r31, 1
/* 800BFD10 000BCB10  7C 1E 30 00 */	cmpw r30, r6
/* 800BFD14 000BCB14  40 81 03 D4 */	ble lbl_800C00E8
/* 800BFD18 000BCB18  7C DF F0 50 */	subf r6, r31, r30
/* 800BFD1C 000BCB1C  39 65 FF F4 */	addi r11, r5, -12
/* 800BFD20 000BCB20  28 06 00 01 */	cmplwi r6, 1
/* 800BFD24 000BCB24  39 00 00 01 */	li r8, 1
/* 800BFD28 000BCB28  40 81 03 C0 */	ble lbl_800C00E8
/* 800BFD2C 000BCB2C  3B 06 FF FF */	addi r24, r6, -1
/* 800BFD30 000BCB30  3B 46 FF F8 */	addi r26, r6, -8
/* 800BFD34 000BCB34  28 18 00 08 */	cmplwi r24, 8
/* 800BFD38 000BCB38  40 81 03 2C */	ble lbl_800C0064
/* 800BFD3C 000BCB3C  3B BA 00 06 */	addi r29, r26, 6
/* 800BFD40 000BCB40  6C D9 80 00 */	xoris r25, r6, 0x8000
/* 800BFD44 000BCB44  57 BD E8 FE */	srwi r29, r29, 3
/* 800BFD48 000BCB48  3F 00 43 30 */	lis r24, 0x4330
/* 800BFD4C 000BCB4C  7F A9 03 A6 */	mtctr r29
/* 800BFD50 000BCB50  28 1A 00 01 */	cmplwi r26, 1
/* 800BFD54 000BCB54  40 81 03 10 */	ble lbl_800C0064
lbl_800BFD58:
/* 800BFD58 000BCB58  91 01 00 24 */	stw r8, 0x24(r1)
/* 800BFD5C 000BCB5C  3B 88 00 01 */	addi r28, r8, 1
/* 800BFD60 000BCB60  C0 EB 00 00 */	lfs f7, 0(r11)
/* 800BFD64 000BCB64  3B 68 00 02 */	addi r27, r8, 2
/* 800BFD68 000BCB68  93 01 00 20 */	stw r24, 0x20(r1)
/* 800BFD6C 000BCB6C  3B 48 00 03 */	addi r26, r8, 3
/* 800BFD70 000BCB70  C8 C2 96 A8 */	lfd f6, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFD74 000BCB74  EC 60 38 28 */	fsubs f3, f0, f7
/* 800BFD78 000BCB78  C8 81 00 20 */	lfd f4, 0x20(r1)
/* 800BFD7C 000BCB7C  93 21 00 1C */	stw r25, 0x1c(r1)
/* 800BFD80 000BCB80  C8 A2 96 98 */	lfd f5, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFD84 000BCB84  EC C4 30 28 */	fsubs f6, f4, f6
/* 800BFD88 000BCB88  93 01 00 18 */	stw r24, 0x18(r1)
/* 800BFD8C 000BCB8C  C8 81 00 18 */	lfd f4, 0x18(r1)
/* 800BFD90 000BCB90  93 81 00 14 */	stw r28, 0x14(r1)
/* 800BFD94 000BCB94  EC 84 28 28 */	fsubs f4, f4, f5
/* 800BFD98 000BCB98  93 01 00 10 */	stw r24, 0x10(r1)
/* 800BFD9C 000BCB9C  ED 46 20 24 */	fdivs f10, f6, f4
/* 800BFDA0 000BCBA0  93 21 00 0C */	stw r25, 0xc(r1)
/* 800BFDA4 000BCBA4  C9 21 00 10 */	lfd f9, 0x10(r1)
/* 800BFDA8 000BCBA8  93 01 00 08 */	stw r24, 8(r1)
/* 800BFDAC 000BCBAC  C8 C1 00 08 */	lfd f6, 8(r1)
/* 800BFDB0 000BCBB0  93 61 00 2C */	stw r27, 0x2c(r1)
/* 800BFDB4 000BCBB4  EC 6A 38 FA */	fmadds f3, f10, f3, f7
/* 800BFDB8 000BCBB8  93 01 00 28 */	stw r24, 0x28(r1)
/* 800BFDBC 000BCBBC  93 21 00 34 */	stw r25, 0x34(r1)
/* 800BFDC0 000BCBC0  C8 E1 00 28 */	lfd f7, 0x28(r1)
/* 800BFDC4 000BCBC4  D0 65 00 00 */	stfs f3, 0(r5)
/* 800BFDC8 000BCBC8  C0 AB 00 04 */	lfs f5, 4(r11)
/* 800BFDCC 000BCBCC  93 01 00 30 */	stw r24, 0x30(r1)
/* 800BFDD0 000BCBD0  EC 61 28 28 */	fsubs f3, f1, f5
/* 800BFDD4 000BCBD4  C8 81 00 30 */	lfd f4, 0x30(r1)
/* 800BFDD8 000BCBD8  93 41 00 3C */	stw r26, 0x3c(r1)
/* 800BFDDC 000BCBDC  EC 6A 28 FA */	fmadds f3, f10, f3, f5
/* 800BFDE0 000BCBE0  93 01 00 38 */	stw r24, 0x38(r1)
/* 800BFDE4 000BCBE4  D0 65 00 04 */	stfs f3, 4(r5)
/* 800BFDE8 000BCBE8  C8 A1 00 38 */	lfd f5, 0x38(r1)
/* 800BFDEC 000BCBEC  C1 0B 00 08 */	lfs f8, 8(r11)
/* 800BFDF0 000BCBF0  93 21 00 44 */	stw r25, 0x44(r1)
/* 800BFDF4 000BCBF4  EC 62 40 28 */	fsubs f3, f2, f8
/* 800BFDF8 000BCBF8  93 01 00 40 */	stw r24, 0x40(r1)
/* 800BFDFC 000BCBFC  ED 0A 40 FA */	fmadds f8, f10, f3, f8
/* 800BFE00 000BCC00  C8 61 00 40 */	lfd f3, 0x40(r1)
/* 800BFE04 000BCC04  D1 05 00 08 */	stfs f8, 8(r5)
/* 800BFE08 000BCC08  C9 42 96 A8 */	lfd f10, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFE0C 000BCC0C  C9 02 96 98 */	lfd f8, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFE10 000BCC10  ED 29 50 28 */	fsubs f9, f9, f10
/* 800BFE14 000BCC14  C1 4B 00 00 */	lfs f10, 0(r11)
/* 800BFE18 000BCC18  ED 06 40 28 */	fsubs f8, f6, f8
/* 800BFE1C 000BCC1C  EC C0 50 28 */	fsubs f6, f0, f10
/* 800BFE20 000BCC20  ED 29 40 24 */	fdivs f9, f9, f8
/* 800BFE24 000BCC24  EC C9 51 BA */	fmadds f6, f9, f6, f10
/* 800BFE28 000BCC28  D0 C5 00 0C */	stfs f6, 0xc(r5)
/* 800BFE2C 000BCC2C  C1 0B 00 04 */	lfs f8, 4(r11)
/* 800BFE30 000BCC30  EC C1 40 28 */	fsubs f6, f1, f8
/* 800BFE34 000BCC34  EC C9 41 BA */	fmadds f6, f9, f6, f8
/* 800BFE38 000BCC38  D0 C5 00 10 */	stfs f6, 0x10(r5)
/* 800BFE3C 000BCC3C  C1 0B 00 08 */	lfs f8, 8(r11)
/* 800BFE40 000BCC40  EC C2 40 28 */	fsubs f6, f2, f8
/* 800BFE44 000BCC44  EC C9 41 BA */	fmadds f6, f9, f6, f8
/* 800BFE48 000BCC48  D0 C5 00 14 */	stfs f6, 0x14(r5)
/* 800BFE4C 000BCC4C  C9 02 96 A8 */	lfd f8, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFE50 000BCC50  C8 C2 96 98 */	lfd f6, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFE54 000BCC54  EC E7 40 28 */	fsubs f7, f7, f8
/* 800BFE58 000BCC58  C1 0B 00 00 */	lfs f8, 0(r11)
/* 800BFE5C 000BCC5C  EC C4 30 28 */	fsubs f6, f4, f6
/* 800BFE60 000BCC60  EC 80 40 28 */	fsubs f4, f0, f8
/* 800BFE64 000BCC64  EC E7 30 24 */	fdivs f7, f7, f6
/* 800BFE68 000BCC68  EC 87 41 3A */	fmadds f4, f7, f4, f8
/* 800BFE6C 000BCC6C  D0 85 00 18 */	stfs f4, 0x18(r5)
/* 800BFE70 000BCC70  C0 CB 00 04 */	lfs f6, 4(r11)
/* 800BFE74 000BCC74  EC 81 30 28 */	fsubs f4, f1, f6
/* 800BFE78 000BCC78  EC 87 31 3A */	fmadds f4, f7, f4, f6
/* 800BFE7C 000BCC7C  D0 85 00 1C */	stfs f4, 0x1c(r5)
/* 800BFE80 000BCC80  C0 CB 00 08 */	lfs f6, 8(r11)
/* 800BFE84 000BCC84  EC 82 30 28 */	fsubs f4, f2, f6
/* 800BFE88 000BCC88  EC 87 31 3A */	fmadds f4, f7, f4, f6
/* 800BFE8C 000BCC8C  D0 85 00 20 */	stfs f4, 0x20(r5)
/* 800BFE90 000BCC90  C8 C2 96 A8 */	lfd f6, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFE94 000BCC94  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFE98 000BCC98  EC A5 30 28 */	fsubs f5, f5, f6
/* 800BFE9C 000BCC9C  C0 CB 00 00 */	lfs f6, 0(r11)
/* 800BFEA0 000BCCA0  EC 83 20 28 */	fsubs f4, f3, f4
/* 800BFEA4 000BCCA4  EC 60 30 28 */	fsubs f3, f0, f6
/* 800BFEA8 000BCCA8  EC A5 20 24 */	fdivs f5, f5, f4
/* 800BFEAC 000BCCAC  EC 65 30 FA */	fmadds f3, f5, f3, f6
/* 800BFEB0 000BCCB0  D0 65 00 24 */	stfs f3, 0x24(r5)
/* 800BFEB4 000BCCB4  C0 8B 00 04 */	lfs f4, 4(r11)
/* 800BFEB8 000BCCB8  EC 61 20 28 */	fsubs f3, f1, f4
/* 800BFEBC 000BCCBC  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800BFEC0 000BCCC0  D0 65 00 28 */	stfs f3, 0x28(r5)
/* 800BFEC4 000BCCC4  C0 8B 00 08 */	lfs f4, 8(r11)
/* 800BFEC8 000BCCC8  3B 48 00 04 */	addi r26, r8, 4
/* 800BFECC 000BCCCC  3B A8 00 05 */	addi r29, r8, 5
/* 800BFED0 000BCCD0  3B 88 00 06 */	addi r28, r8, 6
/* 800BFED4 000BCCD4  EC 62 20 28 */	fsubs f3, f2, f4
/* 800BFED8 000BCCD8  3B 68 00 07 */	addi r27, r8, 7
/* 800BFEDC 000BCCDC  93 41 00 4C */	stw r26, 0x4c(r1)
/* 800BFEE0 000BCCE0  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800BFEE4 000BCCE4  93 01 00 48 */	stw r24, 0x48(r1)
/* 800BFEE8 000BCCE8  93 21 00 54 */	stw r25, 0x54(r1)
/* 800BFEEC 000BCCEC  C8 A1 00 48 */	lfd f5, 0x48(r1)
/* 800BFEF0 000BCCF0  D0 65 00 2C */	stfs f3, 0x2c(r5)
/* 800BFEF4 000BCCF4  93 01 00 50 */	stw r24, 0x50(r1)
/* 800BFEF8 000BCCF8  C8 C2 96 A8 */	lfd f6, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFEFC 000BCCFC  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFF00 000BCD00  C8 61 00 50 */	lfd f3, 0x50(r1)
/* 800BFF04 000BCD04  EC A5 30 28 */	fsubs f5, f5, f6
/* 800BFF08 000BCD08  C0 EB 00 00 */	lfs f7, 0(r11)
/* 800BFF0C 000BCD0C  EC 83 20 28 */	fsubs f4, f3, f4
/* 800BFF10 000BCD10  93 A1 00 5C */	stw r29, 0x5c(r1)
/* 800BFF14 000BCD14  EC 60 38 28 */	fsubs f3, f0, f7
/* 800BFF18 000BCD18  93 01 00 58 */	stw r24, 0x58(r1)
/* 800BFF1C 000BCD1C  ED 45 20 24 */	fdivs f10, f5, f4
/* 800BFF20 000BCD20  93 21 00 64 */	stw r25, 0x64(r1)
/* 800BFF24 000BCD24  C9 21 00 58 */	lfd f9, 0x58(r1)
/* 800BFF28 000BCD28  93 01 00 60 */	stw r24, 0x60(r1)
/* 800BFF2C 000BCD2C  C8 C1 00 60 */	lfd f6, 0x60(r1)
/* 800BFF30 000BCD30  93 81 00 6C */	stw r28, 0x6c(r1)
/* 800BFF34 000BCD34  EC 6A 38 FA */	fmadds f3, f10, f3, f7
/* 800BFF38 000BCD38  93 01 00 68 */	stw r24, 0x68(r1)
/* 800BFF3C 000BCD3C  93 21 00 74 */	stw r25, 0x74(r1)
/* 800BFF40 000BCD40  C8 E1 00 68 */	lfd f7, 0x68(r1)
/* 800BFF44 000BCD44  D0 65 00 30 */	stfs f3, 0x30(r5)
/* 800BFF48 000BCD48  C0 AB 00 04 */	lfs f5, 4(r11)
/* 800BFF4C 000BCD4C  93 01 00 70 */	stw r24, 0x70(r1)
/* 800BFF50 000BCD50  EC 61 28 28 */	fsubs f3, f1, f5
/* 800BFF54 000BCD54  C8 81 00 70 */	lfd f4, 0x70(r1)
/* 800BFF58 000BCD58  93 61 00 7C */	stw r27, 0x7c(r1)
/* 800BFF5C 000BCD5C  EC 6A 28 FA */	fmadds f3, f10, f3, f5
/* 800BFF60 000BCD60  93 01 00 78 */	stw r24, 0x78(r1)
/* 800BFF64 000BCD64  D0 65 00 34 */	stfs f3, 0x34(r5)
/* 800BFF68 000BCD68  C8 A1 00 78 */	lfd f5, 0x78(r1)
/* 800BFF6C 000BCD6C  C1 0B 00 08 */	lfs f8, 8(r11)
/* 800BFF70 000BCD70  93 21 00 84 */	stw r25, 0x84(r1)
/* 800BFF74 000BCD74  EC 62 40 28 */	fsubs f3, f2, f8
/* 800BFF78 000BCD78  93 01 00 80 */	stw r24, 0x80(r1)
/* 800BFF7C 000BCD7C  ED 0A 40 FA */	fmadds f8, f10, f3, f8
/* 800BFF80 000BCD80  C8 61 00 80 */	lfd f3, 0x80(r1)
/* 800BFF84 000BCD84  D1 05 00 38 */	stfs f8, 0x38(r5)
/* 800BFF88 000BCD88  C9 42 96 A8 */	lfd f10, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFF8C 000BCD8C  C9 02 96 98 */	lfd f8, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFF90 000BCD90  ED 29 50 28 */	fsubs f9, f9, f10
/* 800BFF94 000BCD94  C1 4B 00 00 */	lfs f10, 0(r11)
/* 800BFF98 000BCD98  ED 06 40 28 */	fsubs f8, f6, f8
/* 800BFF9C 000BCD9C  EC C0 50 28 */	fsubs f6, f0, f10
/* 800BFFA0 000BCDA0  ED 29 40 24 */	fdivs f9, f9, f8
/* 800BFFA4 000BCDA4  EC C9 51 BA */	fmadds f6, f9, f6, f10
/* 800BFFA8 000BCDA8  D0 C5 00 3C */	stfs f6, 0x3c(r5)
/* 800BFFAC 000BCDAC  C1 0B 00 04 */	lfs f8, 4(r11)
/* 800BFFB0 000BCDB0  EC C1 40 28 */	fsubs f6, f1, f8
/* 800BFFB4 000BCDB4  EC C9 41 BA */	fmadds f6, f9, f6, f8
/* 800BFFB8 000BCDB8  D0 C5 00 40 */	stfs f6, 0x40(r5)
/* 800BFFBC 000BCDBC  C1 0B 00 08 */	lfs f8, 8(r11)
/* 800BFFC0 000BCDC0  EC C2 40 28 */	fsubs f6, f2, f8
/* 800BFFC4 000BCDC4  EC C9 41 BA */	fmadds f6, f9, f6, f8
/* 800BFFC8 000BCDC8  D0 C5 00 44 */	stfs f6, 0x44(r5)
/* 800BFFCC 000BCDCC  C9 02 96 A8 */	lfd f8, lbl_803CE028-_SDA2_BASE_(r2)
/* 800BFFD0 000BCDD0  C8 C2 96 98 */	lfd f6, lbl_803CE018-_SDA2_BASE_(r2)
/* 800BFFD4 000BCDD4  EC E7 40 28 */	fsubs f7, f7, f8
/* 800BFFD8 000BCDD8  C1 0B 00 00 */	lfs f8, 0(r11)
/* 800BFFDC 000BCDDC  EC C4 30 28 */	fsubs f6, f4, f6
/* 800BFFE0 000BCDE0  EC 80 40 28 */	fsubs f4, f0, f8
/* 800BFFE4 000BCDE4  EC E7 30 24 */	fdivs f7, f7, f6
/* 800BFFE8 000BCDE8  EC 87 41 3A */	fmadds f4, f7, f4, f8
/* 800BFFEC 000BCDEC  D0 85 00 48 */	stfs f4, 0x48(r5)
/* 800BFFF0 000BCDF0  C0 CB 00 04 */	lfs f6, 4(r11)
/* 800BFFF4 000BCDF4  EC 81 30 28 */	fsubs f4, f1, f6
/* 800BFFF8 000BCDF8  EC 87 31 3A */	fmadds f4, f7, f4, f6
/* 800BFFFC 000BCDFC  D0 85 00 4C */	stfs f4, 0x4c(r5)
/* 800C0000 000BCE00  C0 CB 00 08 */	lfs f6, 8(r11)
/* 800C0004 000BCE04  EC 82 30 28 */	fsubs f4, f2, f6
/* 800C0008 000BCE08  EC 87 31 3A */	fmadds f4, f7, f4, f6
/* 800C000C 000BCE0C  D0 85 00 50 */	stfs f4, 0x50(r5)
/* 800C0010 000BCE10  C8 C2 96 A8 */	lfd f6, lbl_803CE028-_SDA2_BASE_(r2)
/* 800C0014 000BCE14  C8 82 96 98 */	lfd f4, lbl_803CE018-_SDA2_BASE_(r2)
/* 800C0018 000BCE18  EC A5 30 28 */	fsubs f5, f5, f6
/* 800C001C 000BCE1C  C0 CB 00 00 */	lfs f6, 0(r11)
/* 800C0020 000BCE20  EC 83 20 28 */	fsubs f4, f3, f4
/* 800C0024 000BCE24  EC 60 30 28 */	fsubs f3, f0, f6
/* 800C0028 000BCE28  EC A5 20 24 */	fdivs f5, f5, f4
/* 800C002C 000BCE2C  EC 65 30 FA */	fmadds f3, f5, f3, f6
/* 800C0030 000BCE30  D0 65 00 54 */	stfs f3, 0x54(r5)
/* 800C0034 000BCE34  C0 8B 00 04 */	lfs f4, 4(r11)
/* 800C0038 000BCE38  39 8C 00 08 */	addi r12, r12, 8
/* 800C003C 000BCE3C  39 08 00 08 */	addi r8, r8, 8
/* 800C0040 000BCE40  EC 61 20 28 */	fsubs f3, f1, f4
/* 800C0044 000BCE44  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800C0048 000BCE48  D0 65 00 58 */	stfs f3, 0x58(r5)
/* 800C004C 000BCE4C  C0 8B 00 08 */	lfs f4, 8(r11)
/* 800C0050 000BCE50  EC 62 20 28 */	fsubs f3, f2, f4
/* 800C0054 000BCE54  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800C0058 000BCE58  D0 65 00 5C */	stfs f3, 0x5c(r5)
/* 800C005C 000BCE5C  38 A5 00 60 */	addi r5, r5, 0x60
/* 800C0060 000BCE60  42 00 FC F8 */	bdnz lbl_800BFD58
lbl_800C0064:
/* 800C0064 000BCE64  7F A8 30 50 */	subf r29, r8, r6
/* 800C0068 000BCE68  6C DC 80 00 */	xoris r28, r6, 0x8000
/* 800C006C 000BCE6C  3F 60 43 30 */	lis r27, 0x4330
/* 800C0070 000BCE70  7F A9 03 A6 */	mtctr r29
/* 800C0074 000BCE74  7C 08 30 40 */	cmplw r8, r6
/* 800C0078 000BCE78  40 80 00 70 */	bge lbl_800C00E8
lbl_800C007C:
/* 800C007C 000BCE7C  91 01 00 84 */	stw r8, 0x84(r1)
/* 800C0080 000BCE80  39 8C 00 01 */	addi r12, r12, 1
/* 800C0084 000BCE84  C0 EB 00 00 */	lfs f7, 0(r11)
/* 800C0088 000BCE88  39 08 00 01 */	addi r8, r8, 1
/* 800C008C 000BCE8C  93 61 00 80 */	stw r27, 0x80(r1)
/* 800C0090 000BCE90  C8 C2 96 A8 */	lfd f6, lbl_803CE028-_SDA2_BASE_(r2)
/* 800C0094 000BCE94  EC 60 38 28 */	fsubs f3, f0, f7
/* 800C0098 000BCE98  C8 81 00 80 */	lfd f4, 0x80(r1)
/* 800C009C 000BCE9C  93 81 00 7C */	stw r28, 0x7c(r1)
/* 800C00A0 000BCEA0  C8 A2 96 98 */	lfd f5, lbl_803CE018-_SDA2_BASE_(r2)
/* 800C00A4 000BCEA4  EC C4 30 28 */	fsubs f6, f4, f6
/* 800C00A8 000BCEA8  93 61 00 78 */	stw r27, 0x78(r1)
/* 800C00AC 000BCEAC  C8 81 00 78 */	lfd f4, 0x78(r1)
/* 800C00B0 000BCEB0  EC 84 28 28 */	fsubs f4, f4, f5
/* 800C00B4 000BCEB4  EC A6 20 24 */	fdivs f5, f6, f4
/* 800C00B8 000BCEB8  EC 65 38 FA */	fmadds f3, f5, f3, f7
/* 800C00BC 000BCEBC  D0 65 00 00 */	stfs f3, 0(r5)
/* 800C00C0 000BCEC0  C0 8B 00 04 */	lfs f4, 4(r11)
/* 800C00C4 000BCEC4  EC 61 20 28 */	fsubs f3, f1, f4
/* 800C00C8 000BCEC8  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800C00CC 000BCECC  D0 65 00 04 */	stfs f3, 4(r5)
/* 800C00D0 000BCED0  C0 8B 00 08 */	lfs f4, 8(r11)
/* 800C00D4 000BCED4  EC 62 20 28 */	fsubs f3, f2, f4
/* 800C00D8 000BCED8  EC 65 20 FA */	fmadds f3, f5, f3, f4
/* 800C00DC 000BCEDC  D0 65 00 08 */	stfs f3, 8(r5)
/* 800C00E0 000BCEE0  38 A5 00 0C */	addi r5, r5, 0xc
/* 800C00E4 000BCEE4  42 00 FF 98 */	bdnz lbl_800C007C
lbl_800C00E8:
/* 800C00E8 000BCEE8  7C 1F F0 00 */	cmpw r31, r30
/* 800C00EC 000BCEEC  41 82 00 18 */	beq lbl_800C0104
/* 800C00F0 000BCEF0  D0 05 00 00 */	stfs f0, 0(r5)
/* 800C00F4 000BCEF4  39 8C 00 01 */	addi r12, r12, 1
/* 800C00F8 000BCEF8  D0 25 00 04 */	stfs f1, 4(r5)
/* 800C00FC 000BCEFC  D0 45 00 08 */	stfs f2, 8(r5)
/* 800C0100 000BCF00  38 A5 00 0C */	addi r5, r5, 0xc
lbl_800C0104:
/* 800C0104 000BCF04  38 C0 00 00 */	li r6, 0
/* 800C0108 000BCF08  7F DF F3 78 */	mr r31, r30
/* 800C010C 000BCF0C  B0 C4 00 0A */	sth r6, 0xa(r4)
/* 800C0110 000BCF10  38 E7 00 01 */	addi r7, r7, 1
/* 800C0114 000BCF14  B0 C4 00 0C */	sth r6, 0xc(r4)
/* 800C0118 000BCF18  B0 C4 00 0E */	sth r6, 0xe(r4)
/* 800C011C 000BCF1C  38 84 00 10 */	addi r4, r4, 0x10
lbl_800C0120:
/* 800C0120 000BCF20  7C 07 48 40 */	cmplw r7, r9
/* 800C0124 000BCF24  40 81 FB 5C */	ble lbl_800BFC80
/* 800C0128 000BCF28  7D 83 63 78 */	mr r3, r12
/* 800C012C 000BCF2C  BB 01 00 90 */	lmw r24, 0x90(r1)
/* 800C0130 000BCF30  38 21 00 B0 */	addi r1, r1, 0xb0
/* 800C0134 000BCF34  4E 80 00 20 */	blr 
.section .rodata
lbl_80260118:
	.incbin "baserom.dol", 0x25D0F8, 0x18
