
USB_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b4  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08005660  08005660  00006660  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056c4  080056c4  00007188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080056c4  080056c4  000066c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056cc  080056cc  00007188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056cc  080056cc  000066cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056d0  080056d0  000066d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  080056d4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007188  2**0
                  CONTENTS
 10 .bss          00004aa8  20000188  20000188  00007188  2**2
                  ALLOC
 11 ._user_heap_stack 00008400  20004c30  20004c30  00007188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007188  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001df1e  00000000  00000000  000071b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e03  00000000  00000000  000250d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000ab1f  00000000  00000000  00029ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011a0  00000000  00000000  000349f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000fa6  00000000  00000000  00035b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002817c  00000000  00000000  00036b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ce9c  00000000  00000000  0005ecba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e0210  00000000  00000000  0007bb56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0015bd66  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003284  00000000  00000000  0015bdac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000065  00000000  00000000  0015f030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000188 	.word	0x20000188
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08005648 	.word	0x08005648

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000018c 	.word	0x2000018c
 80001e8:	08005648 	.word	0x08005648

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000528:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart3,(uint8_t *)ptr,len,10);
 800052a:	230a      	movs	r3, #10
{
 800052c:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart3,(uint8_t *)ptr,len,10);
 800052e:	4803      	ldr	r0, [pc, #12]	@ (800053c <_write+0x14>)
 8000530:	b292      	uxth	r2, r2
 8000532:	f002 fe88 	bl	8003246 <HAL_UART_Transmit>
  return len;
}
 8000536:	4620      	mov	r0, r4
 8000538:	bd10      	pop	{r4, pc}
 800053a:	bf00      	nop
 800053c:	200001ac 	.word	0x200001ac

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b510      	push	{r4, lr}
 8000542:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000544:	2210      	movs	r2, #16
 8000546:	2100      	movs	r1, #0
 8000548:	a80a      	add	r0, sp, #40	@ 0x28
 800054a:	f004 fe0c 	bl	8005166 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054e:	2214      	movs	r2, #20
 8000550:	2100      	movs	r1, #0
 8000552:	a803      	add	r0, sp, #12
 8000554:	f004 fe07 	bl	8005166 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000558:	4b20      	ldr	r3, [pc, #128]	@ (80005dc <SystemClock_Config+0x9c>)
 800055a:	2100      	movs	r1, #0
 800055c:	9101      	str	r1, [sp, #4]
 800055e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000560:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000564:	641a      	str	r2, [r3, #64]	@ 0x40
 8000566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000570:	4b1b      	ldr	r3, [pc, #108]	@ (80005e0 <SystemClock_Config+0xa0>)
 8000572:	9102      	str	r1, [sp, #8]
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000582:	9302      	str	r3, [sp, #8]
 8000584:	9b02      	ldr	r3, [sp, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000586:	2101      	movs	r1, #1
 8000588:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800058c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800058e:	e9cd 1308 	strd	r1, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000592:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000596:	2004      	movs	r0, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000598:	e9cd 430e 	strd	r4, r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 168;
 800059c:	23a8      	movs	r3, #168	@ 0xa8
 800059e:	e9cd 0310 	strd	r0, r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005a2:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a4:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a6:	9412      	str	r4, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005a8:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005aa:	f002 f96d 	bl	8002888 <HAL_RCC_OscConfig>
 80005ae:	b108      	cbz	r0, 80005b4 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b2:	e7fe      	b.n	80005b2 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b4:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b6:	e9cd 3403 	strd	r3, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ba:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005bc:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80005c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c4:	2105      	movs	r1, #5
 80005c6:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005cc:	f002 fb38 	bl	8002c40 <HAL_RCC_ClockConfig>
 80005d0:	b108      	cbz	r0, 80005d6 <SystemClock_Config+0x96>
 80005d2:	b672      	cpsid	i
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <SystemClock_Config+0x94>
}
 80005d6:	b014      	add	sp, #80	@ 0x50
 80005d8:	bd10      	pop	{r4, pc}
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800
 80005e0:	40007000 	.word	0x40007000

080005e4 <main>:
{
 80005e4:	b500      	push	{lr}
	setbuf(stdout, NULL);
 80005e6:	4b7b      	ldr	r3, [pc, #492]	@ (80007d4 <main+0x1f0>)
 80005e8:	681b      	ldr	r3, [r3, #0]
{
 80005ea:	b099      	sub	sp, #100	@ 0x64
	setbuf(stdout, NULL);
 80005ec:	6898      	ldr	r0, [r3, #8]
 80005ee:	2100      	movs	r1, #0
 80005f0:	f004 fcba 	bl	8004f68 <setbuf>
  HAL_Init();
 80005f4:	f000 fb18 	bl	8000c28 <HAL_Init>
  SystemClock_Config();
 80005f8:	f7ff ffa2 	bl	8000540 <SystemClock_Config>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005fc:	2220      	movs	r2, #32
 80005fe:	2100      	movs	r1, #0
 8000600:	a810      	add	r0, sp, #64	@ 0x40
 8000602:	f004 fdb0 	bl	8005166 <memset>
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 8000606:	2601      	movs	r6, #1
 8000608:	2381      	movs	r3, #129	@ 0x81
 800060a:	e9cd 630c 	strd	r6, r3, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2; // これも忘れずに
 800060e:	f04f 0e03 	mov.w	lr, #3
 8000612:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000614:	a80c      	add	r0, sp, #48	@ 0x30
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2; // これも忘れずに
 8000616:	e9cd e30e 	strd	lr, r3, [sp, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800061a:	f002 fbd1 	bl	8002dc0 <HAL_RCCEx_PeriphCLKConfig>
 800061e:	4604      	mov	r4, r0
 8000620:	b108      	cbz	r0, 8000626 <main+0x42>
 8000622:	b672      	cpsid	i
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0x40>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000626:	4d6c      	ldr	r5, [pc, #432]	@ (80007d8 <main+0x1f4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000628:	4601      	mov	r1, r0
 800062a:	2214      	movs	r2, #20
 800062c:	a807      	add	r0, sp, #28
 800062e:	f004 fd9a 	bl	8005166 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000632:	9401      	str	r4, [sp, #4]
 8000634:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000636:	4869      	ldr	r0, [pc, #420]	@ (80007dc <main+0x1f8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000638:	f043 0304 	orr.w	r3, r3, #4
 800063c:	632b      	str	r3, [r5, #48]	@ 0x30
 800063e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000640:	f003 0304 	and.w	r3, r3, #4
 8000644:	9301      	str	r3, [sp, #4]
 8000646:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000648:	9402      	str	r4, [sp, #8]
 800064a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	632b      	str	r3, [r5, #48]	@ 0x30
 8000652:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000658:	9302      	str	r3, [sp, #8]
 800065a:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065c:	9403      	str	r4, [sp, #12]
 800065e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	632b      	str	r3, [r5, #48]	@ 0x30
 8000666:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	9303      	str	r3, [sp, #12]
 800066e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000670:	9404      	str	r4, [sp, #16]
 8000672:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000674:	f043 0302 	orr.w	r3, r3, #2
 8000678:	632b      	str	r3, [r5, #48]	@ 0x30
 800067a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800067c:	f003 0302 	and.w	r3, r3, #2
 8000680:	9304      	str	r3, [sp, #16]
 8000682:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000684:	9405      	str	r4, [sp, #20]
 8000686:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000688:	f043 0308 	orr.w	r3, r3, #8
 800068c:	632b      	str	r3, [r5, #48]	@ 0x30
 800068e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000690:	f003 0308 	and.w	r3, r3, #8
 8000694:	9305      	str	r3, [sp, #20]
 8000696:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000698:	9406      	str	r4, [sp, #24]
 800069a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800069c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006a0:	632b      	str	r3, [r5, #48]	@ 0x30
 80006a2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80006a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006a8:	4622      	mov	r2, r4
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006aa:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006ac:	f244 0181 	movw	r1, #16513	@ 0x4081
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006b0:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006b2:	f000 ffd1 	bl	8001658 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80006b6:	4622      	mov	r2, r4
 80006b8:	4849      	ldr	r0, [pc, #292]	@ (80007e0 <main+0x1fc>)
 80006ba:	2140      	movs	r1, #64	@ 0x40
 80006bc:	f000 ffcc 	bl	8001658 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006c0:	f44f 5c00 	mov.w	ip, #8192	@ 0x2000
 80006c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006c8:	4846      	ldr	r0, [pc, #280]	@ (80007e4 <main+0x200>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006cc:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006ce:	e9cd c307 	strd	ip, r3, [sp, #28]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006d2:	f000 fedd 	bl	8001490 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80006d6:	f244 0381 	movw	r3, #16513	@ 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006da:	4840      	ldr	r0, [pc, #256]	@ (80007dc <main+0x1f8>)
 80006dc:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006de:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e2:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e6:	f000 fed3 	bl	8001490 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80006ea:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006ec:	483c      	ldr	r0, [pc, #240]	@ (80007e0 <main+0x1fc>)
 80006ee:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f0:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f4:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80006f8:	2680      	movs	r6, #128	@ 0x80
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f000 fec9 	bl	8001490 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006fe:	4838      	ldr	r0, [pc, #224]	@ (80007e0 <main+0x1fc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000702:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000704:	e9cd 6407 	strd	r6, r4, [sp, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000708:	f000 fec2 	bl	8001490 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800070c:	9407      	str	r4, [sp, #28]
 800070e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000710:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000714:	632b      	str	r3, [r5, #48]	@ 0x30
 8000716:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000718:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 800071c:	4622      	mov	r2, r4
 800071e:	2106      	movs	r1, #6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000720:	9307      	str	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000722:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000724:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000726:	f000 fad1 	bl	8000ccc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800072a:	2010      	movs	r0, #16
 800072c:	f000 fb00 	bl	8000d30 <HAL_NVIC_EnableIRQ>
  heth.Instance = ETH;
 8000730:	482d      	ldr	r0, [pc, #180]	@ (80007e8 <main+0x204>)
 8000732:	4b2e      	ldr	r3, [pc, #184]	@ (80007ec <main+0x208>)
 8000734:	6003      	str	r3, [r0, #0]
  MACAddr[0] = 0x00;
 8000736:	4b2e      	ldr	r3, [pc, #184]	@ (80007f0 <main+0x20c>)
  heth.Init.MACAddr = &MACAddr[0];
 8000738:	6043      	str	r3, [r0, #4]
  MACAddr[2] = 0xE1;
 800073a:	22e1      	movs	r2, #225	@ 0xe1
  MACAddr[0] = 0x00;
 800073c:	701c      	strb	r4, [r3, #0]
  MACAddr[3] = 0x00;
 800073e:	70dc      	strb	r4, [r3, #3]
  MACAddr[4] = 0x00;
 8000740:	711c      	strb	r4, [r3, #4]
  MACAddr[5] = 0x00;
 8000742:	715c      	strb	r4, [r3, #5]
  MACAddr[1] = 0x80;
 8000744:	705e      	strb	r6, [r3, #1]
  MACAddr[2] = 0xE1;
 8000746:	709a      	strb	r2, [r3, #2]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000748:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800074c:	6083      	str	r3, [r0, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800074e:	4b29      	ldr	r3, [pc, #164]	@ (80007f4 <main+0x210>)
 8000750:	60c3      	str	r3, [r0, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000752:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <main+0x214>)
 8000754:	6103      	str	r3, [r0, #16]
  heth.Init.RxBuffLen = 1524;
 8000756:	f240 53f4 	movw	r3, #1524	@ 0x5f4
 800075a:	6143      	str	r3, [r0, #20]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 800075c:	f000 fd9c 	bl	8001298 <HAL_ETH_Init>
 8000760:	4604      	mov	r4, r0
 8000762:	b108      	cbz	r0, 8000768 <main+0x184>
 8000764:	b672      	cpsid	i
  while (1)
 8000766:	e7fe      	b.n	8000766 <main+0x182>
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000768:	4b24      	ldr	r3, [pc, #144]	@ (80007fc <main+0x218>)
  huart3.Init.BaudRate = 115200;
 800076a:	4d25      	ldr	r5, [pc, #148]	@ (8000800 <main+0x21c>)
  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800076c:	4601      	mov	r1, r0
 800076e:	2234      	movs	r2, #52	@ 0x34
 8000770:	4618      	mov	r0, r3
 8000772:	f004 fcf8 	bl	8005166 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000776:	2221      	movs	r2, #33	@ 0x21
 8000778:	f840 2c04 	str.w	r2, [r0, #-4]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800077c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000780:	6102      	str	r2, [r0, #16]
  huart3.Instance = USART3;
 8000782:	4820      	ldr	r0, [pc, #128]	@ (8000804 <main+0x220>)
  huart3.Init.BaudRate = 115200;
 8000784:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000788:	e9c0 5300 	strd	r5, r3, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800078c:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 800078e:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000792:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000796:	6104      	str	r4, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000798:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800079a:	f002 fd25 	bl	80031e8 <HAL_UART_Init>
 800079e:	4604      	mov	r4, r0
 80007a0:	b108      	cbz	r0, 80007a6 <main+0x1c2>
 80007a2:	b672      	cpsid	i
  while (1)
 80007a4:	e7fe      	b.n	80007a4 <main+0x1c0>
  MX_USB_DEVICE_Init();
 80007a6:	f004 f8ff 	bl	80049a8 <MX_USB_DEVICE_Init>
  hi2s3.Instance = SPI3;
 80007aa:	4817      	ldr	r0, [pc, #92]	@ (8000808 <main+0x224>)
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007ac:	4a17      	ldr	r2, [pc, #92]	@ (800080c <main+0x228>)
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80007ae:	6104      	str	r4, [r0, #16]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007b4:	e9c0 2300 	strd	r2, r3, [r0]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80007b8:	f64b 3380 	movw	r3, #48000	@ 0xbb80
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007bc:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007c0:	e9c0 3405 	strd	r3, r4, [r0, #20]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007c4:	e9c0 4407 	strd	r4, r4, [r0, #28]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007c8:	f000 ff70 	bl	80016ac <HAL_I2S_Init>
 80007cc:	b108      	cbz	r0, 80007d2 <main+0x1ee>
 80007ce:	b672      	cpsid	i
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <main+0x1ec>
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <main+0x1ee>
 80007d4:	20000138 	.word	0x20000138
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40020400 	.word	0x40020400
 80007e0:	40021800 	.word	0x40021800
 80007e4:	40020800 	.word	0x40020800
 80007e8:	2000029c 	.word	0x2000029c
 80007ec:	40028000 	.word	0x40028000
 80007f0:	200001a4 	.word	0x200001a4
 80007f4:	2000034c 	.word	0x2000034c
 80007f8:	200003ec 	.word	0x200003ec
 80007fc:	20000490 	.word	0x20000490
 8000800:	40004800 	.word	0x40004800
 8000804:	200001ac 	.word	0x200001ac
 8000808:	20000254 	.word	0x20000254
 800080c:	40003c00 	.word	0x40003c00

08000810 <Error_Handler>:
 8000810:	b672      	cpsid	i
  while (1)
 8000812:	e7fe      	b.n	8000812 <Error_Handler+0x2>

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000816:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <HAL_MspInit+0x34>)
 8000818:	2100      	movs	r1, #0
 800081a:	9100      	str	r1, [sp, #0]
 800081c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800081e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000822:	645a      	str	r2, [r3, #68]	@ 0x44
 8000824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000826:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800082a:	9200      	str	r2, [sp, #0]
 800082c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	9101      	str	r1, [sp, #4]
 8000830:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000832:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000836:	641a      	str	r2, [r3, #64]	@ 0x40
 8000838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083e:	9301      	str	r3, [sp, #4]
 8000840:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000842:	b002      	add	sp, #8
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800084c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084e:	4604      	mov	r4, r0
 8000850:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000852:	2214      	movs	r2, #20
 8000854:	2100      	movs	r1, #0
 8000856:	a807      	add	r0, sp, #28
 8000858:	f004 fc85 	bl	8005166 <memset>
  if(heth->Instance==ETH)
 800085c:	6822      	ldr	r2, [r4, #0]
 800085e:	4b3d      	ldr	r3, [pc, #244]	@ (8000954 <HAL_ETH_MspInit+0x108>)
 8000860:	429a      	cmp	r2, r3
 8000862:	d174      	bne.n	800094e <HAL_ETH_MspInit+0x102>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000864:	f5a3 4390 	sub.w	r3, r3, #18432	@ 0x4800
 8000868:	2400      	movs	r4, #0
 800086a:	9400      	str	r4, [sp, #0]
 800086c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800086e:	483a      	ldr	r0, [pc, #232]	@ (8000958 <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 8000870:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000874:	631a      	str	r2, [r3, #48]	@ 0x30
 8000876:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000878:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 800087c:	9200      	str	r2, [sp, #0]
 800087e:	9a00      	ldr	r2, [sp, #0]
 8000880:	9401      	str	r4, [sp, #4]
 8000882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000884:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8000888:	631a      	str	r2, [r3, #48]	@ 0x30
 800088a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800088c:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 8000890:	9201      	str	r2, [sp, #4]
 8000892:	9a01      	ldr	r2, [sp, #4]
 8000894:	9402      	str	r4, [sp, #8]
 8000896:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000898:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800089c:	631a      	str	r2, [r3, #48]	@ 0x30
 800089e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008a0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80008a4:	9202      	str	r2, [sp, #8]
 80008a6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a8:	9403      	str	r4, [sp, #12]
 80008aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008ac:	f042 0204 	orr.w	r2, r2, #4
 80008b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80008b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008b4:	f002 0204 	and.w	r2, r2, #4
 80008b8:	9203      	str	r2, [sp, #12]
 80008ba:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008bc:	9404      	str	r4, [sp, #16]
 80008be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008c0:	f042 0201 	orr.w	r2, r2, #1
 80008c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80008c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008c8:	f002 0201 	and.w	r2, r2, #1
 80008cc:	9204      	str	r2, [sp, #16]
 80008ce:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d0:	9405      	str	r4, [sp, #20]
 80008d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008d4:	f042 0202 	orr.w	r2, r2, #2
 80008d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80008da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008dc:	f002 0202 	and.w	r2, r2, #2
 80008e0:	9205      	str	r2, [sp, #20]
 80008e2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80008e4:	9406      	str	r4, [sp, #24]
 80008e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80008ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80008ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008f4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f6:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008f8:	2603      	movs	r6, #3
 80008fa:	250b      	movs	r5, #11
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80008fc:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fe:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000900:	2332      	movs	r3, #50	@ 0x32
 8000902:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000906:	e9cd 650a 	strd	r6, r5, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090a:	f000 fdc1 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800090e:	2386      	movs	r3, #134	@ 0x86
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	4812      	ldr	r0, [pc, #72]	@ (800095c <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000912:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800091a:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	f000 fdb7 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000922:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000926:	480e      	ldr	r0, [pc, #56]	@ (8000960 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000928:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800092a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092c:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000934:	f000 fdac 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000938:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800093c:	4809      	ldr	r0, [pc, #36]	@ (8000964 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800093e:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000940:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	e9cd 3707 	strd	r3, r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800094a:	f000 fda1 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800094e:	b00d      	add	sp, #52	@ 0x34
 8000950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000952:	bf00      	nop
 8000954:	40028000 	.word	0x40028000
 8000958:	40020800 	.word	0x40020800
 800095c:	40020000 	.word	0x40020000
 8000960:	40020400 	.word	0x40020400
 8000964:	40021800 	.word	0x40021800

08000968 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800096c:	b094      	sub	sp, #80	@ 0x50
 800096e:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	2214      	movs	r2, #20
 8000972:	2100      	movs	r1, #0
 8000974:	a803      	add	r0, sp, #12
 8000976:	f004 fbf6 	bl	8005166 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800097a:	2230      	movs	r2, #48	@ 0x30
 800097c:	2100      	movs	r1, #0
 800097e:	a808      	add	r0, sp, #32
 8000980:	f004 fbf1 	bl	8005166 <memset>
  if(hi2s->Instance==SPI3)
 8000984:	6832      	ldr	r2, [r6, #0]
 8000986:	4b34      	ldr	r3, [pc, #208]	@ (8000a58 <HAL_I2S_MspInit+0xf0>)
 8000988:	429a      	cmp	r2, r3
 800098a:	d162      	bne.n	8000a52 <HAL_I2S_MspInit+0xea>
    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800098c:	2001      	movs	r0, #1
 800098e:	2381      	movs	r3, #129	@ 0x81
 8000990:	e9cd 0308 	strd	r0, r3, [sp, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8000994:	2303      	movs	r3, #3
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000996:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8000998:	930a      	str	r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800099a:	f002 fa11 	bl	8002dc0 <HAL_RCCEx_PeriphCLKConfig>
 800099e:	b108      	cbz	r0, 80009a4 <HAL_I2S_MspInit+0x3c>
    {
      Error_Handler();
 80009a0:	f7ff ff36 	bl	8000810 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009a4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a5c <HAL_I2S_MspInit+0xf4>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a6:	482e      	ldr	r0, [pc, #184]	@ (8000a60 <HAL_I2S_MspInit+0xf8>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009a8:	2500      	movs	r5, #0
 80009aa:	9500      	str	r5, [sp, #0]
 80009ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80009b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80009b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b6:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80009ba:	9200      	str	r2, [sp, #0]
 80009bc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	9501      	str	r5, [sp, #4]
 80009c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009c2:	f042 0201 	orr.w	r2, r2, #1
 80009c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80009c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009ca:	f002 0201 	and.w	r2, r2, #1
 80009ce:	9201      	str	r2, [sp, #4]
 80009d0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	9502      	str	r5, [sp, #8]
 80009d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80009d6:	f042 0204 	orr.w	r2, r2, #4
 80009da:	631a      	str	r2, [r3, #48]	@ 0x30
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e0:	f003 0304 	and.w	r3, r3, #4
 80009e4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009e6:	2406      	movs	r4, #6
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	f04f 0802 	mov.w	r8, #2
 80009ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f2:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	e9cd 3803 	strd	r3, r8, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009fa:	e9cd 7406 	strd	r7, r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f000 fd47 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a02:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a06:	4817      	ldr	r0, [pc, #92]	@ (8000a64 <HAL_I2S_MspInit+0xfc>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a08:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a0a:	a903      	add	r1, sp, #12

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a0c:	4c16      	ldr	r4, [pc, #88]	@ (8000a68 <HAL_I2S_MspInit+0x100>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	e9cd 3803 	strd	r3, r8, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	e9cd 5705 	strd	r5, r7, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a16:	f000 fd3b 	bl	8001490 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <HAL_I2S_MspInit+0x104>)
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000a1c:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a20:	2340      	movs	r3, #64	@ 0x40
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a22:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a2e:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000a32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a36:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000a3a:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000a3c:	e9c4 1306 	strd	r1, r3, [r4, #24]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a40:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000a44:	f000 f9ac 	bl	8000da0 <HAL_DMA_Init>
 8000a48:	b108      	cbz	r0, 8000a4e <HAL_I2S_MspInit+0xe6>
    {
      Error_Handler();
 8000a4a:	f7ff fee1 	bl	8000810 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000a4e:	63b4      	str	r4, [r6, #56]	@ 0x38
 8000a50:	63a6      	str	r6, [r4, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000a52:	b014      	add	sp, #80	@ 0x50
 8000a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a58:	40003c00 	.word	0x40003c00
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020000 	.word	0x40020000
 8000a64:	40020800 	.word	0x40020800
 8000a68:	200001f4 	.word	0x200001f4
 8000a6c:	40026088 	.word	0x40026088

08000a70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b510      	push	{r4, lr}
 8000a72:	4604      	mov	r4, r0
 8000a74:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a76:	2214      	movs	r2, #20
 8000a78:	2100      	movs	r1, #0
 8000a7a:	a803      	add	r0, sp, #12
 8000a7c:	f004 fb73 	bl	8005166 <memset>
  if(huart->Instance==USART3)
 8000a80:	6822      	ldr	r2, [r4, #0]
 8000a82:	4b14      	ldr	r3, [pc, #80]	@ (8000ad4 <HAL_UART_MspInit+0x64>)
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d123      	bne.n	8000ad0 <HAL_UART_MspInit+0x60>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a88:	f503 33f8 	add.w	r3, r3, #126976	@ 0x1f000
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	9101      	str	r1, [sp, #4]
 8000a90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a92:	4811      	ldr	r0, [pc, #68]	@ (8000ad8 <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a94:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000a98:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a9c:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8000aa0:	9201      	str	r2, [sp, #4]
 8000aa2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa4:	9102      	str	r1, [sp, #8]
 8000aa6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aa8:	f042 0208 	orr.w	r2, r2, #8
 8000aac:	631a      	str	r2, [r3, #48]	@ 0x30
 8000aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab0:	f003 0308 	and.w	r3, r3, #8
 8000ab4:	9302      	str	r3, [sp, #8]
 8000ab6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000abc:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000abe:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ac4:	2307      	movs	r3, #7
 8000ac6:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aca:	a903      	add	r1, sp, #12
 8000acc:	f000 fce0 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000ad0:	b008      	add	sp, #32
 8000ad2:	bd10      	pop	{r4, pc}
 8000ad4:	40004800 	.word	0x40004800
 8000ad8:	40020c00 	.word	0x40020c00

08000adc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000adc:	e7fe      	b.n	8000adc <NMI_Handler>

08000ade <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ade:	e7fe      	b.n	8000ade <HardFault_Handler>

08000ae0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <MemManage_Handler>

08000ae2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <BusFault_Handler>

08000ae4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <UsageFault_Handler>

08000ae6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ae6:	4770      	bx	lr

08000ae8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000ae8:	4770      	bx	lr

08000aea <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000aea:	4770      	bx	lr

08000aec <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aec:	f000 b8b6 	b.w	8000c5c <HAL_IncTick>

08000af0 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000af0:	4801      	ldr	r0, [pc, #4]	@ (8000af8 <DMA1_Stream5_IRQHandler+0x8>)
 8000af2:	f000 ba4b 	b.w	8000f8c <HAL_DMA_IRQHandler>
 8000af6:	bf00      	nop
 8000af8:	200001f4 	.word	0x200001f4

08000afc <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000afc:	4801      	ldr	r0, [pc, #4]	@ (8000b04 <OTG_FS_IRQHandler+0x8>)
 8000afe:	f001 bb57 	b.w	80021b0 <HAL_PCD_IRQHandler>
 8000b02:	bf00      	nop
 8000b04:	20004600 	.word	0x20004600

08000b08 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b08:	b570      	push	{r4, r5, r6, lr}
 8000b0a:	460d      	mov	r5, r1
 8000b0c:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0e:	460e      	mov	r6, r1
 8000b10:	1b73      	subs	r3, r6, r5
 8000b12:	429c      	cmp	r4, r3
 8000b14:	dc01      	bgt.n	8000b1a <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8000b16:	4620      	mov	r0, r4
 8000b18:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8000b1a:	f3af 8000 	nop.w
 8000b1e:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b22:	e7f5      	b.n	8000b10 <_read+0x8>

08000b24 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr

08000b2a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000b2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b2e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000b30:	2000      	movs	r0, #0
 8000b32:	4770      	bx	lr

08000b34 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000b34:	2000      	movs	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b38:	4a0b      	ldr	r2, [pc, #44]	@ (8000b68 <_sbrk+0x30>)
 8000b3a:	6811      	ldr	r1, [r2, #0]
{
 8000b3c:	b510      	push	{r4, lr}
 8000b3e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000b40:	b909      	cbnz	r1, 8000b46 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000b42:	490a      	ldr	r1, [pc, #40]	@ (8000b6c <_sbrk+0x34>)
 8000b44:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b46:	6810      	ldr	r0, [r2, #0]
 8000b48:	4909      	ldr	r1, [pc, #36]	@ (8000b70 <_sbrk+0x38>)
 8000b4a:	4c0a      	ldr	r4, [pc, #40]	@ (8000b74 <_sbrk+0x3c>)
 8000b4c:	4403      	add	r3, r0
 8000b4e:	1b09      	subs	r1, r1, r4
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d906      	bls.n	8000b62 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000b54:	f004 fb56 	bl	8005204 <__errno>
 8000b58:	230c      	movs	r3, #12
 8000b5a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000b60:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000b62:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000b64:	e7fc      	b.n	8000b60 <_sbrk+0x28>
 8000b66:	bf00      	nop
 8000b68:	200004c4 	.word	0x200004c4
 8000b6c:	20004c30 	.word	0x20004c30
 8000b70:	20030000 	.word	0x20030000
 8000b74:	00000400 	.word	0x00000400

08000b78 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b78:	4a03      	ldr	r2, [pc, #12]	@ (8000b88 <SystemInit+0x10>)
 8000b7a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000b7e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b82:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b86:	4770      	bx	lr
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bc4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b90:	f7ff fff2 	bl	8000b78 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b94:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b96:	490d      	ldr	r1, [pc, #52]	@ (8000bcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b98:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b9c:	e002      	b.n	8000ba4 <LoopCopyDataInit>

08000b9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba2:	3304      	adds	r3, #4

08000ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba8:	d3f9      	bcc.n	8000b9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bac:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb0:	e001      	b.n	8000bb6 <LoopFillZerobss>

08000bb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb4:	3204      	adds	r2, #4

08000bb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb8:	d3fb      	bcc.n	8000bb2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f004 fb29 	bl	8005210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bbe:	f7ff fd11 	bl	80005e4 <main>
  bx  lr    
 8000bc2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000bc4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bcc:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8000bd0:	080056d4 	.word	0x080056d4
  ldr r2, =_sbss
 8000bd4:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8000bd8:	20004c30 	.word	0x20004c30

08000bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC_IRQHandler>
	...

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <HAL_InitTick+0x3c>)
 8000be4:	781a      	ldrb	r2, [r3, #0]
 8000be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bea:	fbb3 f3f2 	udiv	r3, r3, r2
 8000bee:	4a0c      	ldr	r2, [pc, #48]	@ (8000c20 <HAL_InitTick+0x40>)
{
 8000bf0:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bf2:	6810      	ldr	r0, [r2, #0]
 8000bf4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bf8:	f000 f8a8 	bl	8000d4c <HAL_SYSTICK_Config>
 8000bfc:	4604      	mov	r4, r0
 8000bfe:	b958      	cbnz	r0, 8000c18 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c00:	2d0f      	cmp	r5, #15
 8000c02:	d809      	bhi.n	8000c18 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c04:	4602      	mov	r2, r0
 8000c06:	4629      	mov	r1, r5
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f000 f85e 	bl	8000ccc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c10:	4b04      	ldr	r3, [pc, #16]	@ (8000c24 <HAL_InitTick+0x44>)
 8000c12:	4620      	mov	r0, r4
 8000c14:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c16:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000c18:	2001      	movs	r0, #1
 8000c1a:	e7fc      	b.n	8000c16 <HAL_InitTick+0x36>
 8000c1c:	20000004 	.word	0x20000004
 8000c20:	20000000 	.word	0x20000000
 8000c24:	20000008 	.word	0x20000008

08000c28 <HAL_Init>:
{
 8000c28:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <HAL_Init+0x30>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000c32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000c3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000c42:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c44:	2003      	movs	r0, #3
 8000c46:	f000 f82f 	bl	8000ca8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f7ff ffc8 	bl	8000be0 <HAL_InitTick>
  HAL_MspInit();
 8000c50:	f7ff fde0 	bl	8000814 <HAL_MspInit>
}
 8000c54:	2000      	movs	r0, #0
 8000c56:	bd08      	pop	{r3, pc}
 8000c58:	40023c00 	.word	0x40023c00

08000c5c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c5c:	4a03      	ldr	r2, [pc, #12]	@ (8000c6c <HAL_IncTick+0x10>)
 8000c5e:	4b04      	ldr	r3, [pc, #16]	@ (8000c70 <HAL_IncTick+0x14>)
 8000c60:	6811      	ldr	r1, [r2, #0]
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	440b      	add	r3, r1
 8000c66:	6013      	str	r3, [r2, #0]
}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	200004c8 	.word	0x200004c8
 8000c70:	20000004 	.word	0x20000004

08000c74 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c74:	4b01      	ldr	r3, [pc, #4]	@ (8000c7c <HAL_GetTick+0x8>)
 8000c76:	6818      	ldr	r0, [r3, #0]
}
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	200004c8 	.word	0x200004c8

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b538      	push	{r3, r4, r5, lr}
 8000c82:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c84:	f7ff fff6 	bl	8000c74 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c88:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000c8a:	bf1c      	itt	ne
 8000c8c:	4b05      	ldrne	r3, [pc, #20]	@ (8000ca4 <HAL_Delay+0x24>)
 8000c8e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000c90:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000c92:	bf18      	it	ne
 8000c94:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c96:	f7ff ffed 	bl	8000c74 <HAL_GetTick>
 8000c9a:	1b43      	subs	r3, r0, r5
 8000c9c:	42a3      	cmp	r3, r4
 8000c9e:	d3fa      	bcc.n	8000c96 <HAL_Delay+0x16>
  {
  }
}
 8000ca0:	bd38      	pop	{r3, r4, r5, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000004 	.word	0x20000004

08000ca8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca8:	4907      	ldr	r1, [pc, #28]	@ (8000cc8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000caa:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000cc4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b16      	ldr	r3, [pc, #88]	@ (8000d28 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cce:	b530      	push	{r4, r5, lr}
 8000cd0:	68dc      	ldr	r4, [r3, #12]
 8000cd2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cda:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	bf28      	it	cs
 8000ce0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce4:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce8:	bf8c      	ite	hi
 8000cea:	3c03      	subhi	r4, #3
 8000cec:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cee:	fa05 f303 	lsl.w	r3, r5, r3
 8000cf2:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cf6:	40a5      	lsls	r5, r4
 8000cf8:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d00:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d04:	bfac      	ite	ge
 8000d06:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0a:	4a08      	ldrlt	r2, [pc, #32]	@ (8000d2c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d10:	bfb8      	it	lt
 8000d12:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	bfaa      	itet	ge
 8000d1a:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d20:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d24:	bd30      	pop	{r4, r5, pc}
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00
 8000d2c:	e000ed14 	.word	0xe000ed14

08000d30 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000d30:	2800      	cmp	r0, #0
 8000d32:	db07      	blt.n	8000d44 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d34:	4a04      	ldr	r2, [pc, #16]	@ (8000d48 <HAL_NVIC_EnableIRQ+0x18>)
 8000d36:	0941      	lsrs	r1, r0, #5
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f000 001f 	and.w	r0, r0, #31
 8000d3e:	4083      	lsls	r3, r0
 8000d40:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000e100 	.word	0xe000e100

08000d4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d4c:	3801      	subs	r0, #1
 8000d4e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d52:	d20b      	bcs.n	8000d6c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d54:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d58:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5a:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	21f0      	movs	r1, #240	@ 0xf0
 8000d5e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d62:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d64:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d66:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d68:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d6c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000d74:	6803      	ldr	r3, [r0, #0]
{
 8000d76:	b510      	push	{r4, lr}
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d78:	4c08      	ldr	r4, [pc, #32]	@ (8000d9c <DMA_CalcBaseAndBitshift+0x28>)
{
 8000d7a:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000d7c:	b2d9      	uxtb	r1, r3
 8000d7e:	3910      	subs	r1, #16
 8000d80:	2018      	movs	r0, #24
 8000d82:	fbb1 f0f0 	udiv	r0, r1, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000d86:	5c20      	ldrb	r0, [r4, r0]
 8000d88:	65d0      	str	r0, [r2, #92]	@ 0x5c
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000d8a:	f423 707f 	bic.w	r0, r3, #1020	@ 0x3fc
 8000d8e:	f020 0003 	bic.w	r0, r0, #3
  if (stream_number > 3U)
 8000d92:	295f      	cmp	r1, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000d94:	bf88      	it	hi
 8000d96:	3004      	addhi	r0, #4
 8000d98:	6590      	str	r0, [r2, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000d9a:	bd10      	pop	{r4, pc}
 8000d9c:	08005678 	.word	0x08005678

08000da0 <HAL_DMA_Init>:
{
 8000da0:	b570      	push	{r4, r5, r6, lr}
 8000da2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000da4:	f7ff ff66 	bl	8000c74 <HAL_GetTick>
 8000da8:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d060      	beq.n	8000e70 <HAL_DMA_Init+0xd0>
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dae:	2302      	movs	r3, #2
 8000db0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_DMA_DISABLE(hdma);
 8000db4:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 8000db6:	2300      	movs	r3, #0
 8000db8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8000dbc:	6813      	ldr	r3, [r2, #0]
 8000dbe:	f023 0301 	bic.w	r3, r3, #1
 8000dc2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000dc4:	6822      	ldr	r2, [r4, #0]
 8000dc6:	6813      	ldr	r3, [r2, #0]
 8000dc8:	07d8      	lsls	r0, r3, #31
 8000dca:	d42e      	bmi.n	8000e2a <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 8000dcc:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000dce:	4832      	ldr	r0, [pc, #200]	@ (8000e98 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dd0:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000dd2:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000dd4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8000dd8:	432b      	orrs	r3, r5
 8000dda:	68e5      	ldr	r5, [r4, #12]
 8000ddc:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dde:	6925      	ldr	r5, [r4, #16]
 8000de0:	432b      	orrs	r3, r5
 8000de2:	6965      	ldr	r5, [r4, #20]
 8000de4:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000de6:	69e5      	ldr	r5, [r4, #28]
 8000de8:	430b      	orrs	r3, r1
 8000dea:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dec:	6a25      	ldr	r5, [r4, #32]
 8000dee:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000df0:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000df2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000df4:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000df6:	bf02      	ittt	eq
 8000df8:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	@ 0x2c
 8000dfc:	4335      	orreq	r5, r6
 8000dfe:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8000e00:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8000e02:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e04:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e06:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000e0a:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e0e:	d135      	bne.n	8000e7c <HAL_DMA_Init+0xdc>
    tmp |= hdma->Init.FIFOThreshold;
 8000e10:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e12:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8000e14:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e16:	b38d      	cbz	r5, 8000e7c <HAL_DMA_Init+0xdc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000e18:	b991      	cbnz	r1, 8000e40 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 8000e1a:	2801      	cmp	r0, #1
 8000e1c:	d020      	beq.n	8000e60 <HAL_DMA_Init+0xc0>
 8000e1e:	f030 0102 	bics.w	r1, r0, #2
 8000e22:	d12b      	bne.n	8000e7c <HAL_DMA_Init+0xdc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000e24:	01e9      	lsls	r1, r5, #7
 8000e26:	d529      	bpl.n	8000e7c <HAL_DMA_Init+0xdc>
 8000e28:	e01d      	b.n	8000e66 <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e2a:	f7ff ff23 	bl	8000c74 <HAL_GetTick>
 8000e2e:	1b40      	subs	r0, r0, r5
 8000e30:	2805      	cmp	r0, #5
 8000e32:	d9c7      	bls.n	8000dc4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e34:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e36:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e38:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e3a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8000e3e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000e40:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8000e44:	d116      	bne.n	8000e74 <HAL_DMA_Init+0xd4>
    switch (tmp)
 8000e46:	2803      	cmp	r0, #3
 8000e48:	d818      	bhi.n	8000e7c <HAL_DMA_Init+0xdc>
 8000e4a:	a101      	add	r1, pc, #4	@ (adr r1, 8000e50 <HAL_DMA_Init+0xb0>)
 8000e4c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8000e50:	08000e67 	.word	0x08000e67
 8000e54:	08000e25 	.word	0x08000e25
 8000e58:	08000e67 	.word	0x08000e67
 8000e5c:	08000e61 	.word	0x08000e61
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000e60:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8000e64:	d10a      	bne.n	8000e7c <HAL_DMA_Init+0xdc>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e66:	2340      	movs	r3, #64	@ 0x40
 8000e68:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8000e70:	2001      	movs	r0, #1
 8000e72:	e7e4      	b.n	8000e3e <HAL_DMA_Init+0x9e>
    switch (tmp)
 8000e74:	2802      	cmp	r0, #2
 8000e76:	d9f6      	bls.n	8000e66 <HAL_DMA_Init+0xc6>
 8000e78:	2803      	cmp	r0, #3
 8000e7a:	d0d3      	beq.n	8000e24 <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 8000e7c:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e7e:	4620      	mov	r0, r4
 8000e80:	f7ff ff78 	bl	8000d74 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e84:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000e86:	233f      	movs	r3, #63	@ 0x3f
 8000e88:	4093      	lsls	r3, r2
 8000e8a:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e8c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000e8e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e90:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000e92:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8000e96:	e7d2      	b.n	8000e3e <HAL_DMA_Init+0x9e>
 8000e98:	f010803f 	.word	0xf010803f

08000e9c <HAL_DMA_Start_IT>:
{
 8000e9c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8000e9e:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ea2:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8000ea4:	2c01      	cmp	r4, #1
 8000ea6:	d030      	beq.n	8000f0a <HAL_DMA_Start_IT+0x6e>
 8000ea8:	2401      	movs	r4, #1
 8000eaa:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000eae:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8000eb2:	2c01      	cmp	r4, #1
 8000eb4:	f04f 0400 	mov.w	r4, #0
 8000eb8:	d125      	bne.n	8000f06 <HAL_DMA_Start_IT+0x6a>
    hdma->State = HAL_DMA_STATE_BUSY;
 8000eba:	2502      	movs	r5, #2
 8000ebc:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ec0:	6544      	str	r4, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000ec2:	6804      	ldr	r4, [r0, #0]
 8000ec4:	6825      	ldr	r5, [r4, #0]
 8000ec6:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 8000eca:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8000ecc:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ece:	6883      	ldr	r3, [r0, #8]
 8000ed0:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8000ed2:	bf0e      	itee	eq
 8000ed4:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8000ed6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8000ed8:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000eda:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8000edc:	bf08      	it	eq
 8000ede:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ee0:	233f      	movs	r3, #63	@ 0x3f
 8000ee2:	4093      	lsls	r3, r2
 8000ee4:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000ee6:	6823      	ldr	r3, [r4, #0]
 8000ee8:	f043 0316 	orr.w	r3, r3, #22
 8000eec:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8000eee:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8000ef0:	b11b      	cbz	r3, 8000efa <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ef2:	6823      	ldr	r3, [r4, #0]
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000efa:	6823      	ldr	r3, [r4, #0]
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f02:	2000      	movs	r0, #0
}
 8000f04:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8000f06:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8000f0a:	2002      	movs	r0, #2
 8000f0c:	e7fa      	b.n	8000f04 <HAL_DMA_Start_IT+0x68>

08000f0e <HAL_DMA_Abort>:
{
 8000f0e:	b570      	push	{r4, r5, r6, lr}
 8000f10:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f12:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 8000f14:	f7ff feae 	bl	8000c74 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f18:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8000f1c:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8000f1e:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f20:	d006      	beq.n	8000f30 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f22:	2380      	movs	r3, #128	@ 0x80
 8000f24:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8000f26:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8000f2e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	f022 0216 	bic.w	r2, r2, #22
 8000f38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f3a:	695a      	ldr	r2, [r3, #20]
 8000f3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000f40:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f42:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000f44:	b90a      	cbnz	r2, 8000f4a <HAL_DMA_Abort+0x3c>
 8000f46:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000f48:	b11a      	cbz	r2, 8000f52 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	f022 0208 	bic.w	r2, r2, #8
 8000f50:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	f022 0201 	bic.w	r2, r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f5a:	6823      	ldr	r3, [r4, #0]
 8000f5c:	6818      	ldr	r0, [r3, #0]
 8000f5e:	f010 0001 	ands.w	r0, r0, #1
 8000f62:	d107      	bne.n	8000f74 <HAL_DMA_Abort+0x66>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f64:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8000f66:	233f      	movs	r3, #63	@ 0x3f
 8000f68:	4093      	lsls	r3, r2
 8000f6a:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8000f72:	e7d9      	b.n	8000f28 <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f74:	f7ff fe7e 	bl	8000c74 <HAL_GetTick>
 8000f78:	1b40      	subs	r0, r0, r5
 8000f7a:	2805      	cmp	r0, #5
 8000f7c:	d9ed      	bls.n	8000f5a <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f7e:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f80:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f82:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f84:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_TIMEOUT;
 8000f88:	e7ce      	b.n	8000f28 <HAL_DMA_Abort+0x1a>
	...

08000f8c <HAL_DMA_IRQHandler>:
{
 8000f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000f92:	4b5c      	ldr	r3, [pc, #368]	@ (8001104 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f94:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8000f96:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f98:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8000f9a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f9c:	2208      	movs	r2, #8
 8000f9e:	409a      	lsls	r2, r3
 8000fa0:	4232      	tst	r2, r6
{
 8000fa2:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fa4:	d00c      	beq.n	8000fc0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000fa6:	6801      	ldr	r1, [r0, #0]
 8000fa8:	6808      	ldr	r0, [r1, #0]
 8000faa:	0740      	lsls	r0, r0, #29
 8000fac:	d508      	bpl.n	8000fc0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000fae:	6808      	ldr	r0, [r1, #0]
 8000fb0:	f020 0004 	bic.w	r0, r0, #4
 8000fb4:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000fb6:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000fb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000fba:	f042 0201 	orr.w	r2, r2, #1
 8000fbe:	6562      	str	r2, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	4232      	tst	r2, r6
 8000fc6:	d008      	beq.n	8000fda <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000fc8:	6821      	ldr	r1, [r4, #0]
 8000fca:	6949      	ldr	r1, [r1, #20]
 8000fcc:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000fce:	bf41      	itttt	mi
 8000fd0:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000fd2:	6d62      	ldrmi	r2, [r4, #84]	@ 0x54
 8000fd4:	f042 0202 	orrmi.w	r2, r2, #2
 8000fd8:	6562      	strmi	r2, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fda:	2204      	movs	r2, #4
 8000fdc:	409a      	lsls	r2, r3
 8000fde:	4232      	tst	r2, r6
 8000fe0:	d008      	beq.n	8000ff4 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000fe2:	6821      	ldr	r1, [r4, #0]
 8000fe4:	6809      	ldr	r1, [r1, #0]
 8000fe6:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000fe8:	bf41      	itttt	mi
 8000fea:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000fec:	6d62      	ldrmi	r2, [r4, #84]	@ 0x54
 8000fee:	f042 0204 	orrmi.w	r2, r2, #4
 8000ff2:	6562      	strmi	r2, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	409a      	lsls	r2, r3
 8000ff8:	4232      	tst	r2, r6
 8000ffa:	d010      	beq.n	800101e <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000ffc:	6823      	ldr	r3, [r4, #0]
 8000ffe:	6819      	ldr	r1, [r3, #0]
 8001000:	0709      	lsls	r1, r1, #28
 8001002:	d50c      	bpl.n	800101e <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001004:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	0350      	lsls	r0, r2, #13
 800100a:	d537      	bpl.n	800107c <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	0319      	lsls	r1, r3, #12
 8001010:	d401      	bmi.n	8001016 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 8001012:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001014:	e000      	b.n	8001018 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001016:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8001018:	b10b      	cbz	r3, 800101e <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 800101a:	4620      	mov	r0, r4
 800101c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800101e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8001020:	2220      	movs	r2, #32
 8001022:	408a      	lsls	r2, r1
 8001024:	4232      	tst	r2, r6
 8001026:	d03a      	beq.n	800109e <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001028:	6823      	ldr	r3, [r4, #0]
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	06c6      	lsls	r6, r0, #27
 800102e:	d536      	bpl.n	800109e <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001030:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001032:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8001036:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001038:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800103a:	d127      	bne.n	800108c <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800103c:	f022 0216 	bic.w	r2, r2, #22
 8001040:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001042:	695a      	ldr	r2, [r3, #20]
 8001044:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001048:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800104a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800104c:	b90a      	cbnz	r2, 8001052 <HAL_DMA_IRQHandler+0xc6>
 800104e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8001050:	b11a      	cbz	r2, 800105a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	f022 0208 	bic.w	r2, r2, #8
 8001058:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800105a:	233f      	movs	r3, #63	@ 0x3f
 800105c:	408b      	lsls	r3, r1
 800105e:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001060:	2301      	movs	r3, #1
 8001062:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001066:	2300      	movs	r3, #0
 8001068:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 800106c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
    if(hdma->XferErrorCallback != NULL)
 800106e:	2b00      	cmp	r3, #0
 8001070:	d045      	beq.n	80010fe <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 8001072:	4620      	mov	r0, r4
}
 8001074:	b003      	add	sp, #12
 8001076:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800107a:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001080:	bf5e      	ittt	pl
 8001082:	681a      	ldrpl	r2, [r3, #0]
 8001084:	f022 0208 	bicpl.w	r2, r2, #8
 8001088:	601a      	strpl	r2, [r3, #0]
 800108a:	e7c2      	b.n	8001012 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800108c:	0350      	lsls	r0, r2, #13
 800108e:	d527      	bpl.n	80010e0 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	0319      	lsls	r1, r3, #12
 8001094:	d431      	bmi.n	80010fa <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8001096:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        if(hdma->XferCpltCallback != NULL)
 8001098:	b10b      	cbz	r3, 800109e <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 800109a:	4620      	mov	r0, r4
 800109c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800109e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80010a0:	b36b      	cbz	r3, 80010fe <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80010a2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80010a4:	07da      	lsls	r2, r3, #31
 80010a6:	d519      	bpl.n	80010dc <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 80010a8:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80010aa:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80010ae:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 80010b2:	2305      	movs	r3, #5
 80010b4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 80010b8:	6813      	ldr	r3, [r2, #0]
 80010ba:	f023 0301 	bic.w	r3, r3, #1
 80010be:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80010c0:	9b01      	ldr	r3, [sp, #4]
 80010c2:	3301      	adds	r3, #1
 80010c4:	42bb      	cmp	r3, r7
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	d802      	bhi.n	80010d0 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80010ca:	6813      	ldr	r3, [r2, #0]
 80010cc:	07db      	lsls	r3, r3, #31
 80010ce:	d4f7      	bmi.n	80010c0 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 80010d0:	2301      	movs	r3, #1
 80010d2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 80010d6:	2300      	movs	r3, #0
 80010d8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 80010dc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80010de:	e7c6      	b.n	800106e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 80010e6:	d108      	bne.n	80010fa <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80010e8:	6819      	ldr	r1, [r3, #0]
 80010ea:	f021 0110 	bic.w	r1, r1, #16
 80010ee:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80010f0:	2301      	movs	r3, #1
 80010f2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80010f6:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 80010fa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80010fc:	e7cc      	b.n	8001098 <HAL_DMA_IRQHandler+0x10c>
}
 80010fe:	b003      	add	sp, #12
 8001100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001102:	bf00      	nop
 8001104:	20000000 	.word	0x20000000

08001108 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001108:	b570      	push	{r4, r5, r6, lr}
 800110a:	460d      	mov	r5, r1
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800110c:	6802      	ldr	r2, [r0, #0]
 800110e:	68ab      	ldr	r3, [r5, #8]
 8001110:	6811      	ldr	r1, [r2, #0]
{
 8001112:	4604      	mov	r4, r0
 8001114:	6968      	ldr	r0, [r5, #20]
 8001116:	4303      	orrs	r3, r0
 8001118:	69a8      	ldr	r0, [r5, #24]
 800111a:	4303      	orrs	r3, r0
 800111c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800111e:	4303      	orrs	r3, r0
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001120:	7ba8      	ldrb	r0, [r5, #14]
 8001122:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
                        (uint32_t)macconf->InterPacketGapVal |
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001126:	7fe8      	ldrb	r0, [r5, #31]
 8001128:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
                        macconf->Speed |
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800112c:	7f28      	ldrb	r0, [r5, #28]
 800112e:	ea43 3300 	orr.w	r3, r3, r0, lsl #12
                        macconf->DuplexMode |
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001132:	7928      	ldrb	r0, [r5, #4]
 8001134:	ea43 2380 	orr.w	r3, r3, r0, lsl #10
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001138:	7be8      	ldrb	r0, [r5, #15]
 800113a:	ea43 13c0 	orr.w	r3, r3, r0, lsl #7
                        macconf->BackOffLimit |
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800113e:	f895 0028 	ldrb.w	r0, [r5, #40]	@ 0x28
 8001142:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001146:	482a      	ldr	r0, [pc, #168]	@ (80011f0 <ETH_SetMACConfig+0xe8>)
 8001148:	4008      	ands	r0, r1
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800114a:	7c29      	ldrb	r1, [r5, #16]
 800114c:	fab1 f181 	clz	r1, r1
 8001150:	4303      	orrs	r3, r0
 8001152:	0949      	lsrs	r1, r1, #5
 8001154:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001158:	7c69      	ldrb	r1, [r5, #17]
 800115a:	fab1 f181 	clz	r1, r1
 800115e:	0949      	lsrs	r1, r1, #5
 8001160:	ea43 5381 	orr.w	r3, r3, r1, lsl #22
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001164:	7fa9      	ldrb	r1, [r5, #30]
 8001166:	fab1 f181 	clz	r1, r1
 800116a:	0949      	lsrs	r1, r1, #5
 800116c:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001170:	f895 1020 	ldrb.w	r1, [r5, #32]
 8001174:	fab1 f181 	clz	r1, r1
 8001178:	0949      	lsrs	r1, r1, #5
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800117a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800117e:	6013      	str	r3, [r2, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001180:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACCR;
 8001182:	6816      	ldr	r6, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001184:	f7ff fd7c 	bl	8000c80 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001188:	6821      	ldr	r1, [r4, #0]
  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800118a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
  (heth->Instance)->MACCR = tmpreg1;
 800118c:	600e      	str	r6, [r1, #0]
  tmpreg1 = (heth->Instance)->MACFCR;
 800118e:	698a      	ldr	r2, [r1, #24]
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001190:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001192:	f022 02be 	bic.w	r2, r2, #190	@ 0xbe
 8001196:	0412      	lsls	r2, r2, #16
 8001198:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800119c:	0c12      	lsrs	r2, r2, #16
 800119e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80011a0:	f895 204c 	ldrb.w	r2, [r5, #76]	@ 0x4c
 80011a4:	fab2 f282 	clz	r2, r2
 80011a8:	0952      	lsrs	r2, r2, #5
 80011aa:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
                        macconf->PauseLowThreshold |
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80011ae:	f895 2055 	ldrb.w	r2, [r5, #85]	@ 0x55
 80011b2:	1e50      	subs	r0, r2, #1
 80011b4:	4242      	negs	r2, r0
 80011b6:	4142      	adcs	r2, r0
 80011b8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80011bc:	f895 2056 	ldrb.w	r2, [r5, #86]	@ 0x56
 80011c0:	1e56      	subs	r6, r2, #1
 80011c2:	4272      	negs	r2, r6
 80011c4:	4172      	adcs	r2, r6
 80011c6:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80011ca:	f895 2054 	ldrb.w	r2, [r5, #84]	@ 0x54
 80011ce:	f102 3cff 	add.w	ip, r2, #4294967295
 80011d2:	f1dc 0200 	rsbs	r2, ip, #0
 80011d6:	eb42 020c 	adc.w	r2, r2, ip
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80011da:	ea43 0342 	orr.w	r3, r3, r2, lsl #1

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80011de:	618b      	str	r3, [r1, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80011e0:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->MACFCR;
 80011e2:	698d      	ldr	r5, [r1, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80011e4:	f7ff fd4c 	bl	8000c80 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80011e8:	6823      	ldr	r3, [r4, #0]
 80011ea:	619d      	str	r5, [r3, #24]
}
 80011ec:	bd70      	pop	{r4, r5, r6, pc}
 80011ee:	bf00      	nop
 80011f0:	fd20810f 	.word	0xfd20810f

080011f4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80011f4:	b570      	push	{r4, r5, r6, lr}
 80011f6:	694b      	ldr	r3, [r1, #20]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80011f8:	6802      	ldr	r2, [r0, #0]
{
 80011fa:	460d      	mov	r5, r1
 80011fc:	6a09      	ldr	r1, [r1, #32]
 80011fe:	430b      	orrs	r3, r1
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001200:	7b69      	ldrb	r1, [r5, #13]
 8001202:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001206:	7ba9      	ldrb	r1, [r5, #14]
 8001208:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
                        dmaconf->TransmitThresholdControl |
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800120c:	7f29      	ldrb	r1, [r5, #28]
 800120e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001212:	7fa9      	ldrb	r1, [r5, #30]
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001214:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001218:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
                        dmaconf->ReceiveThresholdControl |
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800121c:	f895 1024 	ldrb.w	r1, [r5, #36]	@ 0x24
{
 8001220:	4604      	mov	r4, r0
 8001222:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001226:	6990      	ldr	r0, [r2, #24]
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001228:	491a      	ldr	r1, [pc, #104]	@ (8001294 <ETH_SetDMAConfig+0xa0>)
 800122a:	4001      	ands	r1, r0
 800122c:	430b      	orrs	r3, r1
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800122e:	7b29      	ldrb	r1, [r5, #12]
 8001230:	fab1 f181 	clz	r1, r1
 8001234:	0949      	lsrs	r1, r1, #5
 8001236:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800123a:	7f69      	ldrb	r1, [r5, #29]
 800123c:	fab1 f181 	clz	r1, r1
 8001240:	0949      	lsrs	r1, r1, #5
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001242:	ea43 5301 	orr.w	r3, r3, r1, lsl #20

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001246:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001248:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->DMAOMR;
 800124a:	6996      	ldr	r6, [r2, #24]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800124c:	f7ff fd18 	bl	8000c80 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001250:	6822      	ldr	r2, [r4, #0]
                                        dmaconf->BurstMode |
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001252:	69a9      	ldr	r1, [r5, #24]
 8001254:	68ab      	ldr	r3, [r5, #8]
  (heth->Instance)->DMAOMR = tmpreg1;
 8001256:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800125a:	430b      	orrs	r3, r1
  (heth->Instance)->DMAOMR = tmpreg1;
 800125c:	6196      	str	r6, [r2, #24]
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800125e:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001262:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
 8001266:	6929      	ldr	r1, [r5, #16]
 8001268:	430b      	orrs	r3, r1
 800126a:	6829      	ldr	r1, [r5, #0]
 800126c:	430b      	orrs	r3, r1
 800126e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8001270:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001274:	7929      	ldrb	r1, [r5, #4]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001276:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800127a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800127e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001280:	2001      	movs	r0, #1
  tmpreg1 = (heth->Instance)->DMABMR;
 8001282:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001284:	f7ff fcfc 	bl	8000c80 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800128e:	601d      	str	r5, [r3, #0]
}
 8001290:	bd70      	pop	{r4, r5, r6, pc}
 8001292:	bf00      	nop
 8001294:	f8de3f23 	.word	0xf8de3f23

08001298 <HAL_ETH_Init>:
{
 8001298:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (heth == NULL)
 800129a:	4604      	mov	r4, r0
{
 800129c:	b0a7      	sub	sp, #156	@ 0x9c
  if (heth == NULL)
 800129e:	2800      	cmp	r0, #0
 80012a0:	f000 80ed 	beq.w	800147e <HAL_ETH_Init+0x1e6>
  if (heth->gState == HAL_ETH_STATE_RESET)
 80012a4:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 80012a8:	b923      	cbnz	r3, 80012b4 <HAL_ETH_Init+0x1c>
    heth->gState = HAL_ETH_STATE_BUSY;
 80012aa:	2320      	movs	r3, #32
 80012ac:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    HAL_ETH_MspInit(heth);
 80012b0:	f7ff facc 	bl	800084c <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	9301      	str	r3, [sp, #4]
 80012b8:	4b72      	ldr	r3, [pc, #456]	@ (8001484 <HAL_ETH_Init+0x1ec>)
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80012ba:	68a1      	ldr	r1, [r4, #8]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80012c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80012c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80012ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001488 <HAL_ETH_Init+0x1f0>)
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 80012d6:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	430a      	orrs	r2, r1
 80012dc:	605a      	str	r2, [r3, #4]
  (void)SYSCFG->PMC;
 80012de:	685b      	ldr	r3, [r3, #4]
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80012e0:	6823      	ldr	r3, [r4, #0]
 80012e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80012ee:	f7ff fcc1 	bl	8000c74 <HAL_GetTick>
 80012f2:	4606      	mov	r6, r0
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80012f4:	6823      	ldr	r3, [r4, #0]
 80012f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012fa:	681d      	ldr	r5, [r3, #0]
 80012fc:	f015 0501 	ands.w	r5, r5, #1
 8001300:	f040 80b0 	bne.w	8001464 <HAL_ETH_Init+0x1cc>
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
  macDefaultConf.ReceiveOwn = ENABLE;
  macDefaultConf.LoopbackMode = DISABLE;
  macDefaultConf.CRCStripTypePacket = ENABLE;
  macDefaultConf.ChecksumOffload = ENABLE;
 8001304:	2601      	movs	r6, #1
  macDefaultConf.ZeroQuantaPause = DISABLE;
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
  macDefaultConf.ReceiveFlowControl = DISABLE;
  macDefaultConf.TransmitFlowControl = DISABLE;
  macDefaultConf.Speed = ETH_SPEED_100M;
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001306:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
  macDefaultConf.Watchdog = ENABLE;
 800130a:	f240 1701 	movw	r7, #257	@ 0x101
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800130e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  macDefaultConf.UnicastPausePacketDetect = DISABLE;

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001312:	a90d      	add	r1, sp, #52	@ 0x34
 8001314:	4620      	mov	r0, r4
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001316:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  macDefaultConf.ChecksumOffload = ENABLE;
 800131a:	f88d 6038 	strb.w	r6, [sp, #56]	@ 0x38
  macDefaultConf.ReceiveOwn = ENABLE;
 800131e:	f8ad 6052 	strh.w	r6, [sp, #82]	@ 0x52
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001322:	f8ad 6042 	strh.w	r6, [sp, #66]	@ 0x42
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001326:	950f      	str	r5, [sp, #60]	@ 0x3c
  macDefaultConf.LoopbackMode = DISABLE;
 8001328:	f88d 5050 	strb.w	r5, [sp, #80]	@ 0x50
  macDefaultConf.RetryTransmission = DISABLE;
 800132c:	f88d 5054 	strb.w	r5, [sp, #84]	@ 0x54
  macDefaultConf.Watchdog = ENABLE;
 8001330:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001334:	9516      	str	r5, [sp, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001336:	f88d 505c 	strb.w	r5, [sp, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800133a:	951f      	str	r5, [sp, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800133c:	f88d 5080 	strb.w	r5, [sp, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001340:	9521      	str	r5, [sp, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001342:	f8ad 5088 	strh.w	r5, [sp, #136]	@ 0x88
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001346:	f88d 508a 	strb.w	r5, [sp, #138]	@ 0x8a
  ETH_SetMACConfig(heth, &macDefaultConf);
 800134a:	f7ff fedd 	bl	8001108 <ETH_SetMACConfig>
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
  dmaDefaultConf.SecondFrameOperate = ENABLE;
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800134e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001352:	9304      	str	r3, [sp, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001354:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001358:	e9cd 3506 	strd	r3, r5, [sp, #24]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800135c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001360:	9308      	str	r3, [sp, #32]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001362:	4620      	mov	r0, r4
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001364:	f44f 7380 	mov.w	r3, #256	@ 0x100
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001368:	a902      	add	r1, sp, #8
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800136a:	f88d 600c 	strb.w	r6, [sp, #12]
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800136e:	f88d 6016 	strb.w	r6, [sp, #22]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001372:	f8ad 3024 	strh.w	r3, [sp, #36]	@ 0x24
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001376:	f8ad 7014 	strh.w	r7, [sp, #20]
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800137a:	f88d 5026 	strb.w	r5, [sp, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800137e:	950a      	str	r5, [sp, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001380:	f8ad 702c 	strh.w	r7, [sp, #44]	@ 0x2c
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001384:	950c      	str	r5, [sp, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001386:	9502      	str	r5, [sp, #8]
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001388:	f7ff ff34 	bl	80011f4 <ETH_SetDMAConfig>
{
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800138c:	68e6      	ldr	r6, [r4, #12]
 800138e:	f104 0c14 	add.w	ip, r4, #20
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001392:	4633      	mov	r3, r6
 8001394:	462a      	mov	r2, r5

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001396:	4628      	mov	r0, r5
 8001398:	6018      	str	r0, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800139a:	6058      	str	r0, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800139c:	6098      	str	r0, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800139e:	60d8      	str	r0, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80013a0:	f84c 3f04 	str.w	r3, [ip, #4]!

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80013a4:	681f      	ldr	r7, [r3, #0]
 80013a6:	4619      	mov	r1, r3
 80013a8:	f447 1780 	orr.w	r7, r7, #1048576	@ 0x100000
 80013ac:	f841 7b28 	str.w	r7, [r1], #40

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80013b0:	2a03      	cmp	r2, #3
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80013b2:	bf14      	ite	ne
 80013b4:	60d9      	strne	r1, [r3, #12]
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80013b6:	60de      	streq	r6, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80013b8:	681f      	ldr	r7, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80013ba:	3201      	adds	r2, #1
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80013bc:	f447 0740 	orr.w	r7, r7, #12582912	@ 0xc00000
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80013c0:	2a04      	cmp	r2, #4
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80013c2:	601f      	str	r7, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80013c4:	460b      	mov	r3, r1
 80013c6:	d1e7      	bne.n	8001398 <HAL_ETH_Init+0x100>
  }

  heth->TxDescList.CurTxDesc = 0;

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80013c8:	6822      	ldr	r2, [r4, #0]
 80013ca:	f502 5780 	add.w	r7, r2, #4096	@ 0x1000
  heth->TxDescList.CurTxDesc = 0;
 80013ce:	2100      	movs	r1, #0
 80013d0:	62a1      	str	r1, [r4, #40]	@ 0x28
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80013d2:	613e      	str	r6, [r7, #16]
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80013d4:	6926      	ldr	r6, [r4, #16]
 80013d6:	f104 0c44 	add.w	ip, r4, #68	@ 0x44
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80013da:	4633      	mov	r3, r6
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80013dc:	f04f 4e00 	mov.w	lr, #2147483648	@ 0x80000000
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80013e0:	e9c3 1108 	strd	r1, r1, [r3, #32]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80013e4:	6960      	ldr	r0, [r4, #20]
    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80013e6:	6019      	str	r1, [r3, #0]
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80013e8:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80013ec:	6059      	str	r1, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80013ee:	6099      	str	r1, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80013f0:	60d9      	str	r1, [r3, #12]
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80013f2:	f8c3 e000 	str.w	lr, [r3]
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80013f6:	6058      	str	r0, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80013f8:	6858      	ldr	r0, [r3, #4]
 80013fa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80013fe:	6058      	str	r0, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001400:	2d03      	cmp	r5, #3
 8001402:	f103 0028 	add.w	r0, r3, #40	@ 0x28
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001406:	f105 0501 	add.w	r5, r5, #1
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800140a:	f84c 3f04 	str.w	r3, [ip, #4]!
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800140e:	bf14      	ite	ne
 8001410:	60d8      	strne	r0, [r3, #12]
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001412:	60de      	streq	r6, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001414:	2d04      	cmp	r5, #4
 8001416:	4603      	mov	r3, r0
 8001418:	d1e2      	bne.n	80013e0 <HAL_ETH_Init+0x148>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800141a:	2000      	movs	r0, #0
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800141c:	e9c4 0017 	strd	r0, r0, [r4, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001420:	e9c4 001a 	strd	r0, r0, [r4, #104]	@ 0x68
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001424:	6861      	ldr	r1, [r4, #4]
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001426:	65a0      	str	r0, [r4, #88]	@ 0x58
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001428:	4b18      	ldr	r3, [pc, #96]	@ (800148c <HAL_ETH_Init+0x1f4>)

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800142a:	60fe      	str	r6, [r7, #12]
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800142c:	888d      	ldrh	r5, [r1, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800142e:	641d      	str	r5, [r3, #64]	@ 0x40
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001430:	6809      	ldr	r1, [r1, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001432:	6459      	str	r1, [r3, #68]	@ 0x44
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001434:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001436:	f443 7302 	orr.w	r3, r3, #520	@ 0x208
 800143a:	63d3      	str	r3, [r2, #60]	@ 0x3c
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800143c:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
 8001440:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001444:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001448:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800144c:	f8d2 3110 	ldr.w	r3, [r2, #272]	@ 0x110
 8001450:	f443 1303 	orr.w	r3, r3, #2146304	@ 0x20c000
 8001454:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
  heth->gState = HAL_ETH_STATE_READY;
 8001458:	2310      	movs	r3, #16
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800145a:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800145e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 8001462:	e00d      	b.n	8001480 <HAL_ETH_Init+0x1e8>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001464:	f7ff fc06 	bl	8000c74 <HAL_GetTick>
 8001468:	1b80      	subs	r0, r0, r6
 800146a:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 800146e:	f67f af41 	bls.w	80012f4 <HAL_ETH_Init+0x5c>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001472:	2304      	movs	r3, #4
 8001474:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 8001478:	23e0      	movs	r3, #224	@ 0xe0
 800147a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    return HAL_ERROR;
 800147e:	2001      	movs	r0, #1
}
 8001480:	b027      	add	sp, #156	@ 0x9c
 8001482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001484:	40023800 	.word	0x40023800
 8001488:	40013800 	.word	0x40013800
 800148c:	40028000 	.word	0x40028000

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001494:	f8df 91bc 	ldr.w	r9, [pc, #444]	@ 8001654 <HAL_GPIO_Init+0x1c4>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001498:	4a6c      	ldr	r2, [pc, #432]	@ (800164c <HAL_GPIO_Init+0x1bc>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800149a:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800149c:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 800149e:	2401      	movs	r4, #1
 80014a0:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014a2:	ea04 0605 	and.w	r6, r4, r5
    if(iocurrent == ioposition)
 80014a6:	43ac      	bics	r4, r5
 80014a8:	f040 80b7 	bne.w	800161a <HAL_GPIO_Init+0x18a>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ac:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014ae:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014b0:	f005 0403 	and.w	r4, r5, #3
 80014b4:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014b8:	fa07 fc08 	lsl.w	ip, r7, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014bc:	1e67      	subs	r7, r4, #1
 80014be:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014c0:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014c4:	d834      	bhi.n	8001530 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 80014c6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014c8:	ea07 0e0c 	and.w	lr, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014cc:	68cf      	ldr	r7, [r1, #12]
 80014ce:	fa07 f708 	lsl.w	r7, r7, r8
 80014d2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80014d6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80014d8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014da:	ea27 0e06 	bic.w	lr, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014de:	f3c5 1700 	ubfx	r7, r5, #4, #1
 80014e2:	409f      	lsls	r7, r3
 80014e4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80014e8:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80014ea:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014ec:	ea07 0e0c 	and.w	lr, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014f0:	688f      	ldr	r7, [r1, #8]
 80014f2:	fa07 f708 	lsl.w	r7, r7, r8
 80014f6:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fa:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80014fc:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014fe:	d119      	bne.n	8001534 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 8001500:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001504:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001508:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800150c:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001510:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001514:	f04f 0e0f 	mov.w	lr, #15
 8001518:	fa0e fe0b 	lsl.w	lr, lr, fp
 800151c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001520:	690f      	ldr	r7, [r1, #16]
 8001522:	fa07 f70b 	lsl.w	r7, r7, fp
 8001526:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800152a:	f8ca 7020 	str.w	r7, [sl, #32]
 800152e:	e001      	b.n	8001534 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001530:	2c03      	cmp	r4, #3
 8001532:	d1da      	bne.n	80014ea <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 8001534:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001536:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800153a:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800153e:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001540:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001544:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001546:	d068      	beq.n	800161a <HAL_GPIO_Init+0x18a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001548:	2400      	movs	r4, #0
 800154a:	9401      	str	r4, [sp, #4]
 800154c:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 8001550:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001554:	f8c9 4044 	str.w	r4, [r9, #68]	@ 0x44
 8001558:	f8d9 4044 	ldr.w	r4, [r9, #68]	@ 0x44
 800155c:	f023 0703 	bic.w	r7, r3, #3
 8001560:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8001564:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8001568:	f507 379c 	add.w	r7, r7, #79872	@ 0x13800
 800156c:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800156e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001572:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001574:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001578:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800157c:	240f      	movs	r4, #15
 800157e:	fa04 f40c 	lsl.w	r4, r4, ip
 8001582:	ea2e 0e04 	bic.w	lr, lr, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001586:	4c32      	ldr	r4, [pc, #200]	@ (8001650 <HAL_GPIO_Init+0x1c0>)
 8001588:	42a0      	cmp	r0, r4
 800158a:	d04d      	beq.n	8001628 <HAL_GPIO_Init+0x198>
 800158c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001590:	42a0      	cmp	r0, r4
 8001592:	d04b      	beq.n	800162c <HAL_GPIO_Init+0x19c>
 8001594:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001598:	42a0      	cmp	r0, r4
 800159a:	d049      	beq.n	8001630 <HAL_GPIO_Init+0x1a0>
 800159c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015a0:	42a0      	cmp	r0, r4
 80015a2:	d047      	beq.n	8001634 <HAL_GPIO_Init+0x1a4>
 80015a4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015a8:	42a0      	cmp	r0, r4
 80015aa:	d045      	beq.n	8001638 <HAL_GPIO_Init+0x1a8>
 80015ac:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015b0:	42a0      	cmp	r0, r4
 80015b2:	d043      	beq.n	800163c <HAL_GPIO_Init+0x1ac>
 80015b4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015b8:	42a0      	cmp	r0, r4
 80015ba:	d041      	beq.n	8001640 <HAL_GPIO_Init+0x1b0>
 80015bc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015c0:	42a0      	cmp	r0, r4
 80015c2:	d03f      	beq.n	8001644 <HAL_GPIO_Init+0x1b4>
 80015c4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015c8:	42a0      	cmp	r0, r4
 80015ca:	d03d      	beq.n	8001648 <HAL_GPIO_Init+0x1b8>
 80015cc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80015d0:	42a0      	cmp	r0, r4
 80015d2:	bf14      	ite	ne
 80015d4:	240a      	movne	r4, #10
 80015d6:	2409      	moveq	r4, #9
 80015d8:	fa04 f40c 	lsl.w	r4, r4, ip
 80015dc:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015e0:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR;
 80015e2:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80015e4:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015e6:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp &= ~((uint32_t)iocurrent);
 80015ea:	bf0c      	ite	eq
 80015ec:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80015ee:	4334      	orrne	r4, r6
        }
        EXTI->RTSR = temp;
 80015f0:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 80015f2:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015f4:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        temp &= ~((uint32_t)iocurrent);
 80015f8:	bf0c      	ite	eq
 80015fa:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 80015fc:	4334      	orrne	r4, r6
        }
        EXTI->FTSR = temp;
 80015fe:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8001600:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001602:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001606:	bf0c      	ite	eq
 8001608:	403c      	andeq	r4, r7
        {
          temp |= iocurrent;
 800160a:	4334      	orrne	r4, r6
        }
        EXTI->EMR = temp;
 800160c:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800160e:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001610:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8001612:	bf54      	ite	pl
 8001614:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8001616:	4334      	orrmi	r4, r6
        }
        EXTI->IMR = temp;
 8001618:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800161a:	3301      	adds	r3, #1
 800161c:	2b10      	cmp	r3, #16
 800161e:	f47f af3d 	bne.w	800149c <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 8001622:	b003      	add	sp, #12
 8001624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001628:	2400      	movs	r4, #0
 800162a:	e7d5      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 800162c:	2401      	movs	r4, #1
 800162e:	e7d3      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001630:	2402      	movs	r4, #2
 8001632:	e7d1      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001634:	2403      	movs	r4, #3
 8001636:	e7cf      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001638:	2404      	movs	r4, #4
 800163a:	e7cd      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 800163c:	2405      	movs	r4, #5
 800163e:	e7cb      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001640:	2406      	movs	r4, #6
 8001642:	e7c9      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001644:	2407      	movs	r4, #7
 8001646:	e7c7      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 8001648:	2408      	movs	r4, #8
 800164a:	e7c5      	b.n	80015d8 <HAL_GPIO_Init+0x148>
 800164c:	40013c00 	.word	0x40013c00
 8001650:	40020000 	.word	0x40020000
 8001654:	40023800 	.word	0x40023800

08001658 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001658:	b10a      	cbz	r2, 800165e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800165a:	6181      	str	r1, [r0, #24]
  }
}
 800165c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800165e:	0409      	lsls	r1, r1, #16
 8001660:	e7fb      	b.n	800165a <HAL_GPIO_WritePin+0x2>

08001662 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8001662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001666:	4604      	mov	r4, r0
 8001668:	460f      	mov	r7, r1
 800166a:	4616      	mov	r6, r2
 800166c:	461d      	mov	r5, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 800166e:	f7ff fb01 	bl	8000c74 <HAL_GetTick>
 8001672:	4680      	mov	r8, r0

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001674:	6822      	ldr	r2, [r4, #0]
 8001676:	6893      	ldr	r3, [r2, #8]
 8001678:	ea37 0303 	bics.w	r3, r7, r3
 800167c:	bf0c      	ite	eq
 800167e:	2301      	moveq	r3, #1
 8001680:	2300      	movne	r3, #0
 8001682:	42b3      	cmp	r3, r6
 8001684:	d101      	bne.n	800168a <I2S_WaitFlagStateUntilTimeout+0x28>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001686:	2000      	movs	r0, #0
 8001688:	e00e      	b.n	80016a8 <I2S_WaitFlagStateUntilTimeout+0x46>
    if (Timeout != HAL_MAX_DELAY)
 800168a:	1c6b      	adds	r3, r5, #1
 800168c:	d0f3      	beq.n	8001676 <I2S_WaitFlagStateUntilTimeout+0x14>
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 800168e:	f7ff faf1 	bl	8000c74 <HAL_GetTick>
 8001692:	eba0 0008 	sub.w	r0, r0, r8
 8001696:	42a8      	cmp	r0, r5
 8001698:	d3ec      	bcc.n	8001674 <I2S_WaitFlagStateUntilTimeout+0x12>
        hi2s->State = HAL_I2S_STATE_READY;
 800169a:	2301      	movs	r3, #1
 800169c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        __HAL_UNLOCK(hi2s);
 80016a0:	2300      	movs	r3, #0
 80016a2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_TIMEOUT;
 80016a6:	2003      	movs	r0, #3
}
 80016a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080016ac <HAL_I2S_Init>:
{
 80016ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2s == NULL)
 80016ae:	4604      	mov	r4, r0
 80016b0:	2800      	cmp	r0, #0
 80016b2:	f000 808c 	beq.w	80017ce <HAL_I2S_Init+0x122>
  if (hi2s->State == HAL_I2S_STATE_RESET)
 80016b6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80016ba:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80016be:	b92b      	cbnz	r3, 80016cc <HAL_I2S_Init+0x20>
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80016c0:	4b45      	ldr	r3, [pc, #276]	@ (80017d8 <HAL_I2S_Init+0x12c>)
    hi2s->Lock = HAL_UNLOCKED;
 80016c2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80016c6:	6343      	str	r3, [r0, #52]	@ 0x34
    HAL_I2S_MspInit(hi2s);
 80016c8:	f7ff f94e 	bl	8000968 <HAL_I2S_MspInit>
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80016cc:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 80016ce:	2102      	movs	r1, #2
 80016d0:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80016d4:	69d3      	ldr	r3, [r2, #28]
 80016d6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80016da:	f023 030f 	bic.w	r3, r3, #15
 80016de:	61d3      	str	r3, [r2, #28]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80016e0:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 80016e2:	6211      	str	r1, [r2, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80016e4:	428b      	cmp	r3, r1
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80016e6:	68e2      	ldr	r2, [r4, #12]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80016e8:	d073      	beq.n	80017d2 <HAL_I2S_Init+0x126>
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80016ea:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 80016ec:	2a00      	cmp	r2, #0
 80016ee:	bf14      	ite	ne
 80016f0:	2520      	movne	r5, #32
 80016f2:	2510      	moveq	r5, #16
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80016f4:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80016f6:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 80016f8:	bf98      	it	ls
 80016fa:	006d      	lslls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80016fc:	f001 fc8c 	bl	8003018 <HAL_RCCEx_GetPeriphCLKFreq>
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001700:	6923      	ldr	r3, [r4, #16]
 8001702:	6962      	ldr	r2, [r4, #20]
 8001704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001708:	d159      	bne.n	80017be <HAL_I2S_Init+0x112>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800170a:	68e3      	ldr	r3, [r4, #12]
 800170c:	210a      	movs	r1, #10
 800170e:	2b00      	cmp	r3, #0
 8001710:	d053      	beq.n	80017ba <HAL_I2S_Init+0x10e>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001712:	00ad      	lsls	r5, r5, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001714:	fbb0 f3f5 	udiv	r3, r0, r5
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001718:	434b      	muls	r3, r1
 800171a:	fbb3 f3f2 	udiv	r3, r3, r2
    tmp = tmp / 10U;
 800171e:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001720:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 8001722:	fbb3 f3f2 	udiv	r3, r3, r2
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001726:	f003 0201 	and.w	r2, r3, #1
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800172a:	085b      	lsrs	r3, r3, #1
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800172c:	1e99      	subs	r1, r3, #2
 800172e:	29fd      	cmp	r1, #253	@ 0xfd
 8001730:	d849      	bhi.n	80017c6 <HAL_I2S_Init+0x11a>
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001732:	0212      	lsls	r2, r2, #8
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001734:	4313      	orrs	r3, r2
 8001736:	6922      	ldr	r2, [r4, #16]
 8001738:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800173a:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 80017e8 <HAL_I2S_Init+0x13c>
 800173e:	68e6      	ldr	r6, [r4, #12]
 8001740:	69a5      	ldr	r5, [r4, #24]
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001742:	4313      	orrs	r3, r2
 8001744:	6203      	str	r3, [r0, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001746:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800174a:	69c3      	ldr	r3, [r0, #28]
 800174c:	ea42 0701 	orr.w	r7, r2, r1
 8001750:	ea03 030c 	and.w	r3, r3, ip
 8001754:	433b      	orrs	r3, r7
 8001756:	4333      	orrs	r3, r6
 8001758:	432b      	orrs	r3, r5
 800175a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800175e:	61c3      	str	r3, [r0, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001760:	6a23      	ldr	r3, [r4, #32]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d123      	bne.n	80017ae <HAL_I2S_Init+0x102>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001766:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <HAL_I2S_Init+0x130>)
 8001768:	6363      	str	r3, [r4, #52]	@ 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800176a:	4f1d      	ldr	r7, [pc, #116]	@ (80017e0 <HAL_I2S_Init+0x134>)
 800176c:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <HAL_I2S_Init+0x138>)
 800176e:	4298      	cmp	r0, r3
 8001770:	bf18      	it	ne
 8001772:	f04f 2740 	movne.w	r7, #1073758208	@ 0x40004000
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001776:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	ea03 030c 	and.w	r3, r3, ip
 8001780:	61fb      	str	r3, [r7, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001782:	f04f 0302 	mov.w	r3, #2
 8001786:	623b      	str	r3, [r7, #32]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001788:	bf1c      	itt	ne
 800178a:	fab2 f382 	clzne	r3, r2
 800178e:	095b      	lsrne	r3, r3, #5
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001790:	69f8      	ldr	r0, [r7, #28]
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001792:	bf14      	ite	ne
 8001794:	021b      	lslne	r3, r3, #8
      tmp = I2S_MODE_SLAVE_RX;
 8001796:	f44f 7380 	moveq.w	r3, #256	@ 0x100
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800179a:	4331      	orrs	r1, r6
 800179c:	4319      	orrs	r1, r3
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800179e:	b280      	uxth	r0, r0
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80017a0:	4329      	orrs	r1, r5
 80017a2:	ea40 0301 	orr.w	r3, r0, r1
 80017a6:	b29b      	uxth	r3, r3
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80017a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017ac:	61fb      	str	r3, [r7, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80017ae:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80017b0:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80017b2:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80017b4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  return HAL_OK;
 80017b8:	e00a      	b.n	80017d0 <HAL_I2S_Init+0x124>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80017ba:	00ed      	lsls	r5, r5, #3
 80017bc:	e7aa      	b.n	8001714 <HAL_I2S_Init+0x68>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80017be:	210a      	movs	r1, #10
 80017c0:	fbb0 f3f5 	udiv	r3, r0, r5
 80017c4:	e7a8      	b.n	8001718 <HAL_I2S_Init+0x6c>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80017c6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80017c8:	f043 0310 	orr.w	r3, r3, #16
 80017cc:	6463      	str	r3, [r4, #68]	@ 0x44
    return HAL_ERROR;
 80017ce:	2001      	movs	r0, #1
}
 80017d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    i2sodd = 0U;
 80017d2:	2200      	movs	r2, #0
 80017d4:	e7ae      	b.n	8001734 <HAL_I2S_Init+0x88>
 80017d6:	bf00      	nop
 80017d8:	08001ab9 	.word	0x08001ab9
 80017dc:	08001bdd 	.word	0x08001bdd
 80017e0:	40003400 	.word	0x40003400
 80017e4:	40003800 	.word	0x40003800
 80017e8:	fffff040 	.word	0xfffff040

080017ec <HAL_I2S_Transmit_DMA>:
{
 80017ec:	b538      	push	{r3, r4, r5, lr}
 80017ee:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 80017f0:	2900      	cmp	r1, #0
 80017f2:	d03a      	beq.n	800186a <HAL_I2S_Transmit_DMA+0x7e>
 80017f4:	2a00      	cmp	r2, #0
 80017f6:	d038      	beq.n	800186a <HAL_I2S_Transmit_DMA+0x7e>
  if (hi2s->State != HAL_I2S_STATE_READY)
 80017f8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	b2d8      	uxtb	r0, r3
 8001800:	d147      	bne.n	8001892 <HAL_I2S_Transmit_DMA+0xa6>
  __HAL_LOCK(hi2s);
 8001802:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001806:	2b01      	cmp	r3, #1
 8001808:	d043      	beq.n	8001892 <HAL_I2S_Transmit_DMA+0xa6>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800180a:	2303      	movs	r3, #3
  __HAL_LOCK(hi2s);
 800180c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001810:	6825      	ldr	r5, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8001812:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001816:	2300      	movs	r3, #0
 8001818:	6463      	str	r3, [r4, #68]	@ 0x44
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800181a:	69e8      	ldr	r0, [r5, #28]
  hi2s->pTxBuffPtr = pData;
 800181c:	6261      	str	r1, [r4, #36]	@ 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800181e:	f000 0007 	and.w	r0, r0, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001822:	2328      	movs	r3, #40	@ 0x28
 8001824:	40c3      	lsrs	r3, r0
 8001826:	07d8      	lsls	r0, r3, #31
    hi2s->TxXferSize = (Size << 1U);
 8001828:	bf44      	itt	mi
 800182a:	0053      	lslmi	r3, r2, #1
 800182c:	b29b      	uxthmi	r3, r3
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800182e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
    hi2s->TxXferSize = (Size << 1U);
 8001830:	bf44      	itt	mi
 8001832:	8523      	strhmi	r3, [r4, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8001834:	8563      	strhmi	r3, [r4, #42]	@ 0x2a
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8001836:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <HAL_I2S_Transmit_DMA+0xac>)
    hi2s->TxXferSize = Size;
 8001838:	bf5c      	itt	pl
 800183a:	8522      	strhpl	r2, [r4, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800183c:	8562      	strhpl	r2, [r4, #42]	@ 0x2a
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800183e:	6403      	str	r3, [r0, #64]	@ 0x40
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8001840:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_I2S_Transmit_DMA+0xb0>)
 8001842:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8001844:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <HAL_I2S_Transmit_DMA+0xb4>)
 8001846:	64c3      	str	r3, [r0, #76]	@ 0x4c
                                 hi2s->TxXferSize))
 8001848:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800184a:	f105 020c 	add.w	r2, r5, #12
 800184e:	b29b      	uxth	r3, r3
 8001850:	f7ff fb24 	bl	8000e9c <HAL_DMA_Start_IT>
 8001854:	b158      	cbz	r0, 800186e <HAL_I2S_Transmit_DMA+0x82>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001856:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001858:	f043 0308 	orr.w	r3, r3, #8
 800185c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800185e:	2301      	movs	r3, #1
 8001860:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8001864:	2300      	movs	r3, #0
 8001866:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return  HAL_ERROR;
 800186a:	2001      	movs	r0, #1
 800186c:	e010      	b.n	8001890 <HAL_I2S_Transmit_DMA+0xa4>
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800186e:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hi2s);
 8001870:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	0791      	lsls	r1, r2, #30
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001878:	bf5e      	ittt	pl
 800187a:	685a      	ldrpl	r2, [r3, #4]
 800187c:	f042 0202 	orrpl.w	r2, r2, #2
 8001880:	605a      	strpl	r2, [r3, #4]
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001882:	69da      	ldr	r2, [r3, #28]
 8001884:	0552      	lsls	r2, r2, #21
 8001886:	d403      	bmi.n	8001890 <HAL_I2S_Transmit_DMA+0xa4>
    __HAL_I2S_ENABLE(hi2s);
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800188e:	61da      	str	r2, [r3, #28]
}
 8001890:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8001892:	2002      	movs	r0, #2
 8001894:	e7fc      	b.n	8001890 <HAL_I2S_Transmit_DMA+0xa4>
 8001896:	bf00      	nop
 8001898:	08001a89 	.word	0x08001a89
 800189c:	08001a93 	.word	0x08001a93
 80018a0:	08001bb3 	.word	0x08001bb3

080018a4 <HAL_I2S_DMAStop>:
{
 80018a4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018a8:	6843      	ldr	r3, [r0, #4]
 80018aa:	f433 7300 	bics.w	r3, r3, #512	@ 0x200
{
 80018ae:	4604      	mov	r4, r0
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018b0:	d16d      	bne.n	800198e <HAL_I2S_DMAStop+0xea>
    if (hi2s->hdmatx != NULL)
 80018b2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80018b4:	2800      	cmp	r0, #0
 80018b6:	d160      	bne.n	800197a <HAL_I2S_DMAStop+0xd6>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80018b8:	2500      	movs	r5, #0
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80018ba:	2364      	movs	r3, #100	@ 0x64
 80018bc:	2201      	movs	r2, #1
 80018be:	2102      	movs	r1, #2
 80018c0:	4620      	mov	r0, r4
 80018c2:	f7ff fece 	bl	8001662 <I2S_WaitFlagStateUntilTimeout>
 80018c6:	b130      	cbz	r0, 80018d6 <HAL_I2S_DMAStop+0x32>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80018c8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80018ca:	2501      	movs	r5, #1
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80018d2:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80018d6:	2364      	movs	r3, #100	@ 0x64
 80018d8:	2200      	movs	r2, #0
 80018da:	2180      	movs	r1, #128	@ 0x80
 80018dc:	4620      	mov	r0, r4
 80018de:	f7ff fec0 	bl	8001662 <I2S_WaitFlagStateUntilTimeout>
 80018e2:	b130      	cbz	r0, 80018f2 <HAL_I2S_DMAStop+0x4e>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80018e4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80018e6:	2501      	movs	r5, #1
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80018ee:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
    __HAL_I2S_DISABLE(hi2s);
 80018f2:	6823      	ldr	r3, [r4, #0]
 80018f4:	69da      	ldr	r2, [r3, #28]
 80018f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018fa:	61da      	str	r2, [r3, #28]
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80018fc:	2200      	movs	r2, #0
 80018fe:	9200      	str	r2, [sp, #0]
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	9200      	str	r2, [sp, #0]
 8001904:	9a00      	ldr	r2, [sp, #0]
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	f022 0202 	bic.w	r2, r2, #2
 800190c:	605a      	str	r2, [r3, #4]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800190e:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001912:	2b05      	cmp	r3, #5
 8001914:	d12a      	bne.n	800196c <HAL_I2S_DMAStop+0xc8>
      if (hi2s->hdmarx != NULL)
 8001916:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8001918:	b138      	cbz	r0, 800192a <HAL_I2S_DMAStop+0x86>
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800191a:	f7ff faf8 	bl	8000f0e <HAL_DMA_Abort>
 800191e:	b120      	cbz	r0, 800192a <HAL_I2S_DMAStop+0x86>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001920:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001922:	f043 0308 	orr.w	r3, r3, #8
 8001926:	6463      	str	r3, [r4, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8001928:	2501      	movs	r5, #1
      __HAL_I2SEXT_DISABLE(hi2s);
 800192a:	6821      	ldr	r1, [r4, #0]
 800192c:	4a54      	ldr	r2, [pc, #336]	@ (8001a80 <HAL_I2S_DMAStop+0x1dc>)
 800192e:	4b55      	ldr	r3, [pc, #340]	@ (8001a84 <HAL_I2S_DMAStop+0x1e0>)
 8001930:	4291      	cmp	r1, r2
 8001932:	bf18      	it	ne
 8001934:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8001938:	69da      	ldr	r2, [r3, #28]
 800193a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800193e:	61da      	str	r2, [r3, #28]
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8001940:	2200      	movs	r2, #0
 8001942:	9201      	str	r2, [sp, #4]
 8001944:	68da      	ldr	r2, [r3, #12]
 8001946:	9201      	str	r2, [sp, #4]
 8001948:	689a      	ldr	r2, [r3, #8]
 800194a:	9201      	str	r2, [sp, #4]
 800194c:	9a01      	ldr	r2, [sp, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	f022 0201 	bic.w	r2, r2, #1
 8001954:	605a      	str	r2, [r3, #4]
      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8001956:	6862      	ldr	r2, [r4, #4]
 8001958:	2a00      	cmp	r2, #0
 800195a:	d169      	bne.n	8001a30 <HAL_I2S_DMAStop+0x18c>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800195c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800195e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001962:	6463      	str	r3, [r4, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8001964:	2301      	movs	r3, #1
 8001966:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800196a:	2501      	movs	r5, #1
  hi2s->State = HAL_I2S_STATE_READY;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4628      	mov	r0, r5
  hi2s->State = HAL_I2S_STATE_READY;
 8001970:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8001974:	b004      	add	sp, #16
 8001976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800197a:	f7ff fac8 	bl	8000f0e <HAL_DMA_Abort>
 800197e:	2800      	cmp	r0, #0
 8001980:	d09a      	beq.n	80018b8 <HAL_I2S_DMAStop+0x14>
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001982:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001984:	f043 0308 	orr.w	r3, r3, #8
 8001988:	6463      	str	r3, [r4, #68]	@ 0x44
        errorcode = HAL_ERROR;
 800198a:	2501      	movs	r5, #1
 800198c:	e795      	b.n	80018ba <HAL_I2S_DMAStop+0x16>
  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800198e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001992:	d173      	bne.n	8001a7c <HAL_I2S_DMAStop+0x1d8>
    if (hi2s->hdmarx != NULL)
 8001994:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8001996:	2800      	cmp	r0, #0
 8001998:	d14c      	bne.n	8001a34 <HAL_I2S_DMAStop+0x190>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800199a:	2500      	movs	r5, #0
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800199c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	d131      	bne.n	8001a08 <HAL_I2S_DMAStop+0x164>
      if (hi2s->hdmatx != NULL)
 80019a4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019a6:	b138      	cbz	r0, 80019b8 <HAL_I2S_DMAStop+0x114>
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80019a8:	f7ff fab1 	bl	8000f0e <HAL_DMA_Abort>
 80019ac:	b120      	cbz	r0, 80019b8 <HAL_I2S_DMAStop+0x114>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80019ae:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	6463      	str	r3, [r4, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80019b6:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 80019b8:	f7ff f95c 	bl	8000c74 <HAL_GetTick>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80019bc:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 8001a80 <HAL_I2S_DMAStop+0x1dc>
 80019c0:	4f30      	ldr	r7, [pc, #192]	@ (8001a84 <HAL_I2S_DMAStop+0x1e0>)
      tickstart = HAL_GetTick();
 80019c2:	4606      	mov	r6, r0
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80019c4:	6822      	ldr	r2, [r4, #0]
 80019c6:	4542      	cmp	r2, r8
 80019c8:	bf0c      	ite	eq
 80019ca:	463b      	moveq	r3, r7
 80019cc:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	079b      	lsls	r3, r3, #30
 80019d4:	d538      	bpl.n	8001a48 <HAL_I2S_DMAStop+0x1a4>
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80019d6:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8001a80 <HAL_I2S_DMAStop+0x1dc>
 80019da:	4f2a      	ldr	r7, [pc, #168]	@ (8001a84 <HAL_I2S_DMAStop+0x1e0>)
 80019dc:	6822      	ldr	r2, [r4, #0]
 80019de:	4542      	cmp	r2, r8
 80019e0:	bf0c      	ite	eq
 80019e2:	463b      	moveq	r3, r7
 80019e4:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 80019ee:	d138      	bne.n	8001a62 <HAL_I2S_DMAStop+0x1be>
      __HAL_I2SEXT_DISABLE(hi2s);
 80019f0:	69d9      	ldr	r1, [r3, #28]
 80019f2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80019f6:	61d9      	str	r1, [r3, #28]
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80019f8:	9202      	str	r2, [sp, #8]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	9202      	str	r2, [sp, #8]
 80019fe:	9a02      	ldr	r2, [sp, #8]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	f022 0202 	bic.w	r2, r2, #2
 8001a06:	605a      	str	r2, [r3, #4]
    __HAL_I2S_DISABLE(hi2s);
 8001a08:	6823      	ldr	r3, [r4, #0]
 8001a0a:	69da      	ldr	r2, [r3, #28]
 8001a0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a10:	61da      	str	r2, [r3, #28]
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001a12:	2200      	movs	r2, #0
 8001a14:	9203      	str	r2, [sp, #12]
 8001a16:	68da      	ldr	r2, [r3, #12]
 8001a18:	9203      	str	r2, [sp, #12]
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	9203      	str	r2, [sp, #12]
 8001a1e:	9a03      	ldr	r2, [sp, #12]
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	f022 0201 	bic.w	r2, r2, #1
 8001a26:	605a      	str	r2, [r3, #4]
    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8001a28:	6862      	ldr	r2, [r4, #4]
 8001a2a:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001a2e:	d095      	beq.n	800195c <HAL_I2S_DMAStop+0xb8>
      READ_REG((hi2s->Instance)->DR);
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	e79b      	b.n	800196c <HAL_I2S_DMAStop+0xc8>
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8001a34:	f7ff fa6b 	bl	8000f0e <HAL_DMA_Abort>
 8001a38:	2800      	cmp	r0, #0
 8001a3a:	d0ae      	beq.n	800199a <HAL_I2S_DMAStop+0xf6>
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001a3c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a3e:	f043 0308 	orr.w	r3, r3, #8
 8001a42:	6463      	str	r3, [r4, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8001a44:	2501      	movs	r5, #1
 8001a46:	e7a9      	b.n	800199c <HAL_I2S_DMAStop+0xf8>
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001a48:	f7ff f914 	bl	8000c74 <HAL_GetTick>
 8001a4c:	1b80      	subs	r0, r0, r6
 8001a4e:	2864      	cmp	r0, #100	@ 0x64
 8001a50:	d9b8      	bls.n	80019c4 <HAL_I2S_DMAStop+0x120>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a52:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001a54:	2501      	movs	r5, #1
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001a5c:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8001a60:	e7b0      	b.n	80019c4 <HAL_I2S_DMAStop+0x120>
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8001a62:	f7ff f907 	bl	8000c74 <HAL_GetTick>
 8001a66:	1b80      	subs	r0, r0, r6
 8001a68:	2864      	cmp	r0, #100	@ 0x64
 8001a6a:	d9b7      	bls.n	80019dc <HAL_I2S_DMAStop+0x138>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a6c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001a6e:	2501      	movs	r5, #1
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2s->State = HAL_I2S_STATE_READY;
 8001a76:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8001a7a:	e7af      	b.n	80019dc <HAL_I2S_DMAStop+0x138>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001a7c:	2500      	movs	r5, #0
 8001a7e:	e775      	b.n	800196c <HAL_I2S_DMAStop+0xc8>
 8001a80:	40003800 	.word	0x40003800
 8001a84:	40003400 	.word	0x40003400

08001a88 <I2S_DMATxHalfCplt>:
{
 8001a88:	b508      	push	{r3, lr}
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8001a8a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001a8c:	f002 ffe0 	bl	8004a50 <HAL_I2S_TxHalfCpltCallback>
}
 8001a90:	bd08      	pop	{r3, pc}

08001a92 <I2S_DMATxCplt>:
{
 8001a92:	b508      	push	{r3, lr}
 8001a94:	4603      	mov	r3, r0
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001a96:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8001a98:	69da      	ldr	r2, [r3, #28]
 8001a9a:	b942      	cbnz	r2, 8001aae <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001a9c:	6801      	ldr	r1, [r0, #0]
 8001a9e:	684b      	ldr	r3, [r1, #4]
 8001aa0:	f023 0302 	bic.w	r3, r3, #2
 8001aa4:	604b      	str	r3, [r1, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001aa6:	2301      	movs	r3, #1
    hi2s->TxXferCount = 0U;
 8001aa8:	8542      	strh	r2, [r0, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8001aaa:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 8001aae:	f002 ffd9 	bl	8004a64 <HAL_I2S_TxCpltCallback>
}
 8001ab2:	bd08      	pop	{r3, pc}

08001ab4 <HAL_I2S_RxCpltCallback>:
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
 8001ab4:	4770      	bx	lr

08001ab6 <HAL_I2S_ErrorCallback>:
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
 8001ab6:	4770      	bx	lr

08001ab8 <I2S_IRQHandler>:
{
 8001ab8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001aba:	6803      	ldr	r3, [r0, #0]
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	9201      	str	r2, [sp, #4]
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001ac0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8001ac4:	2a04      	cmp	r2, #4
{
 8001ac6:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001ac8:	d136      	bne.n	8001b38 <I2S_IRQHandler+0x80>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001aca:	9a01      	ldr	r2, [sp, #4]
 8001acc:	07d1      	lsls	r1, r2, #31
 8001ace:	d517      	bpl.n	8001b00 <I2S_IRQHandler+0x48>
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	0652      	lsls	r2, r2, #25
 8001ad4:	d514      	bpl.n	8001b00 <I2S_IRQHandler+0x48>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001ad6:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8001ad8:	68d9      	ldr	r1, [r3, #12]
 8001ada:	f822 1b02 	strh.w	r1, [r2], #2
  hi2s->pRxBuffPtr++;
 8001ade:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001ae0:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 8001ae2:	3a01      	subs	r2, #1
 8001ae4:	b292      	uxth	r2, r2
 8001ae6:	8642      	strh	r2, [r0, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 8001ae8:	8e42      	ldrh	r2, [r0, #50]	@ 0x32
 8001aea:	b292      	uxth	r2, r2
 8001aec:	b942      	cbnz	r2, 8001b00 <I2S_IRQHandler+0x48>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001af4:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8001afc:	f7ff ffda 	bl	8001ab4 <HAL_I2S_RxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001b00:	9b01      	ldr	r3, [sp, #4]
 8001b02:	0659      	lsls	r1, r3, #25
 8001b04:	d518      	bpl.n	8001b38 <I2S_IRQHandler+0x80>
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	0692      	lsls	r2, r2, #26
 8001b0c:	d514      	bpl.n	8001b38 <I2S_IRQHandler+0x80>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b14:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001b16:	2200      	movs	r2, #0
 8001b18:	9202      	str	r2, [sp, #8]
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	9202      	str	r2, [sp, #8]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	9302      	str	r3, [sp, #8]
 8001b22:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8001b24:	2301      	movs	r3, #1
 8001b26:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001b2a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001b32:	4620      	mov	r0, r4
 8001b34:	f7ff ffbf 	bl	8001ab6 <HAL_I2S_ErrorCallback>
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001b38:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d136      	bne.n	8001bae <I2S_IRQHandler+0xf6>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001b40:	9b01      	ldr	r3, [sp, #4]
 8001b42:	079b      	lsls	r3, r3, #30
 8001b44:	d519      	bpl.n	8001b7a <I2S_IRQHandler+0xc2>
 8001b46:	6822      	ldr	r2, [r4, #0]
 8001b48:	6853      	ldr	r3, [r2, #4]
 8001b4a:	0618      	lsls	r0, r3, #24
 8001b4c:	d515      	bpl.n	8001b7a <I2S_IRQHandler+0xc2>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001b4e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001b50:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001b54:	60d1      	str	r1, [r2, #12]
  hi2s->pTxBuffPtr++;
 8001b56:	6263      	str	r3, [r4, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001b58:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	8563      	strh	r3, [r4, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8001b60:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	b94b      	cbnz	r3, 8001b7a <I2S_IRQHandler+0xc2>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001b66:	6853      	ldr	r3, [r2, #4]
 8001b68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001b6c:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8001b74:	4620      	mov	r0, r4
 8001b76:	f002 ff75 	bl	8004a64 <HAL_I2S_TxCpltCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001b7a:	9b01      	ldr	r3, [sp, #4]
 8001b7c:	0719      	lsls	r1, r3, #28
 8001b7e:	d516      	bpl.n	8001bae <I2S_IRQHandler+0xf6>
 8001b80:	6823      	ldr	r3, [r4, #0]
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	0692      	lsls	r2, r2, #26
 8001b86:	d512      	bpl.n	8001bae <I2S_IRQHandler+0xf6>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001b8e:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001b90:	2200      	movs	r2, #0
 8001b92:	9203      	str	r2, [sp, #12]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	9303      	str	r3, [sp, #12]
 8001b98:	9b03      	ldr	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ba0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff ff84 	bl	8001ab6 <HAL_I2S_ErrorCallback>
}
 8001bae:	b004      	add	sp, #16
 8001bb0:	bd10      	pop	{r4, pc}

08001bb2 <I2S_DMAError>:
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001bb2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001bb4:	6802      	ldr	r2, [r0, #0]
{
 8001bb6:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001bb8:	6853      	ldr	r3, [r2, #4]
 8001bba:	f023 0303 	bic.w	r3, r3, #3
 8001bbe:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	8543      	strh	r3, [r0, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001bc4:	8643      	strh	r3, [r0, #50]	@ 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001bcc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001bce:	f043 0308 	orr.w	r3, r3, #8
 8001bd2:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8001bd4:	f7ff ff6f 	bl	8001ab6 <HAL_I2S_ErrorCallback>
}
 8001bd8:	bd08      	pop	{r3, pc}

08001bda <HAL_I2SEx_TxRxCpltCallback>:
/**
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
 8001bda:	4770      	bx	lr

08001bdc <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8001bdc:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001bde:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001be0:	498e      	ldr	r1, [pc, #568]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001be2:	6893      	ldr	r3, [r2, #8]
{
 8001be4:	b086      	sub	sp, #24
 8001be6:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001be8:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001bea:	4b8d      	ldr	r3, [pc, #564]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001bec:	428a      	cmp	r2, r1
 8001bee:	bf18      	it	ne
 8001bf0:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8001bf4:	6899      	ldr	r1, [r3, #8]
 8001bf6:	9101      	str	r1, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001bf8:	6851      	ldr	r1, [r2, #4]
 8001bfa:	9102      	str	r1, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001bfc:	6859      	ldr	r1, [r3, #4]
 8001bfe:	9103      	str	r1, [sp, #12]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001c00:	6841      	ldr	r1, [r0, #4]
 8001c02:	f431 7100 	bics.w	r1, r1, #512	@ 0x200
 8001c06:	f040 8093 	bne.w	8001d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x154>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001c0a:	9b00      	ldr	r3, [sp, #0]
 8001c0c:	0799      	lsls	r1, r3, #30
 8001c0e:	d51a      	bpl.n	8001c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
 8001c10:	9b02      	ldr	r3, [sp, #8]
 8001c12:	061b      	lsls	r3, r3, #24
 8001c14:	d517      	bpl.n	8001c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001c16:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8001c18:	1c99      	adds	r1, r3, #2
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	6241      	str	r1, [r0, #36]	@ 0x24
 8001c1e:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8001c20:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8001c22:	3b01      	subs	r3, #1
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	8543      	strh	r3, [r0, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001c28:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	b95b      	cbnz	r3, 8001c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c2e:	6853      	ldr	r3, [r2, #4]
 8001c30:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001c34:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 8001c36:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	b923      	cbnz	r3, 8001c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001c42:	f7ff ffca 	bl	8001bda <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001c46:	9b01      	ldr	r3, [sp, #4]
 8001c48:	07d8      	lsls	r0, r3, #31
 8001c4a:	d522      	bpl.n	8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
 8001c4c:	9b03      	ldr	r3, [sp, #12]
 8001c4e:	0659      	lsls	r1, r3, #25
 8001c50:	d51f      	bpl.n	8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001c52:	6821      	ldr	r1, [r4, #0]
 8001c54:	4a71      	ldr	r2, [pc, #452]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8001c56:	4b72      	ldr	r3, [pc, #456]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001c58:	4291      	cmp	r1, r2
 8001c5a:	bf18      	it	ne
 8001c5c:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8001c60:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001c62:	68d9      	ldr	r1, [r3, #12]
 8001c64:	1c90      	adds	r0, r2, #2
 8001c66:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8001c68:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 8001c6a:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
 8001c6c:	3a01      	subs	r2, #1
 8001c6e:	b292      	uxth	r2, r2
 8001c70:	8662      	strh	r2, [r4, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001c72:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
 8001c74:	b292      	uxth	r2, r2
 8001c76:	b962      	cbnz	r2, 8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001c7e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8001c80:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	b92b      	cbnz	r3, 8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001c86:	2301      	movs	r3, #1
 8001c88:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	f7ff ffa4 	bl	8001bda <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001c92:	9b01      	ldr	r3, [sp, #4]
 8001c94:	065a      	lsls	r2, r3, #25
 8001c96:	d522      	bpl.n	8001cde <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
 8001c98:	9b03      	ldr	r3, [sp, #12]
 8001c9a:	069b      	lsls	r3, r3, #26
 8001c9c:	d51f      	bpl.n	8001cde <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c9e:	6823      	ldr	r3, [r4, #0]
 8001ca0:	495e      	ldr	r1, [pc, #376]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8001ca2:	4a5f      	ldr	r2, [pc, #380]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001ca4:	428b      	cmp	r3, r1
 8001ca6:	bf18      	it	ne
 8001ca8:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001cac:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cae:	6851      	ldr	r1, [r2, #4]
 8001cb0:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8001cb4:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001cbc:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	9204      	str	r2, [sp, #16]
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	9204      	str	r2, [sp, #16]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	9304      	str	r3, [sp, #16]
 8001cca:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cd2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001cd4:	f043 0302 	orr.w	r3, r3, #2
 8001cd8:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001cda:	f7ff feec 	bl	8001ab6 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001cde:	9b00      	ldr	r3, [sp, #0]
 8001ce0:	0718      	lsls	r0, r3, #28
 8001ce2:	f140 8098 	bpl.w	8001e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
 8001ce6:	9b02      	ldr	r3, [sp, #8]
 8001ce8:	0699      	lsls	r1, r3, #26
 8001cea:	f140 8094 	bpl.w	8001e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cee:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cf0:	494a      	ldr	r1, [pc, #296]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cf2:	685a      	ldr	r2, [r3, #4]
 8001cf4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001cf8:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cfa:	4a49      	ldr	r2, [pc, #292]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001cfc:	428b      	cmp	r3, r1
 8001cfe:	bf18      	it	ne
 8001d00:	f04f 2240 	movne.w	r2, #1073758208	@ 0x40004000
 8001d04:	6851      	ldr	r1, [r2, #4]
 8001d06:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8001d0a:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	9205      	str	r2, [sp, #20]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	9305      	str	r3, [sp, #20]
 8001d14:	9b05      	ldr	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8001d16:	2301      	movs	r3, #1
 8001d18:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d1c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001d1e:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d20:	f043 0304 	orr.w	r3, r3, #4
 8001d24:	6463      	str	r3, [r4, #68]	@ 0x44
}
 8001d26:	b006      	add	sp, #24
 8001d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 8001d2c:	f7ff bec3 	b.w	8001ab6 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001d30:	9a01      	ldr	r2, [sp, #4]
 8001d32:	0792      	lsls	r2, r2, #30
 8001d34:	d51a      	bpl.n	8001d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
 8001d36:	9a03      	ldr	r2, [sp, #12]
 8001d38:	0611      	lsls	r1, r2, #24
 8001d3a:	d517      	bpl.n	8001d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001d3c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001d3e:	1c91      	adds	r1, r2, #2
 8001d40:	8812      	ldrh	r2, [r2, #0]
 8001d42:	6241      	str	r1, [r0, #36]	@ 0x24
 8001d44:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001d46:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8001d48:	3a01      	subs	r2, #1
 8001d4a:	b292      	uxth	r2, r2
 8001d4c:	8542      	strh	r2, [r0, #42]	@ 0x2a
  if (hi2s->TxXferCount == 0U)
 8001d4e:	8d42      	ldrh	r2, [r0, #42]	@ 0x2a
 8001d50:	b292      	uxth	r2, r2
 8001d52:	b95a      	cbnz	r2, 8001d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d5a:	605a      	str	r2, [r3, #4]
    if (hi2s->RxXferCount == 0U)
 8001d5c:	8e43      	ldrh	r3, [r0, #50]	@ 0x32
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	b923      	cbnz	r3, 8001d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
      hi2s->State = HAL_I2S_STATE_READY;
 8001d62:	2301      	movs	r3, #1
 8001d64:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001d68:	f7ff ff37 	bl	8001bda <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001d6c:	9b00      	ldr	r3, [sp, #0]
 8001d6e:	07da      	lsls	r2, r3, #31
 8001d70:	d51c      	bpl.n	8001dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8001d72:	9b02      	ldr	r3, [sp, #8]
 8001d74:	065b      	lsls	r3, r3, #25
 8001d76:	d519      	bpl.n	8001dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001d78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	1c98      	adds	r0, r3, #2
 8001d7e:	68d1      	ldr	r1, [r2, #12]
 8001d80:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8001d82:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8001d84:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	8663      	strh	r3, [r4, #50]	@ 0x32
  if (hi2s->RxXferCount == 0U)
 8001d8c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	b963      	cbnz	r3, 8001dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d92:	6853      	ldr	r3, [r2, #4]
 8001d94:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001d98:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8001d9a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b92b      	cbnz	r3, 8001dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      hi2s->State = HAL_I2S_STATE_READY;
 8001da0:	2301      	movs	r3, #1
 8001da2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001da6:	4620      	mov	r0, r4
 8001da8:	f7ff ff17 	bl	8001bda <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001dac:	9b00      	ldr	r3, [sp, #0]
 8001dae:	0658      	lsls	r0, r3, #25
 8001db0:	d51b      	bpl.n	8001dea <HAL_I2SEx_FullDuplex_IRQHandler+0x20e>
 8001db2:	9b02      	ldr	r3, [sp, #8]
 8001db4:	0699      	lsls	r1, r3, #26
 8001db6:	d518      	bpl.n	8001dea <HAL_I2SEx_FullDuplex_IRQHandler+0x20e>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001db8:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dba:	4918      	ldr	r1, [pc, #96]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001dbc:	6853      	ldr	r3, [r2, #4]
 8001dbe:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001dc2:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dc4:	4b16      	ldr	r3, [pc, #88]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001dc6:	428a      	cmp	r2, r1
 8001dc8:	bf18      	it	ne
 8001dca:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8001dce:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001dd6:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001dde:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001de0:	f043 0302 	orr.w	r3, r3, #2
 8001de4:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001de6:	f7ff fe66 	bl	8001ab6 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001dea:	9b01      	ldr	r3, [sp, #4]
 8001dec:	071a      	lsls	r2, r3, #28
 8001dee:	d512      	bpl.n	8001e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
 8001df0:	9b03      	ldr	r3, [sp, #12]
 8001df2:	069b      	lsls	r3, r3, #26
 8001df4:	d50f      	bpl.n	8001e16 <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001df6:	6822      	ldr	r2, [r4, #0]
 8001df8:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8001dfa:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8001dfc:	428a      	cmp	r2, r1
 8001dfe:	bf18      	it	ne
 8001e00:	f04f 2340 	movne.w	r3, #1073758208	@ 0x40004000
 8001e04:	6859      	ldr	r1, [r3, #4]
 8001e06:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
 8001e0a:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e0c:	6853      	ldr	r3, [r2, #4]
 8001e0e:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8001e12:	6053      	str	r3, [r2, #4]
 8001e14:	e77f      	b.n	8001d16 <HAL_I2SEx_FullDuplex_IRQHandler+0x13a>
}
 8001e16:	b006      	add	sp, #24
 8001e18:	bd10      	pop	{r4, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40003800 	.word	0x40003800
 8001e20:	40003400 	.word	0x40003400

08001e24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e26:	4604      	mov	r4, r0
 8001e28:	b310      	cbz	r0, 8001e70 <HAL_PCD_Init+0x4c>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e2a:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
  USBx = hpcd->Instance;
 8001e2e:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e30:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001e34:	b91b      	cbnz	r3, 8001e3e <HAL_PCD_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e36:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e3a:	f002 fe95 	bl	8004b68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e3e:	2303      	movs	r3, #3

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001e40:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e44:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  {
    hpcd->Init.dma_enable = 0U;
 8001e48:	bf04      	itt	eq
 8001e4a:	2300      	moveq	r3, #0
 8001e4c:	71a3      	strbeq	r3, [r4, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e4e:	6820      	ldr	r0, [r4, #0]
 8001e50:	f001 fb2a 	bl	80034a8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e54:	7c23      	ldrb	r3, [r4, #16]
 8001e56:	f88d 3000 	strb.w	r3, [sp]
 8001e5a:	1d25      	adds	r5, r4, #4
 8001e5c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001e60:	6820      	ldr	r0, [r4, #0]
 8001e62:	f001 fa66 	bl	8003332 <USB_CoreInit>
 8001e66:	4601      	mov	r1, r0
 8001e68:	b130      	cbz	r0, 8001e78 <HAL_PCD_Init+0x54>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001e70:	2501      	movs	r5, #1
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001e72:	4628      	mov	r0, r5
 8001e74:	b003      	add	sp, #12
 8001e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e78:	6820      	ldr	r0, [r4, #0]
 8001e7a:	f001 fb1b 	bl	80034b4 <USB_SetCurrentMode>
 8001e7e:	2800      	cmp	r0, #0
 8001e80:	d1f3      	bne.n	8001e6a <HAL_PCD_Init+0x46>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e82:	7926      	ldrb	r6, [r4, #4]
 8001e84:	f104 0314 	add.w	r3, r4, #20
    hpcd->IN_ep[i].is_in = 1U;
 8001e88:	2701      	movs	r7, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	b2c1      	uxtb	r1, r0
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e8e:	428e      	cmp	r6, r1
 8001e90:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001e94:	d81b      	bhi.n	8001ece <HAL_PCD_Init+0xaa>
 8001e96:	2100      	movs	r1, #0
 8001e98:	f504 7315 	add.w	r3, r4, #596	@ 0x254
    hpcd->OUT_ep[i].is_in = 0U;
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	b2c8      	uxtb	r0, r1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ea0:	4286      	cmp	r6, r0
 8001ea2:	f103 0324 	add.w	r3, r3, #36	@ 0x24
 8001ea6:	d820      	bhi.n	8001eea <HAL_PCD_Init+0xc6>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ea8:	7c23      	ldrb	r3, [r4, #16]
 8001eaa:	f88d 3000 	strb.w	r3, [sp]
 8001eae:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8001eb2:	6820      	ldr	r0, [r4, #0]
 8001eb4:	f001 fb7a 	bl	80035ac <USB_DevInit>
 8001eb8:	4605      	mov	r5, r0
 8001eba:	2800      	cmp	r0, #0
 8001ebc:	d1d5      	bne.n	8001e6a <HAL_PCD_Init+0x46>
  hpcd->State = HAL_PCD_STATE_READY;
 8001ebe:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8001ec0:	7460      	strb	r0, [r4, #17]
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ec2:	6820      	ldr	r0, [r4, #0]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ec4:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ec8:	f001 feb4 	bl	8003c34 <USB_DevDisconnect>
  return HAL_OK;
 8001ecc:	e7d1      	b.n	8001e72 <HAL_PCD_Init+0x4e>
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ece:	f823 0c0a 	strh.w	r0, [r3, #-10]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ed2:	e943 2207 	strd	r2, r2, [r3, #-28]
    hpcd->IN_ep[i].is_in = 1U;
 8001ed6:	f803 7c23 	strb.w	r7, [r3, #-35]
    hpcd->IN_ep[i].num = i;
 8001eda:	f803 1c24 	strb.w	r1, [r3, #-36]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ede:	f803 2c20 	strb.w	r2, [r3, #-32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ee2:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ee6:	3001      	adds	r0, #1
 8001ee8:	e7d0      	b.n	8001e8c <HAL_PCD_Init+0x68>
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001eea:	e943 2207 	strd	r2, r2, [r3, #-28]
    hpcd->OUT_ep[i].is_in = 0U;
 8001eee:	f803 2c23 	strb.w	r2, [r3, #-35]
    hpcd->OUT_ep[i].num = i;
 8001ef2:	f803 0c24 	strb.w	r0, [r3, #-36]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ef6:	f803 2c20 	strb.w	r2, [r3, #-32]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001efa:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001efe:	3101      	adds	r1, #1
 8001f00:	e7cd      	b.n	8001e9e <HAL_PCD_Init+0x7a>

08001f02 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001f02:	b510      	push	{r4, lr}
 8001f04:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f06:	6800      	ldr	r0, [r0, #0]

  __HAL_LOCK(hpcd);
 8001f08:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d015      	beq.n	8001f3c <HAL_PCD_Start+0x3a>
 8001f10:	2301      	movs	r3, #1
 8001f12:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001f16:	68c3      	ldr	r3, [r0, #12]
 8001f18:	065b      	lsls	r3, r3, #25
 8001f1a:	d506      	bpl.n	8001f2a <HAL_PCD_Start+0x28>
 8001f1c:	7b63      	ldrb	r3, [r4, #13]
 8001f1e:	2b01      	cmp	r3, #1
      (hpcd->Init.battery_charging_enable == 1U))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001f20:	bf02      	ittt	eq
 8001f22:	6b83      	ldreq	r3, [r0, #56]	@ 0x38
 8001f24:	f443 3380 	orreq.w	r3, r3, #65536	@ 0x10000
 8001f28:	6383      	streq	r3, [r0, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001f2a:	f001 fab7 	bl	800349c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001f2e:	6820      	ldr	r0, [r4, #0]
 8001f30:	f001 fe72 	bl	8003c18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8001f3a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001f3c:	2002      	movs	r0, #2
 8001f3e:	e7fc      	b.n	8001f3a <HAL_PCD_Start+0x38>

08001f40 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f40:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8001f42:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001f46:	2a01      	cmp	r2, #1
{
 8001f48:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001f4a:	d00a      	beq.n	8001f62 <HAL_PCD_SetAddress+0x22>
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001f52:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f54:	6800      	ldr	r0, [r0, #0]
 8001f56:	f001 fe4f 	bl	8003bf8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8001f60:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001f62:	2002      	movs	r0, #2
 8001f64:	e7fc      	b.n	8001f60 <HAL_PCD_SetAddress+0x20>

08001f66 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001f66:	b570      	push	{r4, r5, r6, lr}
 8001f68:	f001 060f 	and.w	r6, r1, #15
 8001f6c:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
  HAL_StatusTypeDef ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f70:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
 8001f74:	4605      	mov	r5, r0
 8001f76:	ea4f 0484 	mov.w	r4, r4, lsl #2
 8001f7a:	f04f 0024 	mov.w	r0, #36	@ 0x24
  if ((ep_addr & 0x80U) == 0x80U)
 8001f7e:	d020      	beq.n	8001fc2 <HAL_PCD_EP_Open+0x5c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001f80:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f84:	f104 0114 	add.w	r1, r4, #20
    ep->is_in = 1U;
 8001f88:	2401      	movs	r4, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f8a:	4429      	add	r1, r5
    ep->is_in = 1U;
 8001f8c:	7544      	strb	r4, [r0, #21]
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f8e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001f92:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 8001f94:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f96:	700e      	strb	r6, [r1, #0]
  ep->type = ep_type;
 8001f98:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001f9a:	b102      	cbz	r2, 8001f9e <HAL_PCD_EP_Open+0x38>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f9c:	834e      	strh	r6, [r1, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f9e:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 8001fa0:	bf04      	itt	eq
 8001fa2:	2300      	moveq	r3, #0
 8001fa4:	714b      	strbeq	r3, [r1, #5]
  }

  __HAL_LOCK(hpcd);
 8001fa6:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d012      	beq.n	8001fd4 <HAL_PCD_EP_Open+0x6e>
 8001fae:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001fb0:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
 8001fb2:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001fb6:	f001 fbbe 	bl	8003736 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494

  return ret;
}
 8001fc0:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8001fc2:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fc6:	f504 7115 	add.w	r1, r4, #596	@ 0x254
    ep->is_in = 0U;
 8001fca:	2400      	movs	r4, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fcc:	4429      	add	r1, r5
    ep->is_in = 0U;
 8001fce:	f880 4255 	strb.w	r4, [r0, #597]	@ 0x255
 8001fd2:	e7dc      	b.n	8001f8e <HAL_PCD_EP_Open+0x28>
  __HAL_LOCK(hpcd);
 8001fd4:	2002      	movs	r0, #2
 8001fd6:	e7f3      	b.n	8001fc0 <HAL_PCD_EP_Open+0x5a>

08001fd8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fd8:	b510      	push	{r4, lr}
 8001fda:	4604      	mov	r4, r0
 8001fdc:	f001 000f 	and.w	r0, r1, #15
 8001fe0:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fe4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001fe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fec:	f04f 0224 	mov.w	r2, #36	@ 0x24
 8001ff0:	d015      	beq.n	800201e <HAL_PCD_EP_Close+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001ff2:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ff6:	f103 0114 	add.w	r1, r3, #20
    ep->is_in = 1U;
 8001ffa:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ffc:	4421      	add	r1, r4
    ep->is_in = 1U;
 8001ffe:	7553      	strb	r3, [r2, #21]
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002000:	7008      	strb	r0, [r1, #0]

  __HAL_LOCK(hpcd);
 8002002:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002006:	2b01      	cmp	r3, #1
 8002008:	d012      	beq.n	8002030 <HAL_PCD_EP_Close+0x58>
 800200a:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800200c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800200e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002012:	f001 fbcf 	bl	80037b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002016:	2000      	movs	r0, #0
 8002018:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
  return HAL_OK;
}
 800201c:	bd10      	pop	{r4, pc}
    ep->is_in = 0U;
 800201e:	fb02 4200 	mla	r2, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002022:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 8002026:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002028:	4421      	add	r1, r4
    ep->is_in = 0U;
 800202a:	f882 3255 	strb.w	r3, [r2, #597]	@ 0x255
 800202e:	e7e7      	b.n	8002000 <HAL_PCD_EP_Close+0x28>
  __HAL_LOCK(hpcd);
 8002030:	2002      	movs	r0, #2
 8002032:	e7f3      	b.n	800201c <HAL_PCD_EP_Close+0x44>

08002034 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002034:	b570      	push	{r4, r5, r6, lr}
 8002036:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800203a:	2424      	movs	r4, #36	@ 0x24
 800203c:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002040:	fb04 0405 	mla	r4, r4, r5, r0
  ep->xfer_len = len;
 8002044:	e9c4 2398 	strd	r2, r3, [r4, #608]	@ 0x260
  ep->xfer_count = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	f8c4 3268 	str.w	r3, [r4, #616]	@ 0x268
  ep->is_in = 0U;
 800204e:	f884 3255 	strb.w	r3, [r4, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8002052:	f884 5254 	strb.w	r5, [r4, #596]	@ 0x254
{
 8002056:	4616      	mov	r6, r2

  if (hpcd->Init.dma_enable == 1U)
 8002058:	7982      	ldrb	r2, [r0, #6]
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800205a:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800205c:	2a01      	cmp	r2, #1
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800205e:	f501 7115 	add.w	r1, r1, #596	@ 0x254
    ep->dma_addr = (uint32_t)pBuf;
 8002062:	bf08      	it	eq
 8002064:	f8c4 6270 	streq.w	r6, [r4, #624]	@ 0x270
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002068:	f001 fc50 	bl	800390c <USB_EPStartXfer>

  return HAL_OK;
}
 800206c:	2000      	movs	r0, #0
 800206e:	bd70      	pop	{r4, r5, r6, pc}

08002070 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002070:	f001 010f 	and.w	r1, r1, #15
 8002074:	2324      	movs	r3, #36	@ 0x24
 8002076:	fb03 0001 	mla	r0, r3, r1, r0
}
 800207a:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 800207e:	4770      	bx	lr

08002080 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002080:	b570      	push	{r4, r5, r6, lr}
 8002082:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002086:	2424      	movs	r4, #36	@ 0x24
 8002088:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800208c:	fb04 0405 	mla	r4, r4, r5, r0
  ep->xfer_len = len;
 8002090:	e9c4 2308 	strd	r2, r3, [r4, #32]
  ep->xfer_count = 0U;
 8002094:	2300      	movs	r3, #0
 8002096:	62a3      	str	r3, [r4, #40]	@ 0x28
  ep->is_in = 1U;
 8002098:	2301      	movs	r3, #1
 800209a:	7563      	strb	r3, [r4, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 800209c:	7525      	strb	r5, [r4, #20]
{
 800209e:	4616      	mov	r6, r2

  if (hpcd->Init.dma_enable == 1U)
 80020a0:	7982      	ldrb	r2, [r0, #6]
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020a2:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80020a4:	429a      	cmp	r2, r3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020a6:	f101 0114 	add.w	r1, r1, #20
    ep->dma_addr = (uint32_t)pBuf;
 80020aa:	bf08      	it	eq
 80020ac:	6326      	streq	r6, [r4, #48]	@ 0x30
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020ae:	f001 fc2d 	bl	800390c <USB_EPStartXfer>

  return HAL_OK;
}
 80020b2:	2000      	movs	r0, #0
 80020b4:	bd70      	pop	{r4, r5, r6, pc}

080020b6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020b6:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020b8:	7903      	ldrb	r3, [r0, #4]
 80020ba:	f001 050f 	and.w	r5, r1, #15
 80020be:	42ab      	cmp	r3, r5
{
 80020c0:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020c2:	d32b      	bcc.n	800211c <HAL_PCD_EP_SetStall+0x66>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 80020c4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80020c8:	f04f 0024 	mov.w	r0, #36	@ 0x24
 80020cc:	d01d      	beq.n	800210a <HAL_PCD_EP_SetStall+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ce:	fb00 4105 	mla	r1, r0, r5, r4
    ep->is_in = 1U;
 80020d2:	fb00 4005 	mla	r0, r0, r5, r4
 80020d6:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020d8:	3114      	adds	r1, #20
    ep->is_in = 1U;
 80020da:	7543      	strb	r3, [r0, #21]
  {
    ep = &hpcd->OUT_ep[ep_addr];
    ep->is_in = 0U;
  }

  ep->is_stall = 1U;
 80020dc:	2301      	movs	r3, #1
 80020de:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020e0:	700d      	strb	r5, [r1, #0]

  __HAL_LOCK(hpcd);
 80020e2:	f894 2494 	ldrb.w	r2, [r4, #1172]	@ 0x494
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d01a      	beq.n	8002120 <HAL_PCD_EP_SetStall+0x6a>

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020ea:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80020ec:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020f0:	f001 fd2e 	bl	8003b50 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020f4:	b92d      	cbnz	r5, 8002102 <HAL_PCD_EP_SetStall+0x4c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80020f6:	79a1      	ldrb	r1, [r4, #6]
 80020f8:	6820      	ldr	r0, [r4, #0]
 80020fa:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80020fe:	f001 fde7 	bl	8003cd0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002102:	2000      	movs	r0, #0
 8002104:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
 8002108:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 800210a:	fb00 4301 	mla	r3, r0, r1, r4
    ep->is_in = 0U;
 800210e:	461a      	mov	r2, r3
    ep = &hpcd->OUT_ep[ep_addr];
 8002110:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	f882 3255 	strb.w	r3, [r2, #597]	@ 0x255
 800211a:	e7df      	b.n	80020dc <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
 800211c:	2001      	movs	r0, #1
 800211e:	e7f3      	b.n	8002108 <HAL_PCD_EP_SetStall+0x52>
  __HAL_LOCK(hpcd);
 8002120:	2002      	movs	r0, #2
 8002122:	e7f1      	b.n	8002108 <HAL_PCD_EP_SetStall+0x52>

08002124 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002124:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002126:	7903      	ldrb	r3, [r0, #4]
 8002128:	f001 020f 	and.w	r2, r1, #15
 800212c:	4293      	cmp	r3, r2
{
 800212e:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002130:	d329      	bcc.n	8002186 <HAL_PCD_EP_ClrStall+0x62>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002132:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8002136:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800213a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800213e:	f04f 0024 	mov.w	r0, #36	@ 0x24
 8002142:	d017      	beq.n	8002174 <HAL_PCD_EP_ClrStall+0x50>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8002144:	fb00 4002 	mla	r0, r0, r2, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002148:	f103 0114 	add.w	r1, r3, #20
    ep->is_in = 1U;
 800214c:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800214e:	4421      	add	r1, r4
    ep->is_in = 1U;
 8002150:	7543      	strb	r3, [r0, #21]
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->is_stall = 0U;
 8002152:	2500      	movs	r5, #0
 8002154:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002156:	700a      	strb	r2, [r1, #0]

  __HAL_LOCK(hpcd);
 8002158:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 800215c:	2b01      	cmp	r3, #1
 800215e:	d014      	beq.n	800218a <HAL_PCD_EP_ClrStall+0x66>
 8002160:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002162:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8002164:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002168:	f001 fd1d 	bl	8003ba6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800216c:	f884 5494 	strb.w	r5, [r4, #1172]	@ 0x494

  return HAL_OK;
 8002170:	4628      	mov	r0, r5
}
 8002172:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 8002174:	fb00 4002 	mla	r0, r0, r2, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002178:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
 800217c:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800217e:	4421      	add	r1, r4
    ep->is_in = 0U;
 8002180:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
 8002184:	e7e5      	b.n	8002152 <HAL_PCD_EP_ClrStall+0x2e>
    return HAL_ERROR;
 8002186:	2001      	movs	r0, #1
 8002188:	e7f3      	b.n	8002172 <HAL_PCD_EP_ClrStall+0x4e>
  __HAL_LOCK(hpcd);
 800218a:	2002      	movs	r0, #2
 800218c:	e7f1      	b.n	8002172 <HAL_PCD_EP_ClrStall+0x4e>

0800218e <HAL_PCD_EP_Abort>:
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800218e:	f001 030f 	and.w	r3, r1, #15
 8002192:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002196:	060a      	lsls	r2, r1, #24
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002198:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800219c:	bf4c      	ite	mi
 800219e:	f103 0114 	addmi.w	r1, r3, #20
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021a2:	f503 7115 	addpl.w	r1, r3, #596	@ 0x254
 80021a6:	4401      	add	r1, r0
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80021a8:	6800      	ldr	r0, [r0, #0]
 80021aa:	f001 bb59 	b.w	8003860 <USB_EPStopXfer>
	...

080021b0 <HAL_PCD_IRQHandler>:
{
 80021b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021b4:	6806      	ldr	r6, [r0, #0]
{
 80021b6:	b089      	sub	sp, #36	@ 0x24
 80021b8:	4604      	mov	r4, r0
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80021ba:	4630      	mov	r0, r6
 80021bc:	f001 fd76 	bl	8003cac <USB_GetMode>
 80021c0:	9003      	str	r0, [sp, #12]
 80021c2:	2800      	cmp	r0, #0
 80021c4:	f040 8156 	bne.w	8002474 <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	f001 fd41 	bl	8003c50 <USB_ReadInterrupts>
 80021ce:	2800      	cmp	r0, #0
 80021d0:	f000 8150 	beq.w	8002474 <HAL_PCD_IRQHandler+0x2c4>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80021d4:	f8d6 3808 	ldr.w	r3, [r6, #2056]	@ 0x808
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80021d8:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80021da:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80021de:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80021e2:	f001 fd35 	bl	8003c50 <USB_ReadInterrupts>
 80021e6:	0787      	lsls	r7, r0, #30
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80021e8:	bf48      	it	mi
 80021ea:	6822      	ldrmi	r2, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80021ec:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80021ee:	bf42      	ittt	mi
 80021f0:	6953      	ldrmi	r3, [r2, #20]
 80021f2:	f003 0302 	andmi.w	r3, r3, #2
 80021f6:	6153      	strmi	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80021f8:	f001 fd2a 	bl	8003c50 <USB_ReadInterrupts>
 80021fc:	06c0      	lsls	r0, r0, #27
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80021fe:	f506 6500 	add.w	r5, r6, #2048	@ 0x800
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002202:	d52d      	bpl.n	8002260 <HAL_PCD_IRQHandler+0xb0>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002204:	6822      	ldr	r2, [r4, #0]
 8002206:	6993      	ldr	r3, [r2, #24]
 8002208:	f023 0310 	bic.w	r3, r3, #16
 800220c:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 800220e:	f8d6 8020 	ldr.w	r8, [r6, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002212:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8002216:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800221a:	f008 070f 	and.w	r7, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800221e:	f040 812c 	bne.w	800247a <HAL_PCD_IRQHandler+0x2ca>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002222:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002226:	ea18 0f03 	tst.w	r8, r3
 800222a:	d014      	beq.n	8002256 <HAL_PCD_IRQHandler+0xa6>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800222c:	2324      	movs	r3, #36	@ 0x24
 800222e:	fb03 4707 	mla	r7, r3, r7, r4
 8002232:	f3c8 190a 	ubfx	r9, r8, #4, #11
 8002236:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800223a:	464a      	mov	r2, r9
 800223c:	4630      	mov	r0, r6
 800223e:	f001 fc67 	bl	8003b10 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002242:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8002246:	444b      	add	r3, r9
 8002248:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800224c:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8002250:	444b      	add	r3, r9
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002252:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002256:	6822      	ldr	r2, [r4, #0]
 8002258:	6993      	ldr	r3, [r2, #24]
 800225a:	f043 0310 	orr.w	r3, r3, #16
 800225e:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002260:	6820      	ldr	r0, [r4, #0]
 8002262:	f001 fcf5 	bl	8003c50 <USB_ReadInterrupts>
 8002266:	0301      	lsls	r1, r0, #12
 8002268:	f100 811a 	bmi.w	80024a0 <HAL_PCD_IRQHandler+0x2f0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800226c:	6820      	ldr	r0, [r4, #0]
 800226e:	f001 fcef 	bl	8003c50 <USB_ReadInterrupts>
 8002272:	0342      	lsls	r2, r0, #13
 8002274:	d50d      	bpl.n	8002292 <HAL_PCD_IRQHandler+0xe2>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002276:	6820      	ldr	r0, [r4, #0]
 8002278:	f001 fcf6 	bl	8003c68 <USB_ReadDevAllInEpInterrupt>
 800227c:	4627      	mov	r7, r4
 800227e:	9004      	str	r0, [sp, #16]
      while (ep_intr != 0U)
 8002280:	f506 6b10 	add.w	fp, r6, #2304	@ 0x900
      epnum = 0U;
 8002284:	f04f 0a00 	mov.w	sl, #0
      while (ep_intr != 0U)
 8002288:	9b04      	ldr	r3, [sp, #16]
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800228a:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 81d1 	bne.w	8002634 <HAL_PCD_IRQHandler+0x484>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002292:	6820      	ldr	r0, [r4, #0]
 8002294:	f001 fcdc 	bl	8003c50 <USB_ReadInterrupts>
 8002298:	2800      	cmp	r0, #0
 800229a:	da13      	bge.n	80022c4 <HAL_PCD_IRQHandler+0x114>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800229c:	686b      	ldr	r3, [r5, #4]
 800229e:	f023 0301 	bic.w	r3, r3, #1
 80022a2:	606b      	str	r3, [r5, #4]
      if (hpcd->LPM_State == LPM_L1)
 80022a4:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	f040 8269 	bne.w	8002780 <HAL_PCD_IRQHandler+0x5d0>
        hpcd->LPM_State = LPM_L0;
 80022ae:	2100      	movs	r1, #0
 80022b0:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80022b4:	4620      	mov	r0, r4
 80022b6:	f000 fae6 	bl	8002886 <HAL_PCDEx_LPM_Callback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80022ba:	6822      	ldr	r2, [r4, #0]
 80022bc:	6953      	ldr	r3, [r2, #20]
 80022be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80022c2:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80022c4:	6820      	ldr	r0, [r4, #0]
 80022c6:	f001 fcc3 	bl	8003c50 <USB_ReadInterrupts>
 80022ca:	0507      	lsls	r7, r0, #20
 80022cc:	d50a      	bpl.n	80022e4 <HAL_PCD_IRQHandler+0x134>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80022ce:	68ab      	ldr	r3, [r5, #8]
 80022d0:	07d8      	lsls	r0, r3, #31
 80022d2:	d502      	bpl.n	80022da <HAL_PCD_IRQHandler+0x12a>
        HAL_PCD_SuspendCallback(hpcd);
 80022d4:	4620      	mov	r0, r4
 80022d6:	f002 fcbf 	bl	8004c58 <HAL_PCD_SuspendCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80022da:	6822      	ldr	r2, [r4, #0]
 80022dc:	6953      	ldr	r3, [r2, #20]
 80022de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022e2:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80022e4:	6820      	ldr	r0, [r4, #0]
 80022e6:	f001 fcb3 	bl	8003c50 <USB_ReadInterrupts>
 80022ea:	04c1      	lsls	r1, r0, #19
 80022ec:	d533      	bpl.n	8002356 <HAL_PCD_IRQHandler+0x1a6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022ee:	686b      	ldr	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80022f0:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80022f2:	f023 0301 	bic.w	r3, r3, #1
 80022f6:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80022f8:	2110      	movs	r1, #16
 80022fa:	f001 f90b 	bl	8003514 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022fe:	7920      	ldrb	r0, [r4, #4]
 8002300:	f506 6310 	add.w	r3, r6, #2304	@ 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002304:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002308:	9a03      	ldr	r2, [sp, #12]
 800230a:	4290      	cmp	r0, r2
 800230c:	f200 823c 	bhi.w	8002788 <HAL_PCD_IRQHandler+0x5d8>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002310:	69eb      	ldr	r3, [r5, #28]
 8002312:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002316:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002318:	7be3      	ldrb	r3, [r4, #15]
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 8250 	beq.w	80027c0 <HAL_PCD_IRQHandler+0x610>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002320:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8002324:	f043 030b 	orr.w	r3, r3, #11
 8002328:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800232c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800232e:	f043 030b 	orr.w	r3, r3, #11
 8002332:	646b      	str	r3, [r5, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002334:	f8d6 3800 	ldr.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002338:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800233a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800233e:	f8c6 3800 	str.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002342:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002346:	79a1      	ldrb	r1, [r4, #6]
 8002348:	f001 fcc2 	bl	8003cd0 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800234c:	6822      	ldr	r2, [r4, #0]
 800234e:	6953      	ldr	r3, [r2, #20]
 8002350:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002354:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002356:	6820      	ldr	r0, [r4, #0]
 8002358:	f001 fc7a 	bl	8003c50 <USB_ReadInterrupts>
 800235c:	0482      	lsls	r2, r0, #18
 800235e:	d516      	bpl.n	800238e <HAL_PCD_IRQHandler+0x1de>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002360:	6820      	ldr	r0, [r4, #0]
 8002362:	f001 fca7 	bl	8003cb4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002366:	6820      	ldr	r0, [r4, #0]
 8002368:	f001 f9da 	bl	8003720 <USB_GetDevSpeed>
 800236c:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800236e:	6827      	ldr	r7, [r4, #0]
 8002370:	f000 fd00 	bl	8002d74 <HAL_RCC_GetHCLKFreq>
 8002374:	79e2      	ldrb	r2, [r4, #7]
 8002376:	4601      	mov	r1, r0
 8002378:	4638      	mov	r0, r7
 800237a:	f001 f81f 	bl	80033bc <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800237e:	4620      	mov	r0, r4
 8002380:	f002 fc57 	bl	8004c32 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002384:	6822      	ldr	r2, [r4, #0]
 8002386:	6953      	ldr	r3, [r2, #20]
 8002388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800238c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800238e:	6820      	ldr	r0, [r4, #0]
 8002390:	f001 fc5e 	bl	8003c50 <USB_ReadInterrupts>
 8002394:	0703      	lsls	r3, r0, #28
 8002396:	d507      	bpl.n	80023a8 <HAL_PCD_IRQHandler+0x1f8>
      HAL_PCD_SOFCallback(hpcd);
 8002398:	4620      	mov	r0, r4
 800239a:	f002 fc46 	bl	8004c2a <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800239e:	6822      	ldr	r2, [r4, #0]
 80023a0:	6953      	ldr	r3, [r2, #20]
 80023a2:	f003 0308 	and.w	r3, r3, #8
 80023a6:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80023a8:	6820      	ldr	r0, [r4, #0]
 80023aa:	f001 fc51 	bl	8003c50 <USB_ReadInterrupts>
 80023ae:	0607      	lsls	r7, r0, #24
 80023b0:	f100 8211 	bmi.w	80027d6 <HAL_PCD_IRQHandler+0x626>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80023b4:	6820      	ldr	r0, [r4, #0]
 80023b6:	f001 fc4b 	bl	8003c50 <USB_ReadInterrupts>
 80023ba:	02c0      	lsls	r0, r0, #11
 80023bc:	d50c      	bpl.n	80023d8 <HAL_PCD_IRQHandler+0x228>
 80023be:	46a0      	mov	r8, r4
 80023c0:	f506 6912 	add.w	r9, r6, #2336	@ 0x920
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023c4:	2701      	movs	r7, #1
 80023c6:	7923      	ldrb	r3, [r4, #4]
 80023c8:	42bb      	cmp	r3, r7
 80023ca:	f200 821d 	bhi.w	8002808 <HAL_PCD_IRQHandler+0x658>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80023ce:	6822      	ldr	r2, [r4, #0]
 80023d0:	6953      	ldr	r3, [r2, #20]
 80023d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d6:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80023d8:	6820      	ldr	r0, [r4, #0]
 80023da:	f001 fc39 	bl	8003c50 <USB_ReadInterrupts>
 80023de:	0281      	lsls	r1, r0, #10
 80023e0:	d52b      	bpl.n	800243a <HAL_PCD_IRQHandler+0x28a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023e2:	f894 e004 	ldrb.w	lr, [r4, #4]
 80023e6:	4623      	mov	r3, r4
 80023e8:	f506 6132 	add.w	r1, r6, #2848	@ 0xb20
 80023ec:	f04f 0c01 	mov.w	ip, #1
 80023f0:	45e6      	cmp	lr, ip
 80023f2:	d91d      	bls.n	8002430 <HAL_PCD_IRQHandler+0x280>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80023f4:	f893 727c 	ldrb.w	r7, [r3, #636]	@ 0x27c
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80023f8:	6808      	ldr	r0, [r1, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80023fa:	2f01      	cmp	r7, #1
 80023fc:	f040 821a 	bne.w	8002834 <HAL_PCD_IRQHandler+0x684>
 8002400:	2800      	cmp	r0, #0
 8002402:	f280 8217 	bge.w	8002834 <HAL_PCD_IRQHandler+0x684>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002406:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 800240a:	ea82 4010 	eor.w	r0, r2, r0, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800240e:	07c2      	lsls	r2, r0, #31
 8002410:	f100 8210 	bmi.w	8002834 <HAL_PCD_IRQHandler+0x684>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002414:	f883 727b 	strb.w	r7, [r3, #635]	@ 0x27b
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002418:	69b0      	ldr	r0, [r6, #24]
 800241a:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 800241e:	61b0      	str	r0, [r6, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002420:	6970      	ldr	r0, [r6, #20]
 8002422:	0600      	lsls	r0, r0, #24
 8002424:	f100 8206 	bmi.w	8002834 <HAL_PCD_IRQHandler+0x684>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002428:	686b      	ldr	r3, [r5, #4]
 800242a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242e:	606b      	str	r3, [r5, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002430:	6822      	ldr	r2, [r4, #0]
 8002432:	6953      	ldr	r3, [r2, #20]
 8002434:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002438:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800243a:	6820      	ldr	r0, [r4, #0]
 800243c:	f001 fc08 	bl	8003c50 <USB_ReadInterrupts>
 8002440:	0041      	lsls	r1, r0, #1
 8002442:	d507      	bpl.n	8002454 <HAL_PCD_IRQHandler+0x2a4>
      HAL_PCD_ConnectCallback(hpcd);
 8002444:	4620      	mov	r0, r4
 8002446:	f002 fc2b 	bl	8004ca0 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800244a:	6822      	ldr	r2, [r4, #0]
 800244c:	6953      	ldr	r3, [r2, #20]
 800244e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002452:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002454:	6820      	ldr	r0, [r4, #0]
 8002456:	f001 fbfb 	bl	8003c50 <USB_ReadInterrupts>
 800245a:	0742      	lsls	r2, r0, #29
 800245c:	d50a      	bpl.n	8002474 <HAL_PCD_IRQHandler+0x2c4>
      RegVal = hpcd->Instance->GOTGINT;
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002462:	076b      	lsls	r3, r5, #29
 8002464:	d502      	bpl.n	800246c <HAL_PCD_IRQHandler+0x2bc>
        HAL_PCD_DisconnectCallback(hpcd);
 8002466:	4620      	mov	r0, r4
 8002468:	f002 fc1e 	bl	8004ca8 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 800246c:	6822      	ldr	r2, [r4, #0]
 800246e:	6853      	ldr	r3, [r2, #4]
 8002470:	432b      	orrs	r3, r5
 8002472:	6053      	str	r3, [r2, #4]
}
 8002474:	b009      	add	sp, #36	@ 0x24
 8002476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800247a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800247e:	f47f aeea 	bne.w	8002256 <HAL_PCD_IRQHandler+0xa6>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002482:	2208      	movs	r2, #8
 8002484:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8002488:	4630      	mov	r0, r6
 800248a:	f001 fb41 	bl	8003b10 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800248e:	2324      	movs	r3, #36	@ 0x24
 8002490:	fb03 4707 	mla	r7, r3, r7, r4
 8002494:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8002498:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800249c:	4443      	add	r3, r8
 800249e:	e6d8      	b.n	8002252 <HAL_PCD_IRQHandler+0xa2>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80024a0:	6820      	ldr	r0, [r4, #0]
 80024a2:	f001 fbd9 	bl	8003c58 <USB_ReadDevAllOutEpInterrupt>
 80024a6:	f506 6830 	add.w	r8, r6, #2816	@ 0xb00
 80024aa:	9004      	str	r0, [sp, #16]
      while (ep_intr != 0U)
 80024ac:	46a2      	mov	sl, r4
      epnum = 0U;
 80024ae:	2700      	movs	r7, #0
      while (ep_intr != 0U)
 80024b0:	9b04      	ldr	r3, [sp, #16]
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024b2:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f43f aed9 	beq.w	800226c <HAL_PCD_IRQHandler+0xbc>
        if ((ep_intr & 0x1U) != 0U)
 80024ba:	9b04      	ldr	r3, [sp, #16]
 80024bc:	07db      	lsls	r3, r3, #31
 80024be:	d578      	bpl.n	80025b2 <HAL_PCD_IRQHandler+0x402>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024c0:	fa5f fb87 	uxtb.w	fp, r7
 80024c4:	4659      	mov	r1, fp
 80024c6:	f001 fbd7 	bl	8003c78 <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024ca:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024ce:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024d0:	d01f      	beq.n	8002512 <HAL_PCD_IRQHandler+0x362>
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024d2:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024d4:	2301      	movs	r3, #1
 80024d6:	f8c8 3008 	str.w	r3, [r8, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 80024da:	f894 c006 	ldrb.w	ip, [r4, #6]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80024de:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80024e0:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
 80024e4:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 80024e8:	f1bc 0f01 	cmp.w	ip, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80024ec:	689a      	ldr	r2, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80024ee:	f040 808b 	bne.w	8002608 <HAL_PCD_IRQHandler+0x458>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80024f2:	f012 0f08 	tst.w	r2, #8
 80024f6:	d007      	beq.n	8002508 <HAL_PCD_IRQHandler+0x358>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024f8:	48af      	ldr	r0, [pc, #700]	@ (80027b8 <HAL_PCD_IRQHandler+0x608>)
 80024fa:	4281      	cmp	r1, r0
 80024fc:	d909      	bls.n	8002512 <HAL_PCD_IRQHandler+0x362>
 80024fe:	0412      	lsls	r2, r2, #16
 8002500:	d507      	bpl.n	8002512 <HAL_PCD_IRQHandler+0x362>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002502:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002506:	e003      	b.n	8002510 <HAL_PCD_IRQHandler+0x360>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002508:	f012 0f20 	tst.w	r2, #32
 800250c:	d05a      	beq.n	80025c4 <HAL_PCD_IRQHandler+0x414>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800250e:	2220      	movs	r2, #32
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002510:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002512:	f019 0f08 	tst.w	r9, #8
 8002516:	d021      	beq.n	800255c <HAL_PCD_IRQHandler+0x3ac>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002518:	2308      	movs	r3, #8
 800251a:	f8c8 3008 	str.w	r3, [r8, #8]
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800251e:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002520:	49a5      	ldr	r1, [pc, #660]	@ (80027b8 <HAL_PCD_IRQHandler+0x608>)
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002522:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002528:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800252c:	428a      	cmp	r2, r1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800252e:	6898      	ldr	r0, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002530:	d904      	bls.n	800253c <HAL_PCD_IRQHandler+0x38c>
 8002532:	0401      	lsls	r1, r0, #16
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002534:	bf44      	itt	mi
 8002536:	f44f 4000 	movmi.w	r0, #32768	@ 0x8000
 800253a:	6098      	strmi	r0, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800253c:	4620      	mov	r0, r4
 800253e:	9205      	str	r2, [sp, #20]
 8002540:	f002 fb5c 	bl	8004bfc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002544:	9a05      	ldr	r2, [sp, #20]
 8002546:	499c      	ldr	r1, [pc, #624]	@ (80027b8 <HAL_PCD_IRQHandler+0x608>)
 8002548:	428a      	cmp	r2, r1
 800254a:	d907      	bls.n	800255c <HAL_PCD_IRQHandler+0x3ac>
 800254c:	79a1      	ldrb	r1, [r4, #6]
 800254e:	2901      	cmp	r1, #1
 8002550:	d104      	bne.n	800255c <HAL_PCD_IRQHandler+0x3ac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002552:	6820      	ldr	r0, [r4, #0]
 8002554:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002558:	f001 fbba 	bl	8003cd0 <USB_EP0_OutStart>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800255c:	f019 0f10 	tst.w	r9, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002560:	bf1c      	itt	ne
 8002562:	2310      	movne	r3, #16
 8002564:	f8c8 3008 	strne.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002568:	f019 0f02 	tst.w	r9, #2
 800256c:	d014      	beq.n	8002598 <HAL_PCD_IRQHandler+0x3e8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800256e:	6973      	ldr	r3, [r6, #20]
 8002570:	061a      	lsls	r2, r3, #24
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002572:	bf42      	ittt	mi
 8002574:	686b      	ldrmi	r3, [r5, #4]
 8002576:	f443 6380 	orrmi.w	r3, r3, #1024	@ 0x400
 800257a:	606b      	strmi	r3, [r5, #4]
            if (ep->is_iso_incomplete == 1U)
 800257c:	f89a 3257 	ldrb.w	r3, [sl, #599]	@ 0x257
 8002580:	2b01      	cmp	r3, #1
 8002582:	d106      	bne.n	8002592 <HAL_PCD_IRQHandler+0x3e2>
              ep->is_iso_incomplete = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	f88a 3257 	strb.w	r3, [sl, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800258a:	4659      	mov	r1, fp
 800258c:	4620      	mov	r0, r4
 800258e:	f002 fb7f 	bl	8004c90 <HAL_PCD_ISOOUTIncompleteCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002592:	2302      	movs	r3, #2
 8002594:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002598:	f019 0f20 	tst.w	r9, #32
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800259c:	bf1c      	itt	ne
 800259e:	2320      	movne	r3, #32
 80025a0:	f8c8 3008 	strne.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80025a4:	f419 5f00 	tst.w	r9, #8192	@ 0x2000
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80025a8:	bf1c      	itt	ne
 80025aa:	f44f 5300 	movne.w	r3, #8192	@ 0x2000
 80025ae:	f8c8 3008 	strne.w	r3, [r8, #8]
        ep_intr >>= 1U;
 80025b2:	9b04      	ldr	r3, [sp, #16]
 80025b4:	085b      	lsrs	r3, r3, #1
        epnum++;
 80025b6:	3701      	adds	r7, #1
        ep_intr >>= 1U;
 80025b8:	9304      	str	r3, [sp, #16]
 80025ba:	f108 0820 	add.w	r8, r8, #32
 80025be:	f10a 0a24 	add.w	sl, sl, #36	@ 0x24
 80025c2:	e775      	b.n	80024b0 <HAL_PCD_IRQHandler+0x300>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025c4:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 80027b8 <HAL_PCD_IRQHandler+0x608>
 80025c8:	4561      	cmp	r1, ip
 80025ca:	d901      	bls.n	80025d0 <HAL_PCD_IRQHandler+0x420>
 80025cc:	0412      	lsls	r2, r2, #16
 80025ce:	d498      	bmi.n	8002502 <HAL_PCD_IRQHandler+0x352>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80025d0:	691a      	ldr	r2, [r3, #16]
 80025d2:	f8da 3274 	ldr.w	r3, [sl, #628]	@ 0x274
 80025d6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80025da:	1a9b      	subs	r3, r3, r2
 80025dc:	f8ca 3268 	str.w	r3, [sl, #616]	@ 0x268
        if (epnum == 0U)
 80025e0:	b96f      	cbnz	r7, 80025fe <HAL_PCD_IRQHandler+0x44e>
          if (ep->xfer_len == 0U)
 80025e2:	f8d4 2264 	ldr.w	r2, [r4, #612]	@ 0x264
 80025e6:	b92a      	cbnz	r2, 80025f4 <HAL_PCD_IRQHandler+0x444>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80025e8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80025ec:	2101      	movs	r1, #1
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80025ee:	f001 fb6f 	bl	8003cd0 <USB_EP0_OutStart>
 80025f2:	e004      	b.n	80025fe <HAL_PCD_IRQHandler+0x44e>
            ep->xfer_buff += ep->xfer_count;
 80025f4:	f8d4 2260 	ldr.w	r2, [r4, #608]	@ 0x260
 80025f8:	441a      	add	r2, r3
 80025fa:	f8c4 2260 	str.w	r2, [r4, #608]	@ 0x260
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025fe:	4659      	mov	r1, fp
 8002600:	4620      	mov	r0, r4
 8002602:	f002 fb01 	bl	8004c08 <HAL_PCD_DataOutStageCallback>
 8002606:	e784      	b.n	8002512 <HAL_PCD_IRQHandler+0x362>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002608:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 80027bc <HAL_PCD_IRQHandler+0x60c>
 800260c:	4561      	cmp	r1, ip
 800260e:	d107      	bne.n	8002620 <HAL_PCD_IRQHandler+0x470>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002610:	0411      	lsls	r1, r2, #16
 8002612:	f53f af76 	bmi.w	8002502 <HAL_PCD_IRQHandler+0x352>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002616:	0690      	lsls	r0, r2, #26
 8002618:	d5f1      	bpl.n	80025fe <HAL_PCD_IRQHandler+0x44e>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800261a:	2220      	movs	r2, #32
 800261c:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800261e:	e7ee      	b.n	80025fe <HAL_PCD_IRQHandler+0x44e>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002620:	2f00      	cmp	r7, #0
 8002622:	d1ec      	bne.n	80025fe <HAL_PCD_IRQHandler+0x44e>
 8002624:	f8d4 3264 	ldr.w	r3, [r4, #612]	@ 0x264
 8002628:	2b00      	cmp	r3, #0
 800262a:	d1e8      	bne.n	80025fe <HAL_PCD_IRQHandler+0x44e>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800262c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002630:	4639      	mov	r1, r7
 8002632:	e7dc      	b.n	80025ee <HAL_PCD_IRQHandler+0x43e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002634:	9b04      	ldr	r3, [sp, #16]
 8002636:	07db      	lsls	r3, r3, #31
 8002638:	f140 8099 	bpl.w	800276e <HAL_PCD_IRQHandler+0x5be>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800263c:	fa5f f38a 	uxtb.w	r3, sl
 8002640:	4619      	mov	r1, r3
 8002642:	9305      	str	r3, [sp, #20]
 8002644:	f001 fb21 	bl	8003c8a <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002648:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800264c:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800264e:	d01f      	beq.n	8002690 <HAL_PCD_IRQHandler+0x4e0>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002650:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002652:	2101      	movs	r1, #1
 8002654:	f00a 020f 	and.w	r2, sl, #15
 8002658:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800265c:	ea23 0302 	bic.w	r3, r3, r2
 8002660:	636b      	str	r3, [r5, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002662:	f8cb 1008 	str.w	r1, [fp, #8]
            if (hpcd->Init.dma_enable == 1U)
 8002666:	79a1      	ldrb	r1, [r4, #6]
 8002668:	2901      	cmp	r1, #1
 800266a:	d10d      	bne.n	8002688 <HAL_PCD_IRQHandler+0x4d8>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800266c:	e9d7 2307 	ldrd	r2, r3, [r7, #28]
 8002670:	4413      	add	r3, r2
 8002672:	623b      	str	r3, [r7, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002674:	f1ba 0f00 	cmp.w	sl, #0
 8002678:	d106      	bne.n	8002688 <HAL_PCD_IRQHandler+0x4d8>
 800267a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800267c:	b923      	cbnz	r3, 8002688 <HAL_PCD_IRQHandler+0x4d8>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800267e:	6820      	ldr	r0, [r4, #0]
 8002680:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002684:	f001 fb24 	bl	8003cd0 <USB_EP0_OutStart>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002688:	9905      	ldr	r1, [sp, #20]
 800268a:	4620      	mov	r0, r4
 800268c:	f002 fac5 	bl	8004c1a <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002690:	f018 0f08 	tst.w	r8, #8
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002694:	bf1c      	itt	ne
 8002696:	2308      	movne	r3, #8
 8002698:	f8cb 3008 	strne.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800269c:	f018 0f10 	tst.w	r8, #16
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80026a0:	bf1c      	itt	ne
 80026a2:	2310      	movne	r3, #16
 80026a4:	f8cb 3008 	strne.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80026a8:	f018 0f40 	tst.w	r8, #64	@ 0x40
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80026ac:	bf1c      	itt	ne
 80026ae:	2340      	movne	r3, #64	@ 0x40
 80026b0:	f8cb 3008 	strne.w	r3, [fp, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80026b4:	f018 0f02 	tst.w	r8, #2
 80026b8:	d00f      	beq.n	80026da <HAL_PCD_IRQHandler+0x52a>
            (void)USB_FlushTxFifo(USBx, epnum);
 80026ba:	4651      	mov	r1, sl
 80026bc:	4630      	mov	r0, r6
 80026be:	f000 ff29 	bl	8003514 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 80026c2:	7dfb      	ldrb	r3, [r7, #23]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d105      	bne.n	80026d4 <HAL_PCD_IRQHandler+0x524>
              ep->is_iso_incomplete = 0U;
 80026c8:	2300      	movs	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80026ca:	9905      	ldr	r1, [sp, #20]
              ep->is_iso_incomplete = 0U;
 80026cc:	75fb      	strb	r3, [r7, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80026ce:	4620      	mov	r0, r4
 80026d0:	f002 fae2 	bl	8004c98 <HAL_PCD_ISOINIncompleteCallback>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80026d4:	2302      	movs	r3, #2
 80026d6:	f8cb 3008 	str.w	r3, [fp, #8]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	9306      	str	r3, [sp, #24]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80026de:	f018 0f80 	tst.w	r8, #128	@ 0x80
 80026e2:	d044      	beq.n	800276e <HAL_PCD_IRQHandler+0x5be>
  if (ep->xfer_count > ep->xfer_len)
 80026e4:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d840      	bhi.n	800276e <HAL_PCD_IRQHandler+0x5be>
  len = ep->xfer_len - ep->xfer_count;
 80026ec:	eba3 0802 	sub.w	r8, r3, r2
  if (len > ep->maxpacket)
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	4598      	cmp	r8, r3
 80026f4:	bf28      	it	cs
 80026f6:	4698      	movcs	r8, r3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80026f8:	9b06      	ldr	r3, [sp, #24]
 80026fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
  len32b = (len + 3U) / 4U;
 80026fe:	f108 0803 	add.w	r8, r8, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002702:	eb03 134a 	add.w	r3, r3, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8002706:	ea4f 0898 	mov.w	r8, r8, lsr #2
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800270a:	9307      	str	r3, [sp, #28]
 800270c:	9b07      	ldr	r3, [sp, #28]
 800270e:	6999      	ldr	r1, [r3, #24]
 8002710:	b289      	uxth	r1, r1
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002712:	4541      	cmp	r1, r8
 8002714:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
 8002718:	d327      	bcc.n	800276a <HAL_PCD_IRQHandler+0x5ba>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800271a:	4293      	cmp	r3, r2
 800271c:	d80b      	bhi.n	8002736 <HAL_PCD_IRQHandler+0x586>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800271e:	9b06      	ldr	r3, [sp, #24]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002720:	f00a 000f 	and.w	r0, sl, #15
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002724:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002728:	2101      	movs	r1, #1
 800272a:	4081      	lsls	r1, r0
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800272c:	ea22 0201 	bic.w	r2, r2, r1
 8002730:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
 8002734:	e01b      	b.n	800276e <HAL_PCD_IRQHandler+0x5be>
    len = ep->xfer_len - ep->xfer_count;
 8002736:	eba3 0902 	sub.w	r9, r3, r2
    if (len > ep->maxpacket)
 800273a:	69fb      	ldr	r3, [r7, #28]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800273c:	9a05      	ldr	r2, [sp, #20]
 800273e:	9806      	ldr	r0, [sp, #24]
    if (len > ep->maxpacket)
 8002740:	4599      	cmp	r9, r3
 8002742:	bf28      	it	cs
 8002744:	4699      	movcs	r9, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002746:	79a3      	ldrb	r3, [r4, #6]
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	6a39      	ldr	r1, [r7, #32]
 800274c:	fa1f f389 	uxth.w	r3, r9
 8002750:	f001 f8c8 	bl	80038e4 <USB_WritePacket>
    ep->xfer_buff  += len;
 8002754:	6a3b      	ldr	r3, [r7, #32]
 8002756:	444b      	add	r3, r9
 8002758:	623b      	str	r3, [r7, #32]
    ep->xfer_count += len;
 800275a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    len32b = (len + 3U) / 4U;
 800275c:	f109 0803 	add.w	r8, r9, #3
    ep->xfer_count += len;
 8002760:	444b      	add	r3, r9
    len32b = (len + 3U) / 4U;
 8002762:	ea4f 0898 	mov.w	r8, r8, lsr #2
    ep->xfer_count += len;
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002768:	e7d0      	b.n	800270c <HAL_PCD_IRQHandler+0x55c>
  if (ep->xfer_len <= ep->xfer_count)
 800276a:	4293      	cmp	r3, r2
 800276c:	d9d7      	bls.n	800271e <HAL_PCD_IRQHandler+0x56e>
        ep_intr >>= 1U;
 800276e:	9b04      	ldr	r3, [sp, #16]
 8002770:	085b      	lsrs	r3, r3, #1
        epnum++;
 8002772:	f10a 0a01 	add.w	sl, sl, #1
        ep_intr >>= 1U;
 8002776:	9304      	str	r3, [sp, #16]
 8002778:	3724      	adds	r7, #36	@ 0x24
 800277a:	f10b 0b20 	add.w	fp, fp, #32
 800277e:	e583      	b.n	8002288 <HAL_PCD_IRQHandler+0xd8>
        HAL_PCD_ResumeCallback(hpcd);
 8002780:	4620      	mov	r0, r4
 8002782:	f002 fa81 	bl	8004c88 <HAL_PCD_ResumeCallback>
 8002786:	e598      	b.n	80022ba <HAL_PCD_IRQHandler+0x10a>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002788:	6099      	str	r1, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002790:	601a      	str	r2, [r3, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002792:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002796:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800279a:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800279e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80027a2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80027a6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80027aa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ae:	9a03      	ldr	r2, [sp, #12]
 80027b0:	3201      	adds	r2, #1
 80027b2:	9203      	str	r2, [sp, #12]
 80027b4:	3320      	adds	r3, #32
 80027b6:	e5a7      	b.n	8002308 <HAL_PCD_IRQHandler+0x158>
 80027b8:	4f54300a 	.word	0x4f54300a
 80027bc:	4f54310a 	.word	0x4f54310a
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80027c0:	696b      	ldr	r3, [r5, #20]
 80027c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027c6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80027ca:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80027cc:	692b      	ldr	r3, [r5, #16]
 80027ce:	f043 030b 	orr.w	r3, r3, #11
 80027d2:	612b      	str	r3, [r5, #16]
 80027d4:	e5ae      	b.n	8002334 <HAL_PCD_IRQHandler+0x184>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80027d6:	69b3      	ldr	r3, [r6, #24]
 80027d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027dc:	61b3      	str	r3, [r6, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027de:	2701      	movs	r7, #1
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80027e0:	f204 2857 	addw	r8, r4, #599	@ 0x257
 80027e4:	f04f 0924 	mov.w	r9, #36	@ 0x24
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027e8:	7923      	ldrb	r3, [r4, #4]
 80027ea:	42bb      	cmp	r3, r7
 80027ec:	f67f ade2 	bls.w	80023b4 <HAL_PCD_IRQHandler+0x204>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80027f0:	fb09 f307 	mul.w	r3, r9, r7
 80027f4:	f818 3003 	ldrb.w	r3, [r8, r3]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d103      	bne.n	8002804 <HAL_PCD_IRQHandler+0x654>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80027fc:	b2f9      	uxtb	r1, r7
 80027fe:	4620      	mov	r0, r4
 8002800:	f7ff fcc5 	bl	800218e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002804:	3701      	adds	r7, #1
 8002806:	e7ef      	b.n	80027e8 <HAL_PCD_IRQHandler+0x638>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002808:	f898 303c 	ldrb.w	r3, [r8, #60]	@ 0x3c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800280c:	f8d9 2000 	ldr.w	r2, [r9]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002810:	2b01      	cmp	r3, #1
 8002812:	d109      	bne.n	8002828 <HAL_PCD_IRQHandler+0x678>
 8002814:	2a00      	cmp	r2, #0
 8002816:	da07      	bge.n	8002828 <HAL_PCD_IRQHandler+0x678>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002818:	f067 017f 	orn	r1, r7, #127	@ 0x7f
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800281c:	f888 303b 	strb.w	r3, [r8, #59]	@ 0x3b
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002820:	b2c9      	uxtb	r1, r1
 8002822:	4620      	mov	r0, r4
 8002824:	f7ff fcb3 	bl	800218e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002828:	3701      	adds	r7, #1
 800282a:	f108 0824 	add.w	r8, r8, #36	@ 0x24
 800282e:	f109 0920 	add.w	r9, r9, #32
 8002832:	e5c8      	b.n	80023c6 <HAL_PCD_IRQHandler+0x216>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002834:	f10c 0c01 	add.w	ip, ip, #1
 8002838:	3324      	adds	r3, #36	@ 0x24
 800283a:	3120      	adds	r1, #32
 800283c:	e5d8      	b.n	80023f0 <HAL_PCD_IRQHandler+0x240>
 800283e:	bf00      	nop

08002840 <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002840:	6800      	ldr	r0, [r0, #0]
{
 8002842:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002844:	6a43      	ldr	r3, [r0, #36]	@ 0x24

  if (fifo == 0U)
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002846:	0412      	lsls	r2, r2, #16
  if (fifo == 0U)
 8002848:	b919      	cbnz	r1, 8002852 <HAL_PCDEx_SetTxFiFo+0x12>
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800284a:	4313      	orrs	r3, r2
 800284c:	6283      	str	r3, [r0, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800284e:	2000      	movs	r0, #0
 8002850:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002852:	6a84      	ldr	r4, [r0, #40]	@ 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8002854:	1e4e      	subs	r6, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002856:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800285a:	2400      	movs	r4, #0
 800285c:	42b4      	cmp	r4, r6
 800285e:	d305      	bcc.n	800286c <HAL_PCDEx_SetTxFiFo+0x2c>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002860:	313f      	adds	r1, #63	@ 0x3f
 8002862:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8002866:	4313      	orrs	r3, r2
 8002868:	6043      	str	r3, [r0, #4]
 800286a:	e7f0      	b.n	800284e <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800286c:	f104 0540 	add.w	r5, r4, #64	@ 0x40
 8002870:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8002874:	3401      	adds	r4, #1
 8002876:	686d      	ldr	r5, [r5, #4]
 8002878:	eb03 4315 	add.w	r3, r3, r5, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800287c:	e7ee      	b.n	800285c <HAL_PCDEx_SetTxFiFo+0x1c>

0800287e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800287e:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8002880:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8002882:	6259      	str	r1, [r3, #36]	@ 0x24
}
 8002884:	4770      	bx	lr

08002886 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002886:	4770      	bx	lr

08002888 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002888:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800288c:	4604      	mov	r4, r0
 800288e:	b340      	cbz	r0, 80028e2 <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002890:	6803      	ldr	r3, [r0, #0]
 8002892:	07de      	lsls	r6, r3, #31
 8002894:	d410      	bmi.n	80028b8 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	079d      	lsls	r5, r3, #30
 800289a:	d45b      	bmi.n	8002954 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289c:	6823      	ldr	r3, [r4, #0]
 800289e:	0719      	lsls	r1, r3, #28
 80028a0:	f100 809d 	bmi.w	80029de <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028a4:	6823      	ldr	r3, [r4, #0]
 80028a6:	075a      	lsls	r2, r3, #29
 80028a8:	f100 80bd 	bmi.w	8002a26 <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028ac:	69a3      	ldr	r3, [r4, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f040 8124 	bne.w	8002afc <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80028b4:	2000      	movs	r0, #0
 80028b6:	e02c      	b.n	8002912 <HAL_RCC_OscConfig+0x8a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028b8:	4b8d      	ldr	r3, [pc, #564]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	f002 020c 	and.w	r2, r2, #12
 80028c0:	2a04      	cmp	r2, #4
 80028c2:	d007      	beq.n	80028d4 <HAL_RCC_OscConfig+0x4c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028ca:	2a08      	cmp	r2, #8
 80028cc:	d10b      	bne.n	80028e6 <HAL_RCC_OscConfig+0x5e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	0259      	lsls	r1, r3, #9
 80028d2:	d508      	bpl.n	80028e6 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d4:	4b86      	ldr	r3, [pc, #536]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	039a      	lsls	r2, r3, #14
 80028da:	d5dc      	bpl.n	8002896 <HAL_RCC_OscConfig+0xe>
 80028dc:	6863      	ldr	r3, [r4, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1d9      	bne.n	8002896 <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 80028e2:	2001      	movs	r0, #1
 80028e4:	e015      	b.n	8002912 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e6:	6863      	ldr	r3, [r4, #4]
 80028e8:	4d81      	ldr	r5, [pc, #516]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 80028ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ee:	d113      	bne.n	8002918 <HAL_RCC_OscConfig+0x90>
 80028f0:	682b      	ldr	r3, [r5, #0]
 80028f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80028f8:	f7fe f9bc 	bl	8000c74 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028fc:	4e7c      	ldr	r6, [pc, #496]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80028fe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002900:	6833      	ldr	r3, [r6, #0]
 8002902:	039b      	lsls	r3, r3, #14
 8002904:	d4c7      	bmi.n	8002896 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002906:	f7fe f9b5 	bl	8000c74 <HAL_GetTick>
 800290a:	1b40      	subs	r0, r0, r5
 800290c:	2864      	cmp	r0, #100	@ 0x64
 800290e:	d9f7      	bls.n	8002900 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8002910:	2003      	movs	r0, #3
}
 8002912:	b002      	add	sp, #8
 8002914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800291c:	d104      	bne.n	8002928 <HAL_RCC_OscConfig+0xa0>
 800291e:	682b      	ldr	r3, [r5, #0]
 8002920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002924:	602b      	str	r3, [r5, #0]
 8002926:	e7e3      	b.n	80028f0 <HAL_RCC_OscConfig+0x68>
 8002928:	682a      	ldr	r2, [r5, #0]
 800292a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800292e:	602a      	str	r2, [r5, #0]
 8002930:	682a      	ldr	r2, [r5, #0]
 8002932:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002936:	602a      	str	r2, [r5, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1dd      	bne.n	80028f8 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 800293c:	f7fe f99a 	bl	8000c74 <HAL_GetTick>
 8002940:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002942:	682b      	ldr	r3, [r5, #0]
 8002944:	039f      	lsls	r7, r3, #14
 8002946:	d5a6      	bpl.n	8002896 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002948:	f7fe f994 	bl	8000c74 <HAL_GetTick>
 800294c:	1b80      	subs	r0, r0, r6
 800294e:	2864      	cmp	r0, #100	@ 0x64
 8002950:	d9f7      	bls.n	8002942 <HAL_RCC_OscConfig+0xba>
 8002952:	e7dd      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002954:	4b66      	ldr	r3, [pc, #408]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	f012 0f0c 	tst.w	r2, #12
 800295c:	d007      	beq.n	800296e <HAL_RCC_OscConfig+0xe6>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002964:	2a08      	cmp	r2, #8
 8002966:	d111      	bne.n	800298c <HAL_RCC_OscConfig+0x104>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	025d      	lsls	r5, r3, #9
 800296c:	d40e      	bmi.n	800298c <HAL_RCC_OscConfig+0x104>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296e:	4a60      	ldr	r2, [pc, #384]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 8002970:	6813      	ldr	r3, [r2, #0]
 8002972:	0799      	lsls	r1, r3, #30
 8002974:	d502      	bpl.n	800297c <HAL_RCC_OscConfig+0xf4>
 8002976:	68e3      	ldr	r3, [r4, #12]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d1b2      	bne.n	80028e2 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297c:	6813      	ldr	r3, [r2, #0]
 800297e:	6921      	ldr	r1, [r4, #16]
 8002980:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002984:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002988:	6013      	str	r3, [r2, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298a:	e787      	b.n	800289c <HAL_RCC_OscConfig+0x14>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800298c:	68e2      	ldr	r2, [r4, #12]
 800298e:	4b59      	ldr	r3, [pc, #356]	@ (8002af4 <HAL_RCC_OscConfig+0x26c>)
 8002990:	b1b2      	cbz	r2, 80029c0 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 8002992:	2201      	movs	r2, #1
 8002994:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002996:	f7fe f96d 	bl	8000c74 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	4d55      	ldr	r5, [pc, #340]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 800299c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299e:	682b      	ldr	r3, [r5, #0]
 80029a0:	079b      	lsls	r3, r3, #30
 80029a2:	d507      	bpl.n	80029b4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a4:	682b      	ldr	r3, [r5, #0]
 80029a6:	6922      	ldr	r2, [r4, #16]
 80029a8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80029ac:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80029b0:	602b      	str	r3, [r5, #0]
 80029b2:	e773      	b.n	800289c <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b4:	f7fe f95e 	bl	8000c74 <HAL_GetTick>
 80029b8:	1b80      	subs	r0, r0, r6
 80029ba:	2802      	cmp	r0, #2
 80029bc:	d9ef      	bls.n	800299e <HAL_RCC_OscConfig+0x116>
 80029be:	e7a7      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 80029c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80029c2:	f7fe f957 	bl	8000c74 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	4e4a      	ldr	r6, [pc, #296]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80029c8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ca:	6833      	ldr	r3, [r6, #0]
 80029cc:	079f      	lsls	r7, r3, #30
 80029ce:	f57f af65 	bpl.w	800289c <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d2:	f7fe f94f 	bl	8000c74 <HAL_GetTick>
 80029d6:	1b40      	subs	r0, r0, r5
 80029d8:	2802      	cmp	r0, #2
 80029da:	d9f6      	bls.n	80029ca <HAL_RCC_OscConfig+0x142>
 80029dc:	e798      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029de:	6962      	ldr	r2, [r4, #20]
 80029e0:	4b44      	ldr	r3, [pc, #272]	@ (8002af4 <HAL_RCC_OscConfig+0x26c>)
 80029e2:	b182      	cbz	r2, 8002a06 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80029e4:	2201      	movs	r2, #1
 80029e6:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 80029ea:	f7fe f943 	bl	8000c74 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ee:	4e40      	ldr	r6, [pc, #256]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80029f0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80029f4:	079b      	lsls	r3, r3, #30
 80029f6:	f53f af55 	bmi.w	80028a4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fa:	f7fe f93b 	bl	8000c74 <HAL_GetTick>
 80029fe:	1b40      	subs	r0, r0, r5
 8002a00:	2802      	cmp	r0, #2
 8002a02:	d9f6      	bls.n	80029f2 <HAL_RCC_OscConfig+0x16a>
 8002a04:	e784      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 8002a06:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002a0a:	f7fe f933 	bl	8000c74 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a0e:	4e38      	ldr	r6, [pc, #224]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002a10:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a12:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002a14:	079f      	lsls	r7, r3, #30
 8002a16:	f57f af45 	bpl.w	80028a4 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a1a:	f7fe f92b 	bl	8000c74 <HAL_GetTick>
 8002a1e:	1b40      	subs	r0, r0, r5
 8002a20:	2802      	cmp	r0, #2
 8002a22:	d9f6      	bls.n	8002a12 <HAL_RCC_OscConfig+0x18a>
 8002a24:	e774      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a26:	4b32      	ldr	r3, [pc, #200]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 8002a28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a2a:	f012 5280 	ands.w	r2, r2, #268435456	@ 0x10000000
 8002a2e:	d128      	bne.n	8002a82 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a30:	9201      	str	r2, [sp, #4]
 8002a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a34:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002a38:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a40:	9301      	str	r3, [sp, #4]
 8002a42:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002a44:	2701      	movs	r7, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a46:	4d2c      	ldr	r5, [pc, #176]	@ (8002af8 <HAL_RCC_OscConfig+0x270>)
 8002a48:	682b      	ldr	r3, [r5, #0]
 8002a4a:	05d8      	lsls	r0, r3, #23
 8002a4c:	d51b      	bpl.n	8002a86 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a4e:	68a3      	ldr	r3, [r4, #8]
 8002a50:	4d27      	ldr	r5, [pc, #156]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d127      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x21e>
 8002a56:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8002a5e:	f7fe f909 	bl	8000c74 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a62:	4e23      	ldr	r6, [pc, #140]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002a64:	4605      	mov	r5, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a66:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a6a:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8002a6c:	079a      	lsls	r2, r3, #30
 8002a6e:	d539      	bpl.n	8002ae4 <HAL_RCC_OscConfig+0x25c>
    if (pwrclkchanged == SET)
 8002a70:	2f00      	cmp	r7, #0
 8002a72:	f43f af1b 	beq.w	80028ac <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a76:	4a1e      	ldr	r2, [pc, #120]	@ (8002af0 <HAL_RCC_OscConfig+0x268>)
 8002a78:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002a7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a80:	e714      	b.n	80028ac <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002a82:	2700      	movs	r7, #0
 8002a84:	e7df      	b.n	8002a46 <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a86:	682b      	ldr	r3, [r5, #0]
 8002a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a8c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002a8e:	f7fe f8f1 	bl	8000c74 <HAL_GetTick>
 8002a92:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a94:	682b      	ldr	r3, [r5, #0]
 8002a96:	05d9      	lsls	r1, r3, #23
 8002a98:	d4d9      	bmi.n	8002a4e <HAL_RCC_OscConfig+0x1c6>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9a:	f7fe f8eb 	bl	8000c74 <HAL_GetTick>
 8002a9e:	1b80      	subs	r0, r0, r6
 8002aa0:	2802      	cmp	r0, #2
 8002aa2:	d9f7      	bls.n	8002a94 <HAL_RCC_OscConfig+0x20c>
 8002aa4:	e734      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d104      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x22c>
 8002aaa:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	672b      	str	r3, [r5, #112]	@ 0x70
 8002ab2:	e7d0      	b.n	8002a56 <HAL_RCC_OscConfig+0x1ce>
 8002ab4:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
 8002ab6:	f022 0201 	bic.w	r2, r2, #1
 8002aba:	672a      	str	r2, [r5, #112]	@ 0x70
 8002abc:	6f2a      	ldr	r2, [r5, #112]	@ 0x70
 8002abe:	f022 0204 	bic.w	r2, r2, #4
 8002ac2:	672a      	str	r2, [r5, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1ca      	bne.n	8002a5e <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8002ac8:	f7fe f8d4 	bl	8000c74 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002acc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8002ad0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad2:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002ad4:	079b      	lsls	r3, r3, #30
 8002ad6:	d5cb      	bpl.n	8002a70 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad8:	f7fe f8cc 	bl	8000c74 <HAL_GetTick>
 8002adc:	1b80      	subs	r0, r0, r6
 8002ade:	4540      	cmp	r0, r8
 8002ae0:	d9f7      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x24a>
 8002ae2:	e715      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae4:	f7fe f8c6 	bl	8000c74 <HAL_GetTick>
 8002ae8:	1b40      	subs	r0, r0, r5
 8002aea:	4540      	cmp	r0, r8
 8002aec:	d9bd      	bls.n	8002a6a <HAL_RCC_OscConfig+0x1e2>
 8002aee:	e70f      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
 8002af0:	40023800 	.word	0x40023800
 8002af4:	42470000 	.word	0x42470000
 8002af8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002afc:	4d37      	ldr	r5, [pc, #220]	@ (8002bdc <HAL_RCC_OscConfig+0x354>)
 8002afe:	68aa      	ldr	r2, [r5, #8]
 8002b00:	f002 020c 	and.w	r2, r2, #12
 8002b04:	2a08      	cmp	r2, #8
 8002b06:	d03e      	beq.n	8002b86 <HAL_RCC_OscConfig+0x2fe>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	4b35      	ldr	r3, [pc, #212]	@ (8002be0 <HAL_RCC_OscConfig+0x358>)
 8002b0c:	f04f 0200 	mov.w	r2, #0
        __HAL_RCC_PLL_DISABLE();
 8002b10:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b12:	d12b      	bne.n	8002b6c <HAL_RCC_OscConfig+0x2e4>
        tickstart = HAL_GetTick();
 8002b14:	f7fe f8ae 	bl	8000c74 <HAL_GetTick>
 8002b18:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1a:	682b      	ldr	r3, [r5, #0]
 8002b1c:	0199      	lsls	r1, r3, #6
 8002b1e:	d41f      	bmi.n	8002b60 <HAL_RCC_OscConfig+0x2d8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b20:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002b28:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002b2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002b2e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002b32:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002b34:	0852      	lsrs	r2, r2, #1
 8002b36:	3a01      	subs	r2, #1
 8002b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002b3c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002b3e:	4b28      	ldr	r3, [pc, #160]	@ (8002be0 <HAL_RCC_OscConfig+0x358>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b40:	4d26      	ldr	r5, [pc, #152]	@ (8002bdc <HAL_RCC_OscConfig+0x354>)
        __HAL_RCC_PLL_ENABLE();
 8002b42:	2201      	movs	r2, #1
 8002b44:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002b46:	f7fe f895 	bl	8000c74 <HAL_GetTick>
 8002b4a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b4c:	682b      	ldr	r3, [r5, #0]
 8002b4e:	019a      	lsls	r2, r3, #6
 8002b50:	f53f aeb0 	bmi.w	80028b4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b54:	f7fe f88e 	bl	8000c74 <HAL_GetTick>
 8002b58:	1b00      	subs	r0, r0, r4
 8002b5a:	2802      	cmp	r0, #2
 8002b5c:	d9f6      	bls.n	8002b4c <HAL_RCC_OscConfig+0x2c4>
 8002b5e:	e6d7      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe f888 	bl	8000c74 <HAL_GetTick>
 8002b64:	1b80      	subs	r0, r0, r6
 8002b66:	2802      	cmp	r0, #2
 8002b68:	d9d7      	bls.n	8002b1a <HAL_RCC_OscConfig+0x292>
 8002b6a:	e6d1      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8002b6c:	f7fe f882 	bl	8000c74 <HAL_GetTick>
 8002b70:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b72:	682b      	ldr	r3, [r5, #0]
 8002b74:	019b      	lsls	r3, r3, #6
 8002b76:	f57f ae9d 	bpl.w	80028b4 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b7a:	f7fe f87b 	bl	8000c74 <HAL_GetTick>
 8002b7e:	1b00      	subs	r0, r0, r4
 8002b80:	2802      	cmp	r0, #2
 8002b82:	d9f6      	bls.n	8002b72 <HAL_RCC_OscConfig+0x2ea>
 8002b84:	e6c4      	b.n	8002910 <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	f43f aeab 	beq.w	80028e2 <HAL_RCC_OscConfig+0x5a>
        pll_config = RCC->PLLCFGR;
 8002b8c:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b8e:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b90:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b94:	4291      	cmp	r1, r2
 8002b96:	f47f aea4 	bne.w	80028e2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b9c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba0:	428a      	cmp	r2, r1
 8002ba2:	f47f ae9e 	bne.w	80028e2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ba6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ba8:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002bac:	401a      	ands	r2, r3
 8002bae:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002bb2:	f47f ae96 	bne.w	80028e2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bb6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002bb8:	0852      	lsrs	r2, r2, #1
 8002bba:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002bbe:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bc0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002bc4:	f47f ae8d 	bne.w	80028e2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bc8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002bca:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bce:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002bd2:	bf14      	ite	ne
 8002bd4:	2001      	movne	r0, #1
 8002bd6:	2000      	moveq	r0, #0
 8002bd8:	e69b      	b.n	8002912 <HAL_RCC_OscConfig+0x8a>
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	42470000 	.word	0x42470000

08002be4 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be4:	4913      	ldr	r1, [pc, #76]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002be6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be8:	688b      	ldr	r3, [r1, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	d01c      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x48>
 8002bf2:	2b08      	cmp	r3, #8
 8002bf4:	d11c      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bf6:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bf8:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfa:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bfc:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c00:	bf14      	ite	ne
 8002c02:	480d      	ldrne	r0, [pc, #52]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c04:	480d      	ldreq	r0, [pc, #52]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c06:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002c0a:	bf18      	it	ne
 8002c0c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c0e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c12:	fba1 0100 	umull	r0, r1, r1, r0
 8002c16:	f7fd faf1 	bl	80001fc <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c1a:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <HAL_RCC_GetSysClockFreq+0x50>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002c22:	3301      	adds	r3, #1
 8002c24:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002c26:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c2a:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c2c:	4802      	ldr	r0, [pc, #8]	@ (8002c38 <HAL_RCC_GetSysClockFreq+0x54>)
 8002c2e:	e7fc      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8002c30:	4802      	ldr	r0, [pc, #8]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8002c32:	e7fa      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x46>
 8002c34:	40023800 	.word	0x40023800
 8002c38:	007a1200 	.word	0x007a1200
 8002c3c:	00f42400 	.word	0x00f42400

08002c40 <HAL_RCC_ClockConfig>:
{
 8002c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c44:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002c46:	4604      	mov	r4, r0
 8002c48:	b910      	cbnz	r0, 8002c50 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002c4a:	2001      	movs	r0, #1
}
 8002c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c50:	4b43      	ldr	r3, [pc, #268]	@ (8002d60 <HAL_RCC_ClockConfig+0x120>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	f002 020f 	and.w	r2, r2, #15
 8002c58:	428a      	cmp	r2, r1
 8002c5a:	d328      	bcc.n	8002cae <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c5c:	6821      	ldr	r1, [r4, #0]
 8002c5e:	078f      	lsls	r7, r1, #30
 8002c60:	d42d      	bmi.n	8002cbe <HAL_RCC_ClockConfig+0x7e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c62:	07c8      	lsls	r0, r1, #31
 8002c64:	d440      	bmi.n	8002ce8 <HAL_RCC_ClockConfig+0xa8>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c66:	4b3e      	ldr	r3, [pc, #248]	@ (8002d60 <HAL_RCC_ClockConfig+0x120>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	f002 020f 	and.w	r2, r2, #15
 8002c6e:	42aa      	cmp	r2, r5
 8002c70:	d865      	bhi.n	8002d3e <HAL_RCC_ClockConfig+0xfe>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c72:	6822      	ldr	r2, [r4, #0]
 8002c74:	0751      	lsls	r1, r2, #29
 8002c76:	d46b      	bmi.n	8002d50 <HAL_RCC_ClockConfig+0x110>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c78:	0713      	lsls	r3, r2, #28
 8002c7a:	d507      	bpl.n	8002c8c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c7c:	4a39      	ldr	r2, [pc, #228]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002c7e:	6921      	ldr	r1, [r4, #16]
 8002c80:	6893      	ldr	r3, [r2, #8]
 8002c82:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002c86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002c8a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c8c:	f7ff ffaa 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8002c90:	4b34      	ldr	r3, [pc, #208]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002c92:	4a35      	ldr	r2, [pc, #212]	@ (8002d68 <HAL_RCC_ClockConfig+0x128>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
 8002c9c:	40d8      	lsrs	r0, r3
 8002c9e:	4b33      	ldr	r3, [pc, #204]	@ (8002d6c <HAL_RCC_ClockConfig+0x12c>)
 8002ca0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002ca2:	4b33      	ldr	r3, [pc, #204]	@ (8002d70 <HAL_RCC_ClockConfig+0x130>)
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	f7fd ff9b 	bl	8000be0 <HAL_InitTick>
  return HAL_OK;
 8002caa:	2000      	movs	r0, #0
 8002cac:	e7ce      	b.n	8002c4c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	b2ca      	uxtb	r2, r1
 8002cb0:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 030f 	and.w	r3, r3, #15
 8002cb8:	428b      	cmp	r3, r1
 8002cba:	d1c6      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xa>
 8002cbc:	e7ce      	b.n	8002c5c <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbe:	4b29      	ldr	r3, [pc, #164]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002cc0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cc4:	bf1e      	ittt	ne
 8002cc6:	689a      	ldrne	r2, [r3, #8]
 8002cc8:	f442 52e0 	orrne.w	r2, r2, #7168	@ 0x1c00
 8002ccc:	609a      	strne	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cce:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cd0:	bf42      	ittt	mi
 8002cd2:	689a      	ldrmi	r2, [r3, #8]
 8002cd4:	f442 4260 	orrmi.w	r2, r2, #57344	@ 0xe000
 8002cd8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	68a0      	ldr	r0, [r4, #8]
 8002cde:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002ce2:	4302      	orrs	r2, r0
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	e7bc      	b.n	8002c62 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce8:	6862      	ldr	r2, [r4, #4]
 8002cea:	4b1e      	ldr	r3, [pc, #120]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002cec:	2a01      	cmp	r2, #1
 8002cee:	d11c      	bne.n	8002d2a <HAL_RCC_ClockConfig+0xea>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf6:	d0a8      	beq.n	8002c4a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cf8:	4e1a      	ldr	r6, [pc, #104]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002cfa:	68b3      	ldr	r3, [r6, #8]
 8002cfc:	f023 0303 	bic.w	r3, r3, #3
 8002d00:	4313      	orrs	r3, r2
 8002d02:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002d04:	f7fd ffb6 	bl	8000c74 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d08:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8002d0c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0e:	68b3      	ldr	r3, [r6, #8]
 8002d10:	6862      	ldr	r2, [r4, #4]
 8002d12:	f003 030c 	and.w	r3, r3, #12
 8002d16:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d1a:	d0a4      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d1c:	f7fd ffaa 	bl	8000c74 <HAL_GetTick>
 8002d20:	1bc0      	subs	r0, r0, r7
 8002d22:	4540      	cmp	r0, r8
 8002d24:	d9f3      	bls.n	8002d0e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002d26:	2003      	movs	r0, #3
 8002d28:	e790      	b.n	8002c4c <HAL_RCC_ClockConfig+0xc>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d2a:	1e91      	subs	r1, r2, #2
 8002d2c:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d2e:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d30:	d802      	bhi.n	8002d38 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d32:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002d36:	e7de      	b.n	8002cf6 <HAL_RCC_ClockConfig+0xb6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d38:	f013 0f02 	tst.w	r3, #2
 8002d3c:	e7db      	b.n	8002cf6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3e:	b2ea      	uxtb	r2, r5
 8002d40:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 030f 	and.w	r3, r3, #15
 8002d48:	42ab      	cmp	r3, r5
 8002d4a:	f47f af7e 	bne.w	8002c4a <HAL_RCC_ClockConfig+0xa>
 8002d4e:	e790      	b.n	8002c72 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d50:	4904      	ldr	r1, [pc, #16]	@ (8002d64 <HAL_RCC_ClockConfig+0x124>)
 8002d52:	68e0      	ldr	r0, [r4, #12]
 8002d54:	688b      	ldr	r3, [r1, #8]
 8002d56:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002d5a:	4303      	orrs	r3, r0
 8002d5c:	608b      	str	r3, [r1, #8]
 8002d5e:	e78b      	b.n	8002c78 <HAL_RCC_ClockConfig+0x38>
 8002d60:	40023c00 	.word	0x40023c00
 8002d64:	40023800 	.word	0x40023800
 8002d68:	08005668 	.word	0x08005668
 8002d6c:	20000000 	.word	0x20000000
 8002d70:	20000008 	.word	0x20000008

08002d74 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002d74:	4b01      	ldr	r3, [pc, #4]	@ (8002d7c <HAL_RCC_GetHCLKFreq+0x8>)
 8002d76:	6818      	ldr	r0, [r3, #0]
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000000 	.word	0x20000000

08002d80 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d80:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002d8a:	5cd3      	ldrb	r3, [r2, r3]
 8002d8c:	4a03      	ldr	r2, [pc, #12]	@ (8002d9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002d8e:	6810      	ldr	r0, [r2, #0]
}
 8002d90:	40d8      	lsrs	r0, r3
 8002d92:	4770      	bx	lr
 8002d94:	40023800 	.word	0x40023800
 8002d98:	08005660 	.word	0x08005660
 8002d9c:	20000000 	.word	0x20000000

08002da0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002da0:	4b04      	ldr	r3, [pc, #16]	@ (8002db4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002da2:	4a05      	ldr	r2, [pc, #20]	@ (8002db8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002daa:	5cd3      	ldrb	r3, [r2, r3]
 8002dac:	4a03      	ldr	r2, [pc, #12]	@ (8002dbc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002dae:	6810      	ldr	r0, [r2, #0]
}
 8002db0:	40d8      	lsrs	r0, r3
 8002db2:	4770      	bx	lr
 8002db4:	40023800 	.word	0x40023800
 8002db8:	08005660 	.word	0x08005660
 8002dbc:	20000000 	.word	0x20000000

08002dc0 <HAL_RCCEx_PeriphCLKConfig>:
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002dc0:	6803      	ldr	r3, [r0, #0]
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002dc2:	f013 0f43 	tst.w	r3, #67	@ 0x43
{
 8002dc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dc8:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002dca:	f040 8088 	bne.w	8002ede <HAL_RCCEx_PeriphCLKConfig+0x11e>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002dce:	6823      	ldr	r3, [r4, #0]
 8002dd0:	f013 0f0c 	tst.w	r3, #12
 8002dd4:	d045      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002dd6:	4b8c      	ldr	r3, [pc, #560]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x248>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002dd8:	4d8c      	ldr	r5, [pc, #560]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8002dda:	2200      	movs	r2, #0
 8002ddc:	671a      	str	r2, [r3, #112]	@ 0x70
    tickstart = HAL_GetTick();
 8002dde:	f7fd ff49 	bl	8000c74 <HAL_GetTick>
 8002de2:	4606      	mov	r6, r0
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002de4:	682b      	ldr	r3, [r5, #0]
 8002de6:	0099      	lsls	r1, r3, #2
 8002de8:	f100 80cb 	bmi.w	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8002dec:	6821      	ldr	r1, [r4, #0]
 8002dee:	074a      	lsls	r2, r1, #29
 8002df0:	d515      	bpl.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002df2:	e9d4 0304 	ldrd	r0, r3, [r4, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002df6:	f8d5 2088 	ldr.w	r2, [r5, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002dfa:	061b      	lsls	r3, r3, #24
 8002dfc:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
 8002e00:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c5 3088 	str.w	r3, [r5, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002e0a:	f8d5 308c 	ldr.w	r3, [r5, #140]	@ 0x8c
 8002e0e:	6a22      	ldr	r2, [r4, #32]
 8002e10:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8002e14:	3a01      	subs	r2, #1
 8002e16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002e1a:	f8c5 308c 	str.w	r3, [r5, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002e1e:	070b      	lsls	r3, r1, #28
 8002e20:	d514      	bpl.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002e22:	4a7a      	ldr	r2, [pc, #488]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002e24:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002e26:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002e2a:	6920      	ldr	r0, [r4, #16]
 8002e2c:	071b      	lsls	r3, r3, #28
 8002e2e:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002e32:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002e36:	430b      	orrs	r3, r1
 8002e38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002e3c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002e40:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002e42:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002e46:	430b      	orrs	r3, r1
 8002e48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e4c:	4b6e      	ldr	r3, [pc, #440]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x248>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e4e:	4e6f      	ldr	r6, [pc, #444]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    __HAL_RCC_PLLSAI_ENABLE();
 8002e50:	2201      	movs	r2, #1
 8002e52:	671a      	str	r2, [r3, #112]	@ 0x70
    tickstart = HAL_GetTick();
 8002e54:	f7fd ff0e 	bl	8000c74 <HAL_GetTick>
 8002e58:	4605      	mov	r5, r0
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e5a:	6833      	ldr	r3, [r6, #0]
 8002e5c:	009f      	lsls	r7, r3, #2
 8002e5e:	f140 8097 	bpl.w	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	0698      	lsls	r0, r3, #26
 8002e66:	d534      	bpl.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	2300      	movs	r3, #0
 8002e6a:	9301      	str	r3, [sp, #4]
 8002e6c:	4b67      	ldr	r3, [pc, #412]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002e6e:	4d68      	ldr	r5, [pc, #416]	@ (8003010 <HAL_RCCEx_PeriphCLKConfig+0x250>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e72:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002e76:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002e82:	682b      	ldr	r3, [r5, #0]
 8002e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e88:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e8a:	f7fd fef3 	bl	8000c74 <HAL_GetTick>
 8002e8e:	4606      	mov	r6, r0

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002e90:	682b      	ldr	r3, [r5, #0]
 8002e92:	05d8      	lsls	r0, r3, #23
 8002e94:	f140 8083 	bpl.w	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e98:	4d5c      	ldr	r5, [pc, #368]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e9a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e9c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e9e:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002ea2:	f040 8083 	bne.w	8002fac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ea6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ea8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002eac:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002eb0:	4a56      	ldr	r2, [pc, #344]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002eb2:	f040 809e 	bne.w	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002eb6:	6891      	ldr	r1, [r2, #8]
 8002eb8:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 8002ebc:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002ec0:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8002ec4:	4301      	orrs	r1, r0
 8002ec6:	6091      	str	r1, [r2, #8]
 8002ec8:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8002eca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ece:	430b      	orrs	r3, r1
 8002ed0:	6713      	str	r3, [r2, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002ed2:	6823      	ldr	r3, [r4, #0]
 8002ed4:	06db      	lsls	r3, r3, #27
 8002ed6:	f100 8090 	bmi.w	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  return HAL_OK;
 8002eda:	2000      	movs	r0, #0
 8002edc:	e04f      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    __HAL_RCC_PLLI2S_DISABLE();
 8002ede:	4b4a      	ldr	r3, [pc, #296]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x248>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ee0:	4e4a      	ldr	r6, [pc, #296]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8002ee6:	f7fd fec5 	bl	8000c74 <HAL_GetTick>
 8002eea:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002eec:	6833      	ldr	r3, [r6, #0]
 8002eee:	011f      	lsls	r7, r3, #4
 8002ef0:	d43f      	bmi.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002ef2:	6821      	ldr	r1, [r4, #0]
 8002ef4:	07c8      	lsls	r0, r1, #31
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ef6:	bf41      	itttt	mi
 8002ef8:	e9d4 2301 	ldrdmi	r2, r3, [r4, #4]
 8002efc:	071b      	lslmi	r3, r3, #28
 8002efe:	ea43 1382 	orrmi.w	r3, r3, r2, lsl #6
 8002f02:	f8c6 3084 	strmi.w	r3, [r6, #132]	@ 0x84
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8002f06:	078a      	lsls	r2, r1, #30
 8002f08:	d515      	bpl.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f0a:	4a40      	ldr	r2, [pc, #256]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f0c:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f0e:	f8d2 0084 	ldr.w	r0, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f12:	6865      	ldr	r5, [r4, #4]
 8002f14:	061b      	lsls	r3, r3, #24
 8002f16:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002f1a:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8002f1e:	4303      	orrs	r3, r0
 8002f20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f24:	f8d2 008c 	ldr.w	r0, [r2, #140]	@ 0x8c
 8002f28:	69e3      	ldr	r3, [r4, #28]
 8002f2a:	f020 001f 	bic.w	r0, r0, #31
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	4303      	orrs	r3, r0
 8002f32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f36:	064b      	lsls	r3, r1, #25
 8002f38:	d50a      	bpl.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x190>
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8002f3a:	68e3      	ldr	r3, [r4, #12]
 8002f3c:	6862      	ldr	r2, [r4, #4]
 8002f3e:	061b      	lsls	r3, r3, #24
 8002f40:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002f44:	68a2      	ldr	r2, [r4, #8]
 8002f46:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002f4a:	4a30      	ldr	r2, [pc, #192]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002f4c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002f50:	4b2d      	ldr	r3, [pc, #180]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x248>)
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f52:	4e2e      	ldr	r6, [pc, #184]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
    __HAL_RCC_PLLI2S_ENABLE();
 8002f54:	2201      	movs	r2, #1
 8002f56:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8002f58:	f7fd fe8c 	bl	8000c74 <HAL_GetTick>
 8002f5c:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f5e:	6833      	ldr	r3, [r6, #0]
 8002f60:	011f      	lsls	r7, r3, #4
 8002f62:	f53f af34 	bmi.w	8002dce <HAL_RCCEx_PeriphCLKConfig+0xe>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f66:	f7fd fe85 	bl	8000c74 <HAL_GetTick>
 8002f6a:	1b40      	subs	r0, r0, r5
 8002f6c:	2802      	cmp	r0, #2
 8002f6e:	d9f6      	bls.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002f70:	e004      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f72:	f7fd fe7f 	bl	8000c74 <HAL_GetTick>
 8002f76:	1b40      	subs	r0, r0, r5
 8002f78:	2802      	cmp	r0, #2
 8002f7a:	d9b7      	bls.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x12c>
        return HAL_TIMEOUT;
 8002f7c:	2003      	movs	r0, #3
}
 8002f7e:	b003      	add	sp, #12
 8002f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f82:	f7fd fe77 	bl	8000c74 <HAL_GetTick>
 8002f86:	1b80      	subs	r0, r0, r6
 8002f88:	2802      	cmp	r0, #2
 8002f8a:	f67f af2b 	bls.w	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002f8e:	e7f5      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f90:	f7fd fe70 	bl	8000c74 <HAL_GetTick>
 8002f94:	1b40      	subs	r0, r0, r5
 8002f96:	2802      	cmp	r0, #2
 8002f98:	f67f af5f 	bls.w	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8002f9c:	e7ee      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f9e:	f7fd fe69 	bl	8000c74 <HAL_GetTick>
 8002fa2:	1b80      	subs	r0, r0, r6
 8002fa4:	2802      	cmp	r0, #2
 8002fa6:	f67f af73 	bls.w	8002e90 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002faa:	e7e7      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fac:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	f43f af78 	beq.w	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fb6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fb8:	4a13      	ldr	r2, [pc, #76]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fba:	2101      	movs	r1, #1
 8002fbc:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	f8c2 1e40 	str.w	r1, [r2, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 8002fca:	672b      	str	r3, [r5, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002fcc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002fce:	07d9      	lsls	r1, r3, #31
 8002fd0:	f57f af69 	bpl.w	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
        tickstart = HAL_GetTick();
 8002fd4:	f7fd fe4e 	bl	8000c74 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd8:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002fdc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fde:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8002fe0:	079a      	lsls	r2, r3, #30
 8002fe2:	f53f af60 	bmi.w	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe6:	f7fd fe45 	bl	8000c74 <HAL_GetTick>
 8002fea:	1b80      	subs	r0, r0, r6
 8002fec:	42b8      	cmp	r0, r7
 8002fee:	d9f6      	bls.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002ff0:	e7c4      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ff2:	6891      	ldr	r1, [r2, #8]
 8002ff4:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8002ff8:	e765      	b.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ffa:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002ffc:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8003000:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
 8003004:	e769      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x11a>
 8003006:	bf00      	nop
 8003008:	42470000 	.word	0x42470000
 800300c:	40023800 	.word	0x40023800
 8003010:	40007000 	.word	0x40007000
 8003014:	42471000 	.word	0x42471000

08003018 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8003018:	2801      	cmp	r0, #1
 800301a:	d11b      	bne.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800301c:	4b0f      	ldr	r3, [pc, #60]	@ (800305c <HAL_RCCEx_GetPeriphCLKFreq+0x44>)
 800301e:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8003020:	0212      	lsls	r2, r2, #8
 8003022:	d419      	bmi.n	8003058 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	bf14      	ite	ne
 800302e:	4b0c      	ldrne	r3, [pc, #48]	@ (8003060 <HAL_RCCEx_GetPeriphCLKFreq+0x48>)
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003030:	4b0c      	ldreq	r3, [pc, #48]	@ (8003064 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003032:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003036:	fbb3 f3f2 	udiv	r3, r3, r2
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800303a:	4a08      	ldr	r2, [pc, #32]	@ (800305c <HAL_RCCEx_GetPeriphCLKFreq+0x44>)
 800303c:	f8d2 0084 	ldr.w	r0, [r2, #132]	@ 0x84
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003040:	f8d2 2084 	ldr.w	r2, [r2, #132]	@ 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003044:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8003048:	4358      	muls	r0, r3
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800304a:	f3c2 7302 	ubfx	r3, r2, #28, #3
 800304e:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8003052:	4770      	bx	lr
  uint32_t frequency = 0U;
 8003054:	2000      	movs	r0, #0
 8003056:	4770      	bx	lr
          frequency = EXTERNAL_CLOCK_VALUE;
 8003058:	4803      	ldr	r0, [pc, #12]	@ (8003068 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
    {
      break;
    }
  }
  return frequency;
}
 800305a:	4770      	bx	lr
 800305c:	40023800 	.word	0x40023800
 8003060:	007a1200 	.word	0x007a1200
 8003064:	00f42400 	.word	0x00f42400
 8003068:	00bb8000 	.word	0x00bb8000

0800306c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800306c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800306e:	f102 030c 	add.w	r3, r2, #12
 8003072:	e853 3f00 	ldrex	r3, [r3]
 8003076:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800307a:	320c      	adds	r2, #12
 800307c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003080:	6802      	ldr	r2, [r0, #0]
 8003082:	2900      	cmp	r1, #0
 8003084:	d1f2      	bne.n	800306c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003086:	f102 0314 	add.w	r3, r2, #20
 800308a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800308e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003092:	f102 0c14 	add.w	ip, r2, #20
 8003096:	e84c 3100 	strex	r1, r3, [ip]
 800309a:	2900      	cmp	r1, #0
 800309c:	d1f3      	bne.n	8003086 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800309e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10b      	bne.n	80030bc <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a4:	f102 030c 	add.w	r3, r2, #12
 80030a8:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030ac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030b0:	f102 0c0c 	add.w	ip, r2, #12
 80030b4:	e84c 3100 	strex	r1, r3, [ip]
 80030b8:	2900      	cmp	r1, #0
 80030ba:	d1f3      	bne.n	80030a4 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030bc:	2320      	movs	r3, #32
 80030be:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030c2:	2300      	movs	r3, #0
 80030c4:	6303      	str	r3, [r0, #48]	@ 0x30
}
 80030c6:	4770      	bx	lr

080030c8 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030c8:	6802      	ldr	r2, [r0, #0]
 80030ca:	68c1      	ldr	r1, [r0, #12]
{
 80030cc:	b538      	push	{r3, r4, r5, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030ce:	6913      	ldr	r3, [r2, #16]
 80030d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030d4:	430b      	orrs	r3, r1
 80030d6:	6113      	str	r3, [r2, #16]
{
 80030d8:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030da:	6883      	ldr	r3, [r0, #8]
 80030dc:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80030de:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030e0:	4303      	orrs	r3, r0
 80030e2:	6968      	ldr	r0, [r5, #20]
 80030e4:	4303      	orrs	r3, r0
 80030e6:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 80030e8:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80030ec:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030f0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80030f2:	430b      	orrs	r3, r1
 80030f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030f6:	6953      	ldr	r3, [r2, #20]
 80030f8:	69a9      	ldr	r1, [r5, #24]
 80030fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030fe:	430b      	orrs	r3, r1
 8003100:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003102:	4b1f      	ldr	r3, [pc, #124]	@ (8003180 <UART_SetConfig+0xb8>)
 8003104:	429a      	cmp	r2, r3
 8003106:	d003      	beq.n	8003110 <UART_SetConfig+0x48>
 8003108:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800310c:	429a      	cmp	r2, r3
 800310e:	d124      	bne.n	800315a <UART_SetConfig+0x92>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fe46 	bl	8002da0 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003114:	69ea      	ldr	r2, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003116:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003118:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800311c:	e9d5 4300 	ldrd	r4, r3, [r5]
 8003120:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003124:	d11c      	bne.n	8003160 <UART_SetConfig+0x98>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003126:	18da      	adds	r2, r3, r3
 8003128:	f04f 0500 	mov.w	r5, #0
 800312c:	eb45 0305 	adc.w	r3, r5, r5
 8003130:	f7fd f864 	bl	80001fc <__aeabi_uldivmod>
 8003134:	2264      	movs	r2, #100	@ 0x64
 8003136:	fbb0 f1f2 	udiv	r1, r0, r2
 800313a:	fb02 0311 	mls	r3, r2, r1, r0
 800313e:	00db      	lsls	r3, r3, #3
 8003140:	3332      	adds	r3, #50	@ 0x32
 8003142:	fbb3 f3f2 	udiv	r3, r3, r2
 8003146:	f003 0207 	and.w	r2, r3, #7
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003150:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003154:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003156:	60a3      	str	r3, [r4, #8]
  }
}
 8003158:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 800315a:	f7ff fe11 	bl	8002d80 <HAL_RCC_GetPCLK1Freq>
 800315e:	e7d9      	b.n	8003114 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003160:	009a      	lsls	r2, r3, #2
 8003162:	0f9b      	lsrs	r3, r3, #30
 8003164:	f7fd f84a 	bl	80001fc <__aeabi_uldivmod>
 8003168:	2264      	movs	r2, #100	@ 0x64
 800316a:	fbb0 f1f2 	udiv	r1, r0, r2
 800316e:	fb02 0311 	mls	r3, r2, r1, r0
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	3332      	adds	r3, #50	@ 0x32
 8003176:	fbb3 f3f2 	udiv	r3, r3, r2
 800317a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800317e:	e7ea      	b.n	8003156 <UART_SetConfig+0x8e>
 8003180:	40011000 	.word	0x40011000

08003184 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8003184:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003186:	4605      	mov	r5, r0
 8003188:	460c      	mov	r4, r1
 800318a:	4617      	mov	r7, r2
 800318c:	461e      	mov	r6, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800318e:	682a      	ldr	r2, [r5, #0]
 8003190:	6813      	ldr	r3, [r2, #0]
 8003192:	ea34 0303 	bics.w	r3, r4, r3
 8003196:	d101      	bne.n	800319c <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8003198:	2000      	movs	r0, #0
 800319a:	e021      	b.n	80031e0 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800319c:	1c70      	adds	r0, r6, #1
 800319e:	d0f7      	beq.n	8003190 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a0:	f7fd fd68 	bl	8000c74 <HAL_GetTick>
 80031a4:	1bc0      	subs	r0, r0, r7
 80031a6:	4286      	cmp	r6, r0
 80031a8:	d31c      	bcc.n	80031e4 <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
 80031aa:	b1de      	cbz	r6, 80031e4 <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80031ac:	682b      	ldr	r3, [r5, #0]
 80031ae:	68da      	ldr	r2, [r3, #12]
 80031b0:	0751      	lsls	r1, r2, #29
 80031b2:	d5ec      	bpl.n	800318e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 80031b4:	2c80      	cmp	r4, #128	@ 0x80
 80031b6:	d0ea      	beq.n	800318e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 80031b8:	2c40      	cmp	r4, #64	@ 0x40
 80031ba:	d0e8      	beq.n	800318e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	0712      	lsls	r2, r2, #28
 80031c0:	d5e5      	bpl.n	800318e <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031c2:	2400      	movs	r4, #0
 80031c4:	9401      	str	r4, [sp, #4]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	9201      	str	r2, [sp, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	9301      	str	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 80031ce:	4628      	mov	r0, r5
          __HAL_UART_CLEAR_OREFLAG(huart);
 80031d0:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 80031d2:	f7ff ff4b 	bl	800306c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031d6:	2308      	movs	r3, #8
 80031d8:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 80031da:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 80031de:	2001      	movs	r0, #1
}
 80031e0:	b003      	add	sp, #12
 80031e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80031e4:	2003      	movs	r0, #3
 80031e6:	e7fb      	b.n	80031e0 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>

080031e8 <HAL_UART_Init>:
{
 80031e8:	b510      	push	{r4, lr}
  if (huart == NULL)
 80031ea:	4604      	mov	r4, r0
 80031ec:	b348      	cbz	r0, 8003242 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 80031ee:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80031f2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80031f6:	b91b      	cbnz	r3, 8003200 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80031f8:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80031fc:	f7fd fc38 	bl	8000a70 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003200:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003202:	2324      	movs	r3, #36	@ 0x24
 8003204:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003208:	68d3      	ldr	r3, [r2, #12]
 800320a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800320e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003210:	4620      	mov	r0, r4
 8003212:	f7ff ff59 	bl	80030c8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800321e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003226:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800322e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003230:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003232:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003234:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003236:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800323a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800323e:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003240:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003242:	2001      	movs	r0, #1
 8003244:	e7fc      	b.n	8003240 <HAL_UART_Init+0x58>

08003246 <HAL_UART_Transmit>:
{
 8003246:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800324a:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800324c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003250:	2b20      	cmp	r3, #32
{
 8003252:	4604      	mov	r4, r0
 8003254:	460e      	mov	r6, r1
 8003256:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003258:	d13f      	bne.n	80032da <HAL_UART_Transmit+0x94>
    if ((pData == NULL) || (Size == 0U))
 800325a:	2900      	cmp	r1, #0
 800325c:	d03f      	beq.n	80032de <HAL_UART_Transmit+0x98>
 800325e:	2a00      	cmp	r2, #0
 8003260:	d03d      	beq.n	80032de <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003262:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003264:	2500      	movs	r5, #0
 8003266:	6445      	str	r5, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003268:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 800326c:	f7fd fd02 	bl	8000c74 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003270:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 8003272:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8003278:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 800327a:	84e7      	strh	r7, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800327c:	d103      	bne.n	8003286 <HAL_UART_Transmit+0x40>
 800327e:	6923      	ldr	r3, [r4, #16]
 8003280:	b90b      	cbnz	r3, 8003286 <HAL_UART_Transmit+0x40>
      pdata16bits = (const uint16_t *) pData;
 8003282:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003284:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8003286:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8003288:	b29b      	uxth	r3, r3
 800328a:	b953      	cbnz	r3, 80032a2 <HAL_UART_Transmit+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800328c:	4643      	mov	r3, r8
 800328e:	464a      	mov	r2, r9
 8003290:	2140      	movs	r1, #64	@ 0x40
 8003292:	4620      	mov	r0, r4
 8003294:	f7ff ff76 	bl	8003184 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8003298:	2320      	movs	r3, #32
 800329a:	b950      	cbnz	r0, 80032b2 <HAL_UART_Transmit+0x6c>
    huart->gState = HAL_UART_STATE_READY;
 800329c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80032a0:	e00a      	b.n	80032b8 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032a2:	4643      	mov	r3, r8
 80032a4:	464a      	mov	r2, r9
 80032a6:	2180      	movs	r1, #128	@ 0x80
 80032a8:	4620      	mov	r0, r4
 80032aa:	f7ff ff6b 	bl	8003184 <UART_WaitOnFlagUntilTimeout.constprop.0>
 80032ae:	b128      	cbz	r0, 80032bc <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 80032b0:	2320      	movs	r3, #32
 80032b2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80032b6:	2003      	movs	r0, #3
}
 80032b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032bc:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80032be:	b94e      	cbnz	r6, 80032d4 <HAL_UART_Transmit+0x8e>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032c0:	f835 3b02 	ldrh.w	r3, [r5], #2
 80032c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032c8:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80032ca:	8ce1      	ldrh	r1, [r4, #38]	@ 0x26
 80032cc:	3901      	subs	r1, #1
 80032ce:	b289      	uxth	r1, r1
 80032d0:	84e1      	strh	r1, [r4, #38]	@ 0x26
 80032d2:	e7d8      	b.n	8003286 <HAL_UART_Transmit+0x40>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032d4:	f816 3b01 	ldrb.w	r3, [r6], #1
 80032d8:	e7f6      	b.n	80032c8 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80032da:	2002      	movs	r0, #2
 80032dc:	e7ec      	b.n	80032b8 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 80032de:	2001      	movs	r0, #1
 80032e0:	e7ea      	b.n	80032b8 <HAL_UART_Transmit+0x72>

080032e2 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80032e2:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80032e4:	2300      	movs	r3, #0
{
 80032e6:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 80032e8:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80032ea:	9b01      	ldr	r3, [sp, #4]
 80032ec:	3301      	adds	r3, #1
 80032ee:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80032f0:	9b01      	ldr	r3, [sp, #4]
 80032f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80032f6:	d81a      	bhi.n	800332e <USB_CoreReset+0x4c>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80032f8:	6913      	ldr	r3, [r2, #16]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	daf5      	bge.n	80032ea <USB_CoreReset+0x8>

  count = 10U;
 80032fe:	230a      	movs	r3, #10

  /* few cycles before setting core reset */
  while (count > 0U)
  {
    count--;
 8003300:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	b983      	cbnz	r3, 8003328 <USB_CoreReset+0x46>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003306:	6913      	ldr	r3, [r2, #16]
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	6113      	str	r3, [r2, #16]

  do
  {
    count++;
 800330e:	9b01      	ldr	r3, [sp, #4]
 8003310:	3301      	adds	r3, #1
 8003312:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8003314:	9b01      	ldr	r3, [sp, #4]
 8003316:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800331a:	d808      	bhi.n	800332e <USB_CoreReset+0x4c>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800331c:	6910      	ldr	r0, [r2, #16]
 800331e:	f010 0001 	ands.w	r0, r0, #1
 8003322:	d1f4      	bne.n	800330e <USB_CoreReset+0x2c>

  return HAL_OK;
}
 8003324:	b002      	add	sp, #8
 8003326:	4770      	bx	lr
    count--;
 8003328:	9b01      	ldr	r3, [sp, #4]
 800332a:	3b01      	subs	r3, #1
 800332c:	e7e8      	b.n	8003300 <USB_CoreReset+0x1e>
      return HAL_TIMEOUT;
 800332e:	2003      	movs	r0, #3
 8003330:	e7f8      	b.n	8003324 <USB_CoreReset+0x42>

08003332 <USB_CoreInit>:
{
 8003332:	b084      	sub	sp, #16
 8003334:	b538      	push	{r3, r4, r5, lr}
 8003336:	ad05      	add	r5, sp, #20
 8003338:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800333c:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003340:	2b01      	cmp	r3, #1
{
 8003342:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003344:	d127      	bne.n	8003396 <USB_CoreInit+0x64>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003346:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800334c:	6383      	str	r3, [r0, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800334e:	68c3      	ldr	r3, [r0, #12]
 8003350:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003358:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800335a:	68c3      	ldr	r3, [r0, #12]
 800335c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003360:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8003362:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8003366:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003368:	bf02      	ittt	eq
 800336a:	68c3      	ldreq	r3, [r0, #12]
 800336c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
 8003370:	60c3      	streq	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8003372:	f7ff ffb6 	bl	80032e2 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8003376:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d107      	bne.n	800338e <USB_CoreInit+0x5c>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800337e:	68a3      	ldr	r3, [r4, #8]
 8003380:	f043 0306 	orr.w	r3, r3, #6
 8003384:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003386:	68a3      	ldr	r3, [r4, #8]
 8003388:	f043 0320 	orr.w	r3, r3, #32
 800338c:	60a3      	str	r3, [r4, #8]
}
 800338e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003392:	b004      	add	sp, #16
 8003394:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003396:	68c3      	ldr	r3, [r0, #12]
 8003398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800339c:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800339e:	f7ff ffa0 	bl	80032e2 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80033a2:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80033a6:	b923      	cbnz	r3, 80033b2 <USB_CoreInit+0x80>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033a8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80033ae:	63a3      	str	r3, [r4, #56]	@ 0x38
 80033b0:	e7e1      	b.n	8003376 <USB_CoreInit+0x44>
 80033b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80033b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033b8:	e7f9      	b.n	80033ae <USB_CoreInit+0x7c>
	...

080033bc <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80033bc:	2a02      	cmp	r2, #2
 80033be:	d14a      	bne.n	8003456 <USB_SetTurnaroundTime+0x9a>
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80033c0:	4b27      	ldr	r3, [pc, #156]	@ (8003460 <USB_SetTurnaroundTime+0xa4>)
 80033c2:	4a28      	ldr	r2, [pc, #160]	@ (8003464 <USB_SetTurnaroundTime+0xa8>)
 80033c4:	440b      	add	r3, r1
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d939      	bls.n	800343e <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80033ca:	4b27      	ldr	r3, [pc, #156]	@ (8003468 <USB_SetTurnaroundTime+0xac>)
 80033cc:	4a27      	ldr	r2, [pc, #156]	@ (800346c <USB_SetTurnaroundTime+0xb0>)
 80033ce:	440b      	add	r3, r1
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d936      	bls.n	8003442 <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80033d4:	4a26      	ldr	r2, [pc, #152]	@ (8003470 <USB_SetTurnaroundTime+0xb4>)
 80033d6:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 80033da:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 80033de:	4293      	cmp	r3, r2
 80033e0:	d931      	bls.n	8003446 <USB_SetTurnaroundTime+0x8a>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80033e2:	4a24      	ldr	r2, [pc, #144]	@ (8003474 <USB_SetTurnaroundTime+0xb8>)
 80033e4:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 80033e8:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d32c      	bcc.n	800344a <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80033f0:	4b21      	ldr	r3, [pc, #132]	@ (8003478 <USB_SetTurnaroundTime+0xbc>)
 80033f2:	4a22      	ldr	r2, [pc, #136]	@ (800347c <USB_SetTurnaroundTime+0xc0>)
 80033f4:	440b      	add	r3, r1
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d929      	bls.n	800344e <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80033fa:	4b21      	ldr	r3, [pc, #132]	@ (8003480 <USB_SetTurnaroundTime+0xc4>)
 80033fc:	4a21      	ldr	r2, [pc, #132]	@ (8003484 <USB_SetTurnaroundTime+0xc8>)
 80033fe:	440b      	add	r3, r1
 8003400:	4293      	cmp	r3, r2
 8003402:	d326      	bcc.n	8003452 <USB_SetTurnaroundTime+0x96>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003404:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <USB_SetTurnaroundTime+0xcc>)
 8003406:	4a21      	ldr	r2, [pc, #132]	@ (800348c <USB_SetTurnaroundTime+0xd0>)
 8003408:	440b      	add	r3, r1
 800340a:	4293      	cmp	r3, r2
 800340c:	d323      	bcc.n	8003456 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800340e:	4a20      	ldr	r2, [pc, #128]	@ (8003490 <USB_SetTurnaroundTime+0xd4>)
 8003410:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 8003414:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 8003418:	4293      	cmp	r3, r2
 800341a:	d31e      	bcc.n	800345a <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800341c:	4b1d      	ldr	r3, [pc, #116]	@ (8003494 <USB_SetTurnaroundTime+0xd8>)
      UsbTrd = 0x7U;
 800341e:	4a1e      	ldr	r2, [pc, #120]	@ (8003498 <USB_SetTurnaroundTime+0xdc>)
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003420:	440b      	add	r3, r1
      UsbTrd = 0x7U;
 8003422:	4293      	cmp	r3, r2
 8003424:	bf2c      	ite	cs
 8003426:	2306      	movcs	r3, #6
 8003428:	2307      	movcc	r3, #7
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800342a:	68c2      	ldr	r2, [r0, #12]
 800342c:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
 8003430:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003432:	68c2      	ldr	r2, [r0, #12]
 8003434:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
 8003438:	60c3      	str	r3, [r0, #12]
}
 800343a:	2000      	movs	r0, #0
 800343c:	4770      	bx	lr
      UsbTrd = 0xFU;
 800343e:	230f      	movs	r3, #15
 8003440:	e7f3      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xEU;
 8003442:	230e      	movs	r3, #14
 8003444:	e7f1      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xDU;
 8003446:	230d      	movs	r3, #13
 8003448:	e7ef      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xCU;
 800344a:	230c      	movs	r3, #12
 800344c:	e7ed      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xBU;
 800344e:	230b      	movs	r3, #11
 8003450:	e7eb      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xAU;
 8003452:	230a      	movs	r3, #10
 8003454:	e7e9      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003456:	2309      	movs	r3, #9
 8003458:	e7e7      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0x8U;
 800345a:	2308      	movs	r3, #8
 800345c:	e7e5      	b.n	800342a <USB_SetTurnaroundTime+0x6e>
 800345e:	bf00      	nop
 8003460:	ff275340 	.word	0xff275340
 8003464:	000c34ff 	.word	0x000c34ff
 8003468:	ff1b1e40 	.word	0xff1b1e40
 800346c:	000f423f 	.word	0x000f423f
 8003470:	00124f7f 	.word	0x00124f7f
 8003474:	0013d620 	.word	0x0013d620
 8003478:	fee5b660 	.word	0xfee5b660
 800347c:	0016e35f 	.word	0x0016e35f
 8003480:	feced300 	.word	0xfeced300
 8003484:	001b7740 	.word	0x001b7740
 8003488:	feb35bc0 	.word	0xfeb35bc0
 800348c:	002191c0 	.word	0x002191c0
 8003490:	00387520 	.word	0x00387520
 8003494:	fe5954e0 	.word	0xfe5954e0
 8003498:	00419ce0 	.word	0x00419ce0

0800349c <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800349c:	6883      	ldr	r3, [r0, #8]
 800349e:	f043 0301 	orr.w	r3, r3, #1
 80034a2:	6083      	str	r3, [r0, #8]
}
 80034a4:	2000      	movs	r0, #0
 80034a6:	4770      	bx	lr

080034a8 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80034a8:	6883      	ldr	r3, [r0, #8]
 80034aa:	f023 0301 	bic.w	r3, r3, #1
 80034ae:	6083      	str	r3, [r0, #8]
}
 80034b0:	2000      	movs	r0, #0
 80034b2:	4770      	bx	lr

080034b4 <USB_SetCurrentMode>:
{
 80034b4:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80034b6:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80034b8:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80034ba:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
{
 80034be:	4605      	mov	r5, r0
 80034c0:	460c      	mov	r4, r1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80034c2:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80034c4:	d114      	bne.n	80034f0 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80034c6:	68c3      	ldr	r3, [r0, #12]
 80034c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80034cc:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80034ce:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80034d0:	200a      	movs	r0, #10
 80034d2:	f7fd fbd5 	bl	8000c80 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 80034d6:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80034d8:	07d9      	lsls	r1, r3, #31
      ms += 10U;
 80034da:	f104 040a 	add.w	r4, r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80034de:	d402      	bmi.n	80034e6 <USB_SetCurrentMode+0x32>
 80034e0:	2cc8      	cmp	r4, #200	@ 0xc8
 80034e2:	d1f5      	bne.n	80034d0 <USB_SetCurrentMode+0x1c>
      ms += 10U;
 80034e4:	24c8      	movs	r4, #200	@ 0xc8
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80034e6:	f1a4 03c8 	sub.w	r3, r4, #200	@ 0xc8
 80034ea:	4258      	negs	r0, r3
 80034ec:	4158      	adcs	r0, r3
}
 80034ee:	bd38      	pop	{r3, r4, r5, pc}
  else if (mode == USB_DEVICE_MODE)
 80034f0:	b971      	cbnz	r1, 8003510 <USB_SetCurrentMode+0x5c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80034f2:	68c3      	ldr	r3, [r0, #12]
 80034f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80034f8:	60c3      	str	r3, [r0, #12]
      HAL_Delay(10U);
 80034fa:	200a      	movs	r0, #10
 80034fc:	f7fd fbc0 	bl	8000c80 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8003500:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003502:	07da      	lsls	r2, r3, #31
      ms += 10U;
 8003504:	f104 040a 	add.w	r4, r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003508:	d5ed      	bpl.n	80034e6 <USB_SetCurrentMode+0x32>
 800350a:	2cc8      	cmp	r4, #200	@ 0xc8
 800350c:	d1f5      	bne.n	80034fa <USB_SetCurrentMode+0x46>
 800350e:	e7e9      	b.n	80034e4 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8003510:	2001      	movs	r0, #1
 8003512:	e7ec      	b.n	80034ee <USB_SetCurrentMode+0x3a>

08003514 <USB_FlushTxFifo>:
{
 8003514:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003516:	2300      	movs	r3, #0
{
 8003518:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 800351a:	9301      	str	r3, [sp, #4]
    count++;
 800351c:	9b01      	ldr	r3, [sp, #4]
 800351e:	3301      	adds	r3, #1
 8003520:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003522:	9b01      	ldr	r3, [sp, #4]
 8003524:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003528:	d815      	bhi.n	8003556 <USB_FlushTxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800352a:	6913      	ldr	r3, [r2, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	daf5      	bge.n	800351c <USB_FlushTxFifo+0x8>
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003530:	0189      	lsls	r1, r1, #6
  count = 0U;
 8003532:	2300      	movs	r3, #0
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003534:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8003538:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800353a:	6111      	str	r1, [r2, #16]
    count++;
 800353c:	9b01      	ldr	r3, [sp, #4]
 800353e:	3301      	adds	r3, #1
 8003540:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003542:	9b01      	ldr	r3, [sp, #4]
 8003544:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003548:	d805      	bhi.n	8003556 <USB_FlushTxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800354a:	6910      	ldr	r0, [r2, #16]
 800354c:	f010 0020 	ands.w	r0, r0, #32
 8003550:	d1f4      	bne.n	800353c <USB_FlushTxFifo+0x28>
}
 8003552:	b002      	add	sp, #8
 8003554:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003556:	2003      	movs	r0, #3
 8003558:	e7fb      	b.n	8003552 <USB_FlushTxFifo+0x3e>

0800355a <USB_FlushRxFifo>:
{
 800355a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800355c:	2300      	movs	r3, #0
{
 800355e:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8003560:	9301      	str	r3, [sp, #4]
    count++;
 8003562:	9b01      	ldr	r3, [sp, #4]
 8003564:	3301      	adds	r3, #1
 8003566:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003568:	9b01      	ldr	r3, [sp, #4]
 800356a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800356e:	d813      	bhi.n	8003598 <USB_FlushRxFifo+0x3e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003570:	6913      	ldr	r3, [r2, #16]
 8003572:	2b00      	cmp	r3, #0
 8003574:	daf5      	bge.n	8003562 <USB_FlushRxFifo+0x8>
  count = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800357a:	2310      	movs	r3, #16
 800357c:	6113      	str	r3, [r2, #16]
    count++;
 800357e:	9b01      	ldr	r3, [sp, #4]
 8003580:	3301      	adds	r3, #1
 8003582:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8003584:	9b01      	ldr	r3, [sp, #4]
 8003586:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800358a:	d805      	bhi.n	8003598 <USB_FlushRxFifo+0x3e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800358c:	6910      	ldr	r0, [r2, #16]
 800358e:	f010 0010 	ands.w	r0, r0, #16
 8003592:	d1f4      	bne.n	800357e <USB_FlushRxFifo+0x24>
}
 8003594:	b002      	add	sp, #8
 8003596:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003598:	2003      	movs	r0, #3
 800359a:	e7fb      	b.n	8003594 <USB_FlushRxFifo+0x3a>

0800359c <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800359c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80035a0:	4319      	orrs	r1, r3
 80035a2:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 80035a6:	2000      	movs	r0, #0
 80035a8:	4770      	bx	lr
	...

080035ac <USB_DevInit>:
{
 80035ac:	b084      	sub	sp, #16
 80035ae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035b2:	4604      	mov	r4, r0
 80035b4:	a809      	add	r0, sp, #36	@ 0x24
 80035b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	f89d 6024 	ldrb.w	r6, [sp, #36]	@ 0x24
 80035c0:	f89d 502e 	ldrb.w	r5, [sp, #46]	@ 0x2e
    USBx->DIEPTXF[i] = 0U;
 80035c4:	4619      	mov	r1, r3
 80035c6:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80035ca:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80035ce:	3301      	adds	r3, #1
 80035d0:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80035d2:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80035d4:	d1f7      	bne.n	80035c6 <USB_DevInit+0x1a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80035d6:	f504 6700 	add.w	r7, r4, #2048	@ 0x800
  if (cfg.vbus_sensing_enable == 0U)
 80035da:	2d00      	cmp	r5, #0
 80035dc:	d16c      	bne.n	80036b8 <USB_DevInit+0x10c>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f043 0302 	orr.w	r3, r3, #2
 80035e4:	607b      	str	r3, [r7, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80035e6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035ec:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80035ee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035f0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80035f4:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80035f6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80035fc:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003604:	f89d 3029 	ldrb.w	r3, [sp, #41]	@ 0x29
 8003608:	2b01      	cmp	r3, #1
 800360a:	d15f      	bne.n	80036cc <USB_DevInit+0x120>
    if (cfg.speed == USBD_HS_SPEED)
 800360c:	f89d 1027 	ldrb.w	r1, [sp, #39]	@ 0x27
 8003610:	2900      	cmp	r1, #0
 8003612:	d159      	bne.n	80036c8 <USB_DevInit+0x11c>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003614:	4620      	mov	r0, r4
 8003616:	f7ff ffc1 	bl	800359c <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800361a:	2110      	movs	r1, #16
 800361c:	4620      	mov	r0, r4
 800361e:	f7ff ff79 	bl	8003514 <USB_FlushTxFifo>
 8003622:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003624:	4620      	mov	r0, r4
 8003626:	f7ff ff98 	bl	800355a <USB_FlushRxFifo>
 800362a:	4308      	orrs	r0, r1
 800362c:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 800362e:	2300      	movs	r3, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003630:	3800      	subs	r0, #0
  USBx_DEVICE->DIEPMSK = 0U;
 8003632:	613b      	str	r3, [r7, #16]
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003634:	bf18      	it	ne
 8003636:	2001      	movne	r0, #1
  USBx_DEVICE->DOEPMSK = 0U;
 8003638:	617b      	str	r3, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800363a:	f504 6210 	add.w	r2, r4, #2304	@ 0x900
 800363e:	61fb      	str	r3, [r7, #28]
      USBx_INEP(i)->DIEPCTL = 0U;
 8003640:	4619      	mov	r1, r3
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003642:	f04f 4c90 	mov.w	ip, #1207959552	@ 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003646:	f04f 6e00 	mov.w	lr, #134217728	@ 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800364a:	f64f 387f 	movw	r8, #64383	@ 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800364e:	429e      	cmp	r6, r3
 8003650:	d83e      	bhi.n	80036d0 <USB_DevInit+0x124>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003652:	2200      	movs	r2, #0
 8003654:	f504 6330 	add.w	r3, r4, #2816	@ 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003658:	4611      	mov	r1, r2
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800365a:	f04f 4c90 	mov.w	ip, #1207959552	@ 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800365e:	f04f 6e00 	mov.w	lr, #134217728	@ 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003662:	f64f 387f 	movw	r8, #64383	@ 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003666:	4296      	cmp	r6, r2
 8003668:	d845      	bhi.n	80036f6 <USB_DevInit+0x14a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003670:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 8003672:	2300      	movs	r3, #0
 8003674:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003676:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 800367a:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800367c:	f89d 3026 	ldrb.w	r3, [sp, #38]	@ 0x26
 8003680:	b91b      	cbnz	r3, 800368a <USB_DevInit+0xde>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003682:	69a3      	ldr	r3, [r4, #24]
 8003684:	f043 0310 	orr.w	r3, r3, #16
 8003688:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800368a:	69a2      	ldr	r2, [r4, #24]
 800368c:	4b23      	ldr	r3, [pc, #140]	@ (800371c <USB_DevInit+0x170>)
 800368e:	4313      	orrs	r3, r2
 8003690:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8003692:	f89d 302a 	ldrb.w	r3, [sp, #42]	@ 0x2a
 8003696:	b11b      	cbz	r3, 80036a0 <USB_DevInit+0xf4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003698:	69a3      	ldr	r3, [r4, #24]
 800369a:	f043 0308 	orr.w	r3, r3, #8
 800369e:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80036a0:	2d01      	cmp	r5, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80036a2:	bf01      	itttt	eq
 80036a4:	69a3      	ldreq	r3, [r4, #24]
 80036a6:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 80036aa:	f043 0304 	orreq.w	r3, r3, #4
 80036ae:	61a3      	streq	r3, [r4, #24]
}
 80036b0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036b4:	b004      	add	sp, #16
 80036b6:	4770      	bx	lr
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80036b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036be:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80036c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80036c6:	e799      	b.n	80035fc <USB_DevInit+0x50>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80036c8:	4619      	mov	r1, r3
 80036ca:	e7a3      	b.n	8003614 <USB_DevInit+0x68>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80036cc:	2103      	movs	r1, #3
 80036ce:	e7a1      	b.n	8003614 <USB_DevInit+0x68>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80036d0:	f8d2 9000 	ldr.w	r9, [r2]
 80036d4:	f1b9 0f00 	cmp.w	r9, #0
 80036d8:	da0b      	bge.n	80036f2 <USB_DevInit+0x146>
      if (i == 0U)
 80036da:	b93b      	cbnz	r3, 80036ec <USB_DevInit+0x140>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80036dc:	f8c2 e000 	str.w	lr, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80036e0:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036e2:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80036e4:	f8c2 8008 	str.w	r8, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036e8:	3220      	adds	r2, #32
 80036ea:	e7b0      	b.n	800364e <USB_DevInit+0xa2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80036ec:	f8c2 c000 	str.w	ip, [r2]
 80036f0:	e7f6      	b.n	80036e0 <USB_DevInit+0x134>
      USBx_INEP(i)->DIEPCTL = 0U;
 80036f2:	6011      	str	r1, [r2, #0]
 80036f4:	e7f4      	b.n	80036e0 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80036f6:	f8d3 9000 	ldr.w	r9, [r3]
 80036fa:	f1b9 0f00 	cmp.w	r9, #0
 80036fe:	da0b      	bge.n	8003718 <USB_DevInit+0x16c>
      if (i == 0U)
 8003700:	b93a      	cbnz	r2, 8003712 <USB_DevInit+0x166>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003702:	f8c3 e000 	str.w	lr, [r3]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003706:	6119      	str	r1, [r3, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003708:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800370a:	f8c3 8008 	str.w	r8, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800370e:	3320      	adds	r3, #32
 8003710:	e7a9      	b.n	8003666 <USB_DevInit+0xba>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003712:	f8c3 c000 	str.w	ip, [r3]
 8003716:	e7f6      	b.n	8003706 <USB_DevInit+0x15a>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003718:	6019      	str	r1, [r3, #0]
 800371a:	e7f4      	b.n	8003706 <USB_DevInit+0x15a>
 800371c:	803c3800 	.word	0x803c3800

08003720 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003720:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003724:	f013 0006 	ands.w	r0, r3, #6
 8003728:	d004      	beq.n	8003734 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800372a:	f013 0f02 	tst.w	r3, #2
 800372e:	bf14      	ite	ne
 8003730:	2002      	movne	r0, #2
 8003732:	200f      	moveq	r0, #15
}
 8003734:	4770      	bx	lr

08003736 <USB_ActivateEndpoint>:
{
 8003736:	b530      	push	{r4, r5, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8003738:	780c      	ldrb	r4, [r1, #0]
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800373a:	2201      	movs	r2, #1
 800373c:	f004 050f 	and.w	r5, r4, #15
 8003740:	40aa      	lsls	r2, r5
  if (ep->is_in == 1U)
 8003742:	784d      	ldrb	r5, [r1, #1]
 8003744:	2d01      	cmp	r5, #1
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003746:	f500 6300 	add.w	r3, r0, #2048	@ 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800374a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
  if (ep->is_in == 1U)
 800374e:	d119      	bne.n	8003784 <USB_ActivateEndpoint+0x4e>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003750:	69dd      	ldr	r5, [r3, #28]
 8003752:	432a      	orrs	r2, r5
 8003754:	61da      	str	r2, [r3, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003756:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800375a:	041a      	lsls	r2, r3, #16
 800375c:	d410      	bmi.n	8003780 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800375e:	688a      	ldr	r2, [r1, #8]
 8003760:	f8d0 5900 	ldr.w	r5, [r0, #2304]	@ 0x900
 8003764:	f3c2 030a 	ubfx	r3, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003768:	790a      	ldrb	r2, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800376a:	432b      	orrs	r3, r5
 800376c:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 8003770:	ea43 5384 	orr.w	r3, r3, r4, lsl #22
 8003774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003778:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800377c:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003780:	2000      	movs	r0, #0
 8003782:	bd30      	pop	{r4, r5, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003784:	69dc      	ldr	r4, [r3, #28]
 8003786:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800378a:	61da      	str	r2, [r3, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800378c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003790:	041b      	lsls	r3, r3, #16
 8003792:	d4f5      	bmi.n	8003780 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003794:	688b      	ldr	r3, [r1, #8]
 8003796:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 800379a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800379e:	4313      	orrs	r3, r2
                                    ((uint32_t)ep->type << 18) |
 80037a0:	790a      	ldrb	r2, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80037a2:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 80037a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037ae:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80037b2:	e7e5      	b.n	8003780 <USB_ActivateEndpoint+0x4a>

080037b4 <USB_DeactivateEndpoint>:
{
 80037b4:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 80037b6:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 80037b8:	7849      	ldrb	r1, [r1, #1]
 80037ba:	2901      	cmp	r1, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80037bc:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 80037c0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 80037c4:	f002 020f 	and.w	r2, r2, #15
  if (ep->is_in == 1U)
 80037c8:	d122      	bne.n	8003810 <USB_DeactivateEndpoint+0x5c>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80037ca:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80037ce:	2900      	cmp	r1, #0
 80037d0:	da0b      	bge.n	80037ea <USB_DeactivateEndpoint+0x36>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80037d2:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80037d6:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 80037da:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80037de:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80037e2:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 80037e6:	f8c3 1900 	str.w	r1, [r3, #2304]	@ 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80037ea:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80037ec:	2101      	movs	r1, #1
 80037ee:	fa01 f202 	lsl.w	r2, r1, r2
 80037f2:	ea24 0402 	bic.w	r4, r4, r2
 80037f6:	63c4      	str	r4, [r0, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80037f8:	69c1      	ldr	r1, [r0, #28]
 80037fa:	ea21 0202 	bic.w	r2, r1, r2
 80037fe:	61c2      	str	r2, [r0, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003800:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8003804:	4a14      	ldr	r2, [pc, #80]	@ (8003858 <USB_DeactivateEndpoint+0xa4>)
 8003806:	400a      	ands	r2, r1
 8003808:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
}
 800380c:	2000      	movs	r0, #0
 800380e:	bd10      	pop	{r4, pc}
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003810:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003814:	2900      	cmp	r1, #0
 8003816:	da0b      	bge.n	8003830 <USB_DeactivateEndpoint+0x7c>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003818:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800381c:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
 8003820:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003824:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8003828:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 800382c:	f8c3 1b00 	str.w	r1, [r3, #2816]	@ 0xb00
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003830:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003832:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8003836:	fa01 f202 	lsl.w	r2, r1, r2
 800383a:	ea24 0402 	bic.w	r4, r4, r2
 800383e:	63c4      	str	r4, [r0, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003840:	69c1      	ldr	r1, [r0, #28]
 8003842:	ea21 0202 	bic.w	r2, r1, r2
 8003846:	61c2      	str	r2, [r0, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003848:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 800384c:	4a03      	ldr	r2, [pc, #12]	@ (800385c <USB_DeactivateEndpoint+0xa8>)
 800384e:	400a      	ands	r2, r1
 8003850:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8003854:	e7da      	b.n	800380c <USB_DeactivateEndpoint+0x58>
 8003856:	bf00      	nop
 8003858:	ec337800 	.word	0xec337800
 800385c:	eff37800 	.word	0xeff37800

08003860 <USB_EPStopXfer>:
{
 8003860:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003862:	2300      	movs	r3, #0
  if (ep->is_in == 1U)
 8003864:	784a      	ldrb	r2, [r1, #1]
  __IO uint32_t count = 0U;
 8003866:	9301      	str	r3, [sp, #4]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003868:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800386a:	2a01      	cmp	r2, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800386c:	ea4f 1343 	mov.w	r3, r3, lsl #5
  if (ep->is_in == 1U)
 8003870:	d11e      	bne.n	80038b0 <USB_EPStopXfer+0x50>
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003872:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8003876:	18c1      	adds	r1, r0, r3
 8003878:	58c2      	ldr	r2, [r0, r3]
 800387a:	2a00      	cmp	r2, #0
 800387c:	db02      	blt.n	8003884 <USB_EPStopXfer+0x24>
  HAL_StatusTypeDef ret = HAL_OK;
 800387e:	2000      	movs	r0, #0
}
 8003880:	b002      	add	sp, #8
 8003882:	4770      	bx	lr
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8003884:	58c2      	ldr	r2, [r0, r3]
 8003886:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800388a:	50c2      	str	r2, [r0, r3]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800388c:	58c2      	ldr	r2, [r0, r3]
 800388e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003892:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
 8003894:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
 8003898:	9b01      	ldr	r3, [sp, #4]
 800389a:	3301      	adds	r3, #1
 800389c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800389e:	9b01      	ldr	r3, [sp, #4]
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <USB_EPStopXfer+0x48>
          ret = HAL_ERROR;
 80038a4:	2001      	movs	r0, #1
 80038a6:	e7eb      	b.n	8003880 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80038a8:	680b      	ldr	r3, [r1, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	dbf4      	blt.n	8003898 <USB_EPStopXfer+0x38>
 80038ae:	e7e6      	b.n	800387e <USB_EPStopXfer+0x1e>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80038b0:	f500 6030 	add.w	r0, r0, #2816	@ 0xb00
 80038b4:	18c1      	adds	r1, r0, r3
 80038b6:	58c2      	ldr	r2, [r0, r3]
 80038b8:	2a00      	cmp	r2, #0
 80038ba:	dae0      	bge.n	800387e <USB_EPStopXfer+0x1e>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80038bc:	58c2      	ldr	r2, [r0, r3]
 80038be:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80038c2:	50c2      	str	r2, [r0, r3]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80038c4:	58c2      	ldr	r2, [r0, r3]
 80038c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038ca:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
 80038cc:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
 80038d0:	9b01      	ldr	r3, [sp, #4]
 80038d2:	3301      	adds	r3, #1
 80038d4:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80038d6:	9b01      	ldr	r3, [sp, #4]
 80038d8:	4293      	cmp	r3, r2
 80038da:	d8e3      	bhi.n	80038a4 <USB_EPStopXfer+0x44>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80038dc:	680b      	ldr	r3, [r1, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	dbf6      	blt.n	80038d0 <USB_EPStopXfer+0x70>
 80038e2:	e7cc      	b.n	800387e <USB_EPStopXfer+0x1e>

080038e4 <USB_WritePacket>:
{
 80038e4:	b510      	push	{r4, lr}
 80038e6:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80038ea:	b944      	cbnz	r4, 80038fe <USB_WritePacket+0x1a>
    count32b = ((uint32_t)len + 3U) / 4U;
 80038ec:	3303      	adds	r3, #3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80038ee:	3201      	adds	r2, #1
    count32b = ((uint32_t)len + 3U) / 4U;
 80038f0:	089b      	lsrs	r3, r3, #2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80038f2:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 80038f6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    for (i = 0U; i < count32b; i++)
 80038fa:	4299      	cmp	r1, r3
 80038fc:	d101      	bne.n	8003902 <USB_WritePacket+0x1e>
}
 80038fe:	2000      	movs	r0, #0
 8003900:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003902:	f851 2b04 	ldr.w	r2, [r1], #4
 8003906:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8003908:	e7f7      	b.n	80038fa <USB_WritePacket+0x16>
	...

0800390c <USB_EPStartXfer>:
{
 800390c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 8003910:	784b      	ldrb	r3, [r1, #1]
    if (ep->xfer_len == 0U)
 8003912:	690c      	ldr	r4, [r1, #16]
        if (ep->type == EP_TYPE_ISOC)
 8003914:	790f      	ldrb	r7, [r1, #4]
 8003916:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 8003b08 <USB_EPStartXfer+0x1fc>
 800391a:	f8df 81f0 	ldr.w	r8, [pc, #496]	@ 8003b0c <USB_EPStartXfer+0x200>
{
 800391e:	4616      	mov	r6, r2
  uint32_t epnum = (uint32_t)ep->num;
 8003920:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8003922:	2b01      	cmp	r3, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003924:	eb00 1542 	add.w	r5, r0, r2, lsl #5
  if (ep->is_in == 1U)
 8003928:	f040 8097 	bne.w	8003a5a <USB_EPStartXfer+0x14e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800392c:	f505 6c10 	add.w	ip, r5, #2304	@ 0x900
 8003930:	f8dc 3010 	ldr.w	r3, [ip, #16]
    if (ep->xfer_len == 0U)
 8003934:	bb74      	cbnz	r4, 8003994 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003936:	ea03 030e 	and.w	r3, r3, lr
 800393a:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800393e:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8003942:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003946:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800394a:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800394e:	ea03 0308 	and.w	r3, r3, r8
    if (dma == 1U)
 8003952:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003954:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 8003958:	d157      	bne.n	8003a0a <USB_EPStartXfer+0xfe>
      if ((uint32_t)ep->dma_addr != 0U)
 800395a:	69cb      	ldr	r3, [r1, #28]
 800395c:	b10b      	cbz	r3, 8003962 <USB_EPStartXfer+0x56>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800395e:	f8cc 3014 	str.w	r3, [ip, #20]
      if (ep->type == EP_TYPE_ISOC)
 8003962:	2f01      	cmp	r7, #1
 8003964:	d10c      	bne.n	8003980 <USB_EPStartXfer+0x74>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003966:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 800396a:	f413 7f80 	tst.w	r3, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800396e:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
 8003972:	bf0c      	ite	eq
 8003974:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003978:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
 800397c:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003980:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
 8003984:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8003988:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
}
 800398c:	2000      	movs	r0, #0
 800398e:	b002      	add	sp, #8
 8003990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003994:	ea03 0308 	and.w	r3, r3, r8
 8003998:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800399c:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80039a0:	ea03 030e 	and.w	r3, r3, lr
 80039a4:	f8cc 3010 	str.w	r3, [ip, #16]
        if (ep->xfer_len > ep->maxpacket)
 80039a8:	688b      	ldr	r3, [r1, #8]
      if (epnum == 0U)
 80039aa:	b97a      	cbnz	r2, 80039cc <USB_EPStartXfer+0xc0>
        if (ep->xfer_len > ep->maxpacket)
 80039ac:	42a3      	cmp	r3, r4
          ep->xfer_len = ep->maxpacket;
 80039ae:	bf38      	it	cc
 80039b0:	610b      	strcc	r3, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80039b2:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80039b6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80039ba:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80039be:	690b      	ldr	r3, [r1, #16]
 80039c0:	f8dc 4010 	ldr.w	r4, [ip, #16]
 80039c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c8:	4323      	orrs	r3, r4
 80039ca:	e7c2      	b.n	8003952 <USB_EPStartXfer+0x46>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80039cc:	441c      	add	r4, r3
 80039ce:	3c01      	subs	r4, #1
 80039d0:	fbb4 f4f3 	udiv	r4, r4, r3
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80039d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003b04 <USB_EPStartXfer+0x1f8>)
 80039d6:	f8dc e010 	ldr.w	lr, [ip, #16]
 80039da:	fa1f f884 	uxth.w	r8, r4
 80039de:	ea03 44c4 	and.w	r4, r3, r4, lsl #19
 80039e2:	ea44 040e 	orr.w	r4, r4, lr
        if (ep->type == EP_TYPE_ISOC)
 80039e6:	2f01      	cmp	r7, #1
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80039e8:	f8cc 4010 	str.w	r4, [ip, #16]
        if (ep->type == EP_TYPE_ISOC)
 80039ec:	d1e7      	bne.n	80039be <USB_EPStartXfer+0xb2>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80039ee:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80039f2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80039f6:	f8cc 3010 	str.w	r3, [ip, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80039fa:	f8dc 4010 	ldr.w	r4, [ip, #16]
 80039fe:	ea4f 7348 	mov.w	r3, r8, lsl #29
 8003a02:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8003a06:	4323      	orrs	r3, r4
 8003a08:	e7d7      	b.n	80039ba <USB_EPStartXfer+0xae>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003a0a:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8003a0e:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003a10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8003a14:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
        if (ep->xfer_len > 0U)
 8003a18:	690b      	ldr	r3, [r1, #16]
      if (ep->type != EP_TYPE_ISOC)
 8003a1a:	d00b      	beq.n	8003a34 <USB_EPStartXfer+0x128>
        if (ep->xfer_len > 0U)
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0b5      	beq.n	800398c <USB_EPStartXfer+0x80>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8003a20:	f8d0 1834 	ldr.w	r1, [r0, #2100]	@ 0x834
 8003a24:	f002 020f 	and.w	r2, r2, #15
 8003a28:	2301      	movs	r3, #1
 8003a2a:	4093      	lsls	r3, r2
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8003a32:	e7ab      	b.n	800398c <USB_EPStartXfer+0x80>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003a34:	f8d0 4808 	ldr.w	r4, [r0, #2056]	@ 0x808
 8003a38:	f414 7f80 	tst.w	r4, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003a3c:	f8d5 4900 	ldr.w	r4, [r5, #2304]	@ 0x900
 8003a40:	bf0c      	ite	eq
 8003a42:	f044 5400 	orreq.w	r4, r4, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003a46:	f044 5480 	orrne.w	r4, r4, #268435456	@ 0x10000000
 8003a4a:	f8c5 4900 	str.w	r4, [r5, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8003a4e:	9600      	str	r6, [sp, #0]
 8003a50:	68c9      	ldr	r1, [r1, #12]
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	f7ff ff46 	bl	80038e4 <USB_WritePacket>
 8003a58:	e798      	b.n	800398c <USB_EPStartXfer+0x80>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003a5a:	f8d5 3b10 	ldr.w	r3, [r5, #2832]	@ 0xb10
 8003a5e:	ea03 0308 	and.w	r3, r3, r8
 8003a62:	f8c5 3b10 	str.w	r3, [r5, #2832]	@ 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8003a66:	f8d5 3b10 	ldr.w	r3, [r5, #2832]	@ 0xb10
 8003a6a:	ea03 030e 	and.w	r3, r3, lr
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003a6e:	f505 6c30 	add.w	ip, r5, #2816	@ 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8003a72:	f8cc 3010 	str.w	r3, [ip, #16]
        ep->xfer_len = ep->maxpacket;
 8003a76:	688b      	ldr	r3, [r1, #8]
    if (epnum == 0U)
 8003a78:	bb5a      	cbnz	r2, 8003ad2 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8003a7a:	b104      	cbz	r4, 8003a7e <USB_EPStartXfer+0x172>
        ep->xfer_len = ep->maxpacket;
 8003a7c:	610b      	str	r3, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8003a7e:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8003a80:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8003a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8cc 3010 	str.w	r3, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003a8e:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8003a92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    if (dma == 1U)
 8003a96:	2e01      	cmp	r6, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8003a98:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 8003a9c:	d103      	bne.n	8003aa6 <USB_EPStartXfer+0x19a>
      if ((uint32_t)ep->xfer_buff != 0U)
 8003a9e:	68cb      	ldr	r3, [r1, #12]
 8003aa0:	b10b      	cbz	r3, 8003aa6 <USB_EPStartXfer+0x19a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8003aa2:	f8cc 3014 	str.w	r3, [ip, #20]
    if (ep->type == EP_TYPE_ISOC)
 8003aa6:	2f01      	cmp	r7, #1
 8003aa8:	d10c      	bne.n	8003ac4 <USB_EPStartXfer+0x1b8>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003aaa:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8003aae:	f413 7f80 	tst.w	r3, #256	@ 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8003ab2:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
 8003ab6:	bf0c      	ite	eq
 8003ab8:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003abc:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
 8003ac0:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003ac4:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
 8003ac8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8003acc:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
 8003ad0:	e75c      	b.n	800398c <USB_EPStartXfer+0x80>
      if (ep->xfer_len == 0U)
 8003ad2:	2c00      	cmp	r4, #0
 8003ad4:	d0d4      	beq.n	8003a80 <USB_EPStartXfer+0x174>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003ad6:	441c      	add	r4, r3
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b04 <USB_EPStartXfer+0x1f8>)
 8003ada:	f8dc e010 	ldr.w	lr, [ip, #16]
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8003ade:	3c01      	subs	r4, #1
 8003ae0:	fbb4 f4f3 	udiv	r4, r4, r3
 8003ae4:	b2a4      	uxth	r4, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003ae6:	ea02 42c4 	and.w	r2, r2, r4, lsl #19
        ep->xfer_size = ep->maxpacket * pktcnt;
 8003aea:	4363      	muls	r3, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003aec:	ea42 020e 	orr.w	r2, r2, lr
        ep->xfer_size = ep->maxpacket * pktcnt;
 8003af0:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8003af2:	f8cc 2010 	str.w	r2, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8003af6:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8003afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003afe:	4313      	orrs	r3, r2
 8003b00:	e7c9      	b.n	8003a96 <USB_EPStartXfer+0x18a>
 8003b02:	bf00      	nop
 8003b04:	1ff80000 	.word	0x1ff80000
 8003b08:	e007ffff 	.word	0xe007ffff
 8003b0c:	fff80000 	.word	0xfff80000

08003b10 <USB_ReadPacket>:
{
 8003b10:	4603      	mov	r3, r0
 8003b12:	b570      	push	{r4, r5, r6, lr}
  for (i = 0U; i < count32b; i++)
 8003b14:	2000      	movs	r0, #0
  uint32_t count32b = (uint32_t)len >> 2U;
 8003b16:	0894      	lsrs	r4, r2, #2
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003b18:	f503 5580 	add.w	r5, r3, #4096	@ 0x1000
  uint16_t remaining_bytes = len % 4U;
 8003b1c:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8003b20:	42a0      	cmp	r0, r4
 8003b22:	d310      	bcc.n	8003b46 <USB_ReadPacket+0x36>
 8003b24:	eb01 0084 	add.w	r0, r1, r4, lsl #2
  if (remaining_bytes != 0U)
 8003b28:	b162      	cbz	r2, 8003b44 <USB_ReadPacket+0x34>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8003b2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b2e:	681c      	ldr	r4, [r3, #0]
    i = 0U;
 8003b30:	2300      	movs	r3, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8003b32:	00d9      	lsls	r1, r3, #3
 8003b34:	fa24 f101 	lsr.w	r1, r4, r1
 8003b38:	54c1      	strb	r1, [r0, r3]
      i++;
 8003b3a:	3301      	adds	r3, #1
    } while (remaining_bytes != 0U);
 8003b3c:	b299      	uxth	r1, r3
 8003b3e:	428a      	cmp	r2, r1
 8003b40:	d1f7      	bne.n	8003b32 <USB_ReadPacket+0x22>
 8003b42:	4410      	add	r0, r2
}
 8003b44:	bd70      	pop	{r4, r5, r6, pc}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003b46:	682e      	ldr	r6, [r5, #0]
 8003b48:	f841 6020 	str.w	r6, [r1, r0, lsl #2]
  for (i = 0U; i < count32b; i++)
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	e7e7      	b.n	8003b20 <USB_ReadPacket+0x10>

08003b50 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 8003b50:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8003b52:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8003b54:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003b56:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8003b5a:	d112      	bne.n	8003b82 <USB_EPSetStall+0x32>
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003b5c:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8003b60:	2a00      	cmp	r2, #0
 8003b62:	db06      	blt.n	8003b72 <USB_EPSetStall+0x22>
 8003b64:	b12b      	cbz	r3, 8003b72 <USB_EPSetStall+0x22>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8003b66:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003b6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b6e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8003b72:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003b76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b7a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003b7e:	2000      	movs	r0, #0
 8003b80:	4770      	bx	lr
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8003b82:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8003b86:	2a00      	cmp	r2, #0
 8003b88:	db06      	blt.n	8003b98 <USB_EPSetStall+0x48>
 8003b8a:	b12b      	cbz	r3, 8003b98 <USB_EPSetStall+0x48>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8003b8c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003b90:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b94:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8003b98:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8003b9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003ba0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8003ba4:	e7eb      	b.n	8003b7e <USB_EPSetStall+0x2e>

08003ba6 <USB_EPClearStall>:
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ba6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8003ba8:	784a      	ldrb	r2, [r1, #1]
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003baa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003bae:	790b      	ldrb	r3, [r1, #4]
  if (ep->is_in == 1U)
 8003bb0:	2a01      	cmp	r2, #1
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003bb2:	f1a3 0302 	sub.w	r3, r3, #2
 8003bb6:	b2db      	uxtb	r3, r3
  if (ep->is_in == 1U)
 8003bb8:	d10f      	bne.n	8003bda <USB_EPClearStall+0x34>
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bba:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003bbe:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bc0:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003bc4:	f8c0 2900 	str.w	r2, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003bc8:	d805      	bhi.n	8003bd6 <USB_EPClearStall+0x30>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003bca:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bd2:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
}
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	4770      	bx	lr
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bda:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8003bde:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8003be2:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003be4:	f8c0 2b00 	str.w	r2, [r0, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003be8:	bf9e      	ittt	ls
 8003bea:	f8d0 3b00 	ldrls.w	r3, [r0, #2816]	@ 0xb00
 8003bee:	f043 5380 	orrls.w	r3, r3, #268435456	@ 0x10000000
 8003bf2:	f8c0 3b00 	strls.w	r3, [r0, #2816]	@ 0xb00
 8003bf6:	e7ee      	b.n	8003bd6 <USB_EPClearStall+0x30>

08003bf8 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8003bf8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8003bfc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003c00:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8003c04:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8003c08:	0109      	lsls	r1, r1, #4
 8003c0a:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8003c0e:	4319      	orrs	r1, r3
 8003c10:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8003c14:	2000      	movs	r0, #0
 8003c16:	4770      	bx	lr

08003c18 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c18:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8003c1c:	f023 0303 	bic.w	r3, r3, #3
 8003c20:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8003c24:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8003c28:	f023 0302 	bic.w	r3, r3, #2
 8003c2c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8003c30:	2000      	movs	r0, #0
 8003c32:	4770      	bx	lr

08003c34 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c34:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8003c38:	f023 0303 	bic.w	r3, r3, #3
 8003c3c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c40:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8003c44:	f043 0302 	orr.w	r3, r3, #2
 8003c48:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	4770      	bx	lr

08003c50 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8003c50:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8003c52:	6980      	ldr	r0, [r0, #24]
}
 8003c54:	4010      	ands	r0, r2
 8003c56:	4770      	bx	lr

08003c58 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8003c58:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8003c5c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8003c60:	69c0      	ldr	r0, [r0, #28]
 8003c62:	4018      	ands	r0, r3
}
 8003c64:	0c00      	lsrs	r0, r0, #16
 8003c66:	4770      	bx	lr

08003c68 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8003c68:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8003c6c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8003c70:	69c0      	ldr	r0, [r0, #28]
 8003c72:	4018      	ands	r0, r3
}
 8003c74:	b280      	uxth	r0, r0
 8003c76:	4770      	bx	lr

08003c78 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8003c78:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8003c7c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8003c80:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8003c84:	6940      	ldr	r0, [r0, #20]
}
 8003c86:	4010      	ands	r0, r2
 8003c88:	4770      	bx	lr

08003c8a <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8003c8a:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8003c8e:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8003c92:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8003c96:	f001 010f 	and.w	r1, r1, #15
 8003c9a:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8003c9c:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8003ca0:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8003ca2:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	4313      	orrs	r3, r2
}
 8003ca8:	4018      	ands	r0, r3
 8003caa:	4770      	bx	lr

08003cac <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8003cac:	6940      	ldr	r0, [r0, #20]
}
 8003cae:	f000 0001 	and.w	r0, r0, #1
 8003cb2:	4770      	bx	lr

08003cb4 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8003cb4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8003cb8:	f36f 030a 	bfc	r3, #0, #11
 8003cbc:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8003cc0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8003cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cc8:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8003ccc:	2000      	movs	r0, #0
 8003cce:	4770      	bx	lr

08003cd0 <USB_EP0_OutStart>:
{
 8003cd0:	b530      	push	{r4, r5, lr}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003cd2:	6c05      	ldr	r5, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8003cd4:	4c10      	ldr	r4, [pc, #64]	@ (8003d18 <USB_EP0_OutStart+0x48>)
 8003cd6:	42a5      	cmp	r5, r4
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003cd8:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8003cdc:	d903      	bls.n	8003ce6 <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003cde:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	@ 0xb00
 8003ce2:	2c00      	cmp	r4, #0
 8003ce4:	db16      	blt.n	8003d14 <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8003ce6:	2400      	movs	r4, #0
 8003ce8:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8003cea:	691c      	ldr	r4, [r3, #16]
 8003cec:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8003cf0:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8003cf2:	691c      	ldr	r4, [r3, #16]
 8003cf4:	f044 0418 	orr.w	r4, r4, #24
 8003cf8:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8003cfa:	691c      	ldr	r4, [r3, #16]
  if (dma == 1U)
 8003cfc:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8003cfe:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8003d02:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8003d04:	bf01      	itttt	eq
 8003d06:	615a      	streq	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8003d08:	f8d0 3b00 	ldreq.w	r3, [r0, #2816]	@ 0xb00
 8003d0c:	f043 2380 	orreq.w	r3, r3, #2147516416	@ 0x80008000
 8003d10:	f8c0 3b00 	streq.w	r3, [r0, #2816]	@ 0xb00
}
 8003d14:	2000      	movs	r0, #0
 8003d16:	bd30      	pop	{r4, r5, pc}
 8003d18:	4f54300a 	.word	0x4f54300a

08003d1c <USBD_AUDIO_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8003d1c:	236d      	movs	r3, #109	@ 0x6d
 8003d1e:	8003      	strh	r3, [r0, #0]

  return USBD_AUDIO_CfgDesc;
}
 8003d20:	4800      	ldr	r0, [pc, #0]	@ (8003d24 <USBD_AUDIO_GetCfgDesc+0x8>)
 8003d22:	4770      	bx	lr
 8003d24:	20000018 	.word	0x20000018

08003d28 <USBD_AUDIO_DataIn>:
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
}
 8003d28:	2000      	movs	r0, #0
 8003d2a:	4770      	bx	lr

08003d2c <USBD_AUDIO_EP0_RxReady>:
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003d2c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8003d30:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 8003d34:	b510      	push	{r4, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003d36:	f8d0 42c0 	ldr.w	r4, [r0, #704]	@ 0x2c0

  if (haudio == NULL)
 8003d3a:	b1bc      	cbz	r4, 8003d6c <USBD_AUDIO_EP0_RxReady+0x40>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8003d3c:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
 8003d40:	f894 3c0a 	ldrb.w	r3, [r4, #3082]	@ 0xc0a
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d103      	bne.n	8003d50 <USBD_AUDIO_EP0_RxReady+0x24>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8003d48:	f894 3c4c 	ldrb.w	r3, [r4, #3148]	@ 0xc4c
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d001      	beq.n	8003d54 <USBD_AUDIO_EP0_RxReady+0x28>
      haudio->control.cmd = 0U;
      haudio->control.len = 0U;
    }
  }

  return (uint8_t)USBD_OK;
 8003d50:	2000      	movs	r0, #0
}
 8003d52:	bd10      	pop	{r4, pc}
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8003d54:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
 8003d58:	f894 0c0b 	ldrb.w	r0, [r4, #3083]	@ 0xc0b
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8003d60:	2300      	movs	r3, #0
 8003d62:	f884 3c0a 	strb.w	r3, [r4, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 8003d66:	f884 3c4b 	strb.w	r3, [r4, #3147]	@ 0xc4b
 8003d6a:	e7f1      	b.n	8003d50 <USBD_AUDIO_EP0_RxReady+0x24>
    return (uint8_t)USBD_FAIL;
 8003d6c:	2003      	movs	r0, #3
 8003d6e:	e7f0      	b.n	8003d52 <USBD_AUDIO_EP0_RxReady+0x26>

08003d70 <USBD_AUDIO_EP0_TxReady>:
{
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
}
 8003d70:	2000      	movs	r0, #0
 8003d72:	4770      	bx	lr

08003d74 <USBD_AUDIO_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8003d74:	230a      	movs	r3, #10
 8003d76:	8003      	strh	r3, [r0, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
}
 8003d78:	4800      	ldr	r0, [pc, #0]	@ (8003d7c <USBD_AUDIO_GetDeviceQualifierDesc+0x8>)
 8003d7a:	4770      	bx	lr
 8003d7c:	2000000c 	.word	0x2000000c

08003d80 <USBD_AUDIO_IsoOutIncomplete>:
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8003d80:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8003d84:	32b0      	adds	r2, #176	@ 0xb0
{
 8003d86:	b510      	push	{r4, lr}
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8003d88:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8003d8c:	b154      	cbz	r4, 8003da4 <USBD_AUDIO_IsoOutIncomplete+0x24>
                               &haudio->buffer[haudio->wr_ptr],
 8003d8e:	f504 5340 	add.w	r3, r4, #12288	@ 0x3000
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8003d92:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 8003d96:	3204      	adds	r2, #4
 8003d98:	23c0      	movs	r3, #192	@ 0xc0
 8003d9a:	4422      	add	r2, r4
 8003d9c:	f001 f819 	bl	8004dd2 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8003da0:	2000      	movs	r0, #0
}
 8003da2:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8003da4:	2003      	movs	r0, #3
 8003da6:	e7fc      	b.n	8003da2 <USBD_AUDIO_IsoOutIncomplete+0x22>

08003da8 <USBD_AUDIO_DataOut>:
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003da8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8003dac:	33b0      	adds	r3, #176	@ 0xb0
{
 8003dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003db2:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
{
 8003db6:	4604      	mov	r4, r0
 8003db8:	4688      	mov	r8, r1
  if (haudio == NULL)
 8003dba:	2f00      	cmp	r7, #0
 8003dbc:	d049      	beq.n	8003e52 <USBD_AUDIO_DataOut+0xaa>
  if (epnum == AUDIOOutEpAdd)
 8003dbe:	2901      	cmp	r1, #1
 8003dc0:	d002      	beq.n	8003dc8 <USBD_AUDIO_DataOut+0x20>
  return (uint8_t)USBD_OK;
 8003dc2:	2000      	movs	r0, #0
}
 8003dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8003dc8:	f000 ffb2 	bl	8004d30 <USBD_LL_GetRxDataSize>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8003dcc:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8003dd0:	f507 5540 	add.w	r5, r7, #12288	@ 0x3000
 8003dd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8003dd8:	4606      	mov	r6, r0
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8003dda:	f8b5 0c08 	ldrh.w	r0, [r5, #3080]	@ 0xc08
 8003dde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8003de2:	3004      	adds	r0, #4
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	b2b1      	uxth	r1, r6
 8003de8:	4642      	mov	r2, r8
 8003dea:	4438      	add	r0, r7
 8003dec:	4798      	blx	r3
    haudio->wr_ptr += PacketSize;
 8003dee:	f8b5 3c08 	ldrh.w	r3, [r5, #3080]	@ 0xc08
 8003df2:	441e      	add	r6, r3
 8003df4:	b2b6      	uxth	r6, r6
    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8003df6:	f5b6 5f70 	cmp.w	r6, #15360	@ 0x3c00
 8003dfa:	d214      	bcs.n	8003e26 <USBD_AUDIO_DataOut+0x7e>
    haudio->wr_ptr += PacketSize;
 8003dfc:	f8a5 6c08 	strh.w	r6, [r5, #3080]	@ 0xc08
    if (haudio->rd_enable == 0U)
 8003e00:	f895 3c05 	ldrb.w	r3, [r5, #3077]	@ 0xc05
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8003e04:	f8b5 2c08 	ldrh.w	r2, [r5, #3080]	@ 0xc08
    if (haudio->rd_enable == 0U)
 8003e08:	b92b      	cbnz	r3, 8003e16 <USBD_AUDIO_DataOut+0x6e>
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8003e0a:	f5b2 5ff0 	cmp.w	r2, #7680	@ 0x1e00
        haudio->rd_enable = 1U;
 8003e0e:	bf04      	itt	eq
 8003e10:	2301      	moveq	r3, #1
 8003e12:	f885 3c05 	strbeq.w	r3, [r5, #3077]	@ 0xc05
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8003e16:	3204      	adds	r2, #4
 8003e18:	23c0      	movs	r3, #192	@ 0xc0
 8003e1a:	443a      	add	r2, r7
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	4620      	mov	r0, r4
 8003e20:	f000 ffd7 	bl	8004dd2 <USBD_LL_PrepareReceive>
 8003e24:	e7cd      	b.n	8003dc2 <USBD_AUDIO_DataOut+0x1a>
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8003e26:	f895 3c04 	ldrb.w	r3, [r5, #3076]	@ 0xc04
      haudio->wr_ptr = 0U;
 8003e2a:	2600      	movs	r6, #0
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8003e2c:	2b03      	cmp	r3, #3
      haudio->wr_ptr = 0U;
 8003e2e:	f8a5 6c08 	strh.w	r6, [r5, #3080]	@ 0xc08
      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8003e32:	d1e5      	bne.n	8003e00 <USBD_AUDIO_DataOut+0x58>
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8003e34:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8003e38:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003e3c:	4642      	mov	r2, r8
 8003e3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8003e42:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	1d38      	adds	r0, r7, #4
 8003e4a:	4798      	blx	r3
        haudio->offset = AUDIO_OFFSET_NONE;
 8003e4c:	f885 6c04 	strb.w	r6, [r5, #3076]	@ 0xc04
 8003e50:	e7d6      	b.n	8003e00 <USBD_AUDIO_DataOut+0x58>
    return (uint8_t)USBD_FAIL;
 8003e52:	2003      	movs	r0, #3
 8003e54:	e7b6      	b.n	8003dc4 <USBD_AUDIO_DataOut+0x1c>
	...

08003e58 <USBD_AUDIO_Setup>:
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003e58:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
{
 8003e5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003e5e:	33b0      	adds	r3, #176	@ 0xb0
{
 8003e60:	460d      	mov	r5, r1
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8003e62:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8003e66:	2700      	movs	r7, #0
{
 8003e68:	4604      	mov	r4, r0
  uint16_t status_info = 0U;
 8003e6a:	f8ad 7004 	strh.w	r7, [sp, #4]
  if (haudio == NULL)
 8003e6e:	2900      	cmp	r1, #0
 8003e70:	d06f      	beq.n	8003f52 <USBD_AUDIO_Setup+0xfa>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003e72:	782b      	ldrb	r3, [r5, #0]
 8003e74:	f013 0360 	ands.w	r3, r3, #96	@ 0x60
 8003e78:	d02f      	beq.n	8003eda <USBD_AUDIO_Setup+0x82>
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d165      	bne.n	8003f4a <USBD_AUDIO_Setup+0xf2>
      switch (req->bRequest)
 8003e7e:	786e      	ldrb	r6, [r5, #1]
 8003e80:	2e01      	cmp	r6, #1
 8003e82:	d012      	beq.n	8003eaa <USBD_AUDIO_Setup+0x52>
 8003e84:	2e81      	cmp	r6, #129	@ 0x81
 8003e86:	d160      	bne.n	8003f4a <USBD_AUDIO_Setup+0xf2>
  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8003e88:	f501 5370 	add.w	r3, r1, #15360	@ 0x3c00
 8003e8c:	330b      	adds	r3, #11
 8003e8e:	2240      	movs	r2, #64	@ 0x40
 8003e90:	4639      	mov	r1, r7
 8003e92:	4618      	mov	r0, r3
 8003e94:	f001 f967 	bl	8005166 <memset>
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8003e98:	88ea      	ldrh	r2, [r5, #6]
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8003e9a:	2a40      	cmp	r2, #64	@ 0x40
 8003e9c:	bf28      	it	cs
 8003e9e:	2240      	movcs	r2, #64	@ 0x40
 8003ea0:	4601      	mov	r1, r0
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	f000 fd3b 	bl	800491e <USBD_CtlSendData>
 8003ea8:	e001      	b.n	8003eae <USBD_AUDIO_Setup+0x56>
  if (req->wLength != 0U)
 8003eaa:	88ea      	ldrh	r2, [r5, #6]
 8003eac:	b912      	cbnz	r2, 8003eb4 <USBD_AUDIO_Setup+0x5c>
  USBD_StatusTypeDef ret = USBD_OK;
 8003eae:	2000      	movs	r0, #0
}
 8003eb0:	b003      	add	sp, #12
 8003eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8003eb4:	f501 5340 	add.w	r3, r1, #12288	@ 0x3000
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8003eb8:	2a40      	cmp	r2, #64	@ 0x40
 8003eba:	bf28      	it	cs
 8003ebc:	2240      	movcs	r2, #64	@ 0x40
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8003ebe:	f883 6c0a 	strb.w	r6, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8003ec2:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8003ec6:	88ac      	ldrh	r4, [r5, #4]
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8003ec8:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8003ecc:	0a24      	lsrs	r4, r4, #8
 8003ece:	f883 4c4c 	strb.w	r4, [r3, #3148]	@ 0xc4c
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8003ed2:	310b      	adds	r1, #11
 8003ed4:	f000 fd39 	bl	800494a <USBD_CtlPrepareRx>
 8003ed8:	e7e9      	b.n	8003eae <USBD_AUDIO_Setup+0x56>
      switch (req->bRequest)
 8003eda:	786b      	ldrb	r3, [r5, #1]
 8003edc:	2b0b      	cmp	r3, #11
 8003ede:	d834      	bhi.n	8003f4a <USBD_AUDIO_Setup+0xf2>
 8003ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee8 <USBD_AUDIO_Setup+0x90>)
 8003ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee6:	bf00      	nop
 8003ee8:	08003f19 	.word	0x08003f19
 8003eec:	08003eaf 	.word	0x08003eaf
 8003ef0:	08003f4b 	.word	0x08003f4b
 8003ef4:	08003f4b 	.word	0x08003f4b
 8003ef8:	08003f4b 	.word	0x08003f4b
 8003efc:	08003f4b 	.word	0x08003f4b
 8003f00:	08003f27 	.word	0x08003f27
 8003f04:	08003f4b 	.word	0x08003f4b
 8003f08:	08003f4b 	.word	0x08003f4b
 8003f0c:	08003f4b 	.word	0x08003f4b
 8003f10:	08003f77 	.word	0x08003f77
 8003f14:	08003f83 	.word	0x08003f83
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003f18:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d114      	bne.n	8003f4a <USBD_AUDIO_Setup+0xf2>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8003f20:	2202      	movs	r2, #2
 8003f22:	a901      	add	r1, sp, #4
 8003f24:	e7bd      	b.n	8003ea2 <USBD_AUDIO_Setup+0x4a>
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8003f26:	886b      	ldrh	r3, [r5, #2]
 8003f28:	0a1b      	lsrs	r3, r3, #8
 8003f2a:	2b21      	cmp	r3, #33	@ 0x21
 8003f2c:	d1bf      	bne.n	8003eae <USBD_AUDIO_Setup+0x56>
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8003f2e:	f8d0 62d0 	ldr.w	r6, [r0, #720]	@ 0x2d0
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  uint8_t *pAudioDesc =  NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8003f32:	7833      	ldrb	r3, [r6, #0]
 8003f34:	8872      	ldrh	r2, [r6, #2]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d907      	bls.n	8003f4a <USBD_AUDIO_Setup+0xf2>
  {
    ptr = desc->bLength;
 8003f3a:	f8ad 3006 	strh.w	r3, [sp, #6]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8003f3e:	4630      	mov	r0, r6

    while (ptr < desc->wTotalLength)
 8003f40:	8872      	ldrh	r2, [r6, #2]
 8003f42:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d805      	bhi.n	8003f56 <USBD_AUDIO_Setup+0xfe>
            USBD_CtlError(pdev, req);
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	4620      	mov	r0, r4
 8003f4e:	f000 fcbf 	bl	80048d0 <USBD_CtlError>
    return (uint8_t)USBD_FAIL;
 8003f52:	2003      	movs	r0, #3
 8003f54:	e7ac      	b.n	8003eb0 <USBD_AUDIO_Setup+0x58>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8003f56:	f10d 0106 	add.w	r1, sp, #6
 8003f5a:	f000 fa65 	bl	8004428 <USBD_GetNextDesc>
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8003f5e:	7843      	ldrb	r3, [r0, #1]
 8003f60:	2b24      	cmp	r3, #36	@ 0x24
 8003f62:	d1ed      	bne.n	8003f40 <USBD_AUDIO_Setup+0xe8>
 8003f64:	7883      	ldrb	r3, [r0, #2]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d1ea      	bne.n	8003f40 <USBD_AUDIO_Setup+0xe8>
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8003f6a:	88ea      	ldrh	r2, [r5, #6]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8003f6c:	2a09      	cmp	r2, #9
 8003f6e:	bf28      	it	cs
 8003f70:	2209      	movcs	r2, #9
 8003f72:	4601      	mov	r1, r0
 8003f74:	e795      	b.n	8003ea2 <USBD_AUDIO_Setup+0x4a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003f76:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8003f7a:	2b03      	cmp	r3, #3
 8003f7c:	d1e5      	bne.n	8003f4a <USBD_AUDIO_Setup+0xf2>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8003f7e:	2201      	movs	r2, #1
 8003f80:	e78f      	b.n	8003ea2 <USBD_AUDIO_Setup+0x4a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003f82:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8003f86:	2b03      	cmp	r3, #3
 8003f88:	d1df      	bne.n	8003f4a <USBD_AUDIO_Setup+0xf2>
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8003f8a:	78ab      	ldrb	r3, [r5, #2]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d8dc      	bhi.n	8003f4a <USBD_AUDIO_Setup+0xf2>
              haudio->alt_setting = (uint8_t)(req->wValue);
 8003f90:	600b      	str	r3, [r1, #0]
 8003f92:	e78c      	b.n	8003eae <USBD_AUDIO_Setup+0x56>

08003f94 <USBD_AUDIO_DeInit>:
{
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8003f98:	2101      	movs	r1, #1
 8003f9a:	f000 feed 	bl	8004d78 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8003f9e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8003fa2:	2500      	movs	r5, #0
 8003fa4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003fa8:	f884 5177 	strb.w	r5, [r4, #375]	@ 0x177
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8003fac:	f8c4 5170 	str.w	r5, [r4, #368]	@ 0x170
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8003fb0:	f8d3 22c0 	ldr.w	r2, [r3, #704]	@ 0x2c0
 8003fb4:	b192      	cbz	r2, 8003fdc <USBD_AUDIO_DeInit+0x48>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8003fb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8003fba:	4628      	mov	r0, r5
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8003fc0:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8003fc4:	33b0      	adds	r3, #176	@ 0xb0
 8003fc6:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8003fca:	f000 feb9 	bl	8004d40 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8003fce:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8003fd2:	33b0      	adds	r3, #176	@ 0xb0
 8003fd4:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 8003fd8:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8003fdc:	2000      	movs	r0, #0
 8003fde:	bd38      	pop	{r3, r4, r5, pc}

08003fe0 <USBD_AUDIO_Init>:
{
 8003fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fe4:	4604      	mov	r4, r0
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8003fe6:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8003fea:	f000 fea5 	bl	8004d38 <USBD_static_malloc>
  if (haudio == NULL)
 8003fee:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8003ff2:	33b0      	adds	r3, #176	@ 0xb0
  if (haudio == NULL)
 8003ff4:	4605      	mov	r5, r0
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8003ff6:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  if (haudio == NULL)
 8003ffa:	b910      	cbnz	r0, 8004002 <USBD_AUDIO_Init+0x22>
    return (uint8_t)USBD_EMEM;
 8003ffc:	2002      	movs	r0, #2
}
 8003ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004002:	2701      	movs	r7, #1
 8004004:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8004008:	23c0      	movs	r3, #192	@ 0xc0
 800400a:	463a      	mov	r2, r7
 800400c:	4639      	mov	r1, r7
 800400e:	f8c4 7170 	str.w	r7, [r4, #368]	@ 0x170
 8004012:	4620      	mov	r0, r4
 8004014:	f000 fea4 	bl	8004d60 <USBD_LL_OpenEP>
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8004018:	f505 5340 	add.w	r3, r5, #12288	@ 0x3000
  haudio->alt_setting = 0U;
 800401c:	2200      	movs	r2, #0
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800401e:	2603      	movs	r6, #3
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8004020:	f884 7177 	strb.w	r7, [r4, #375]	@ 0x177
  haudio->alt_setting = 0U;
 8004024:	602a      	str	r2, [r5, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8004026:	f8c3 6c04 	str.w	r6, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800402a:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800402e:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8004032:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004036:	2146      	movs	r1, #70	@ 0x46
 8004038:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800403c:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4798      	blx	r3
 8004044:	4680      	mov	r8, r0
 8004046:	b938      	cbnz	r0, 8004058 <USBD_AUDIO_Init+0x78>
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8004048:	23c0      	movs	r3, #192	@ 0xc0
 800404a:	1d2a      	adds	r2, r5, #4
 800404c:	4639      	mov	r1, r7
 800404e:	4620      	mov	r0, r4
 8004050:	f000 febf 	bl	8004dd2 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8004054:	4640      	mov	r0, r8
 8004056:	e7d2      	b.n	8003ffe <USBD_AUDIO_Init+0x1e>
    return (uint8_t)USBD_FAIL;
 8004058:	4630      	mov	r0, r6
 800405a:	e7d0      	b.n	8003ffe <USBD_AUDIO_Init+0x1e>

0800405c <USBD_AUDIO_IsoINIncomplete>:
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
 800405c:	2000      	movs	r0, #0
 800405e:	4770      	bx	lr

08004060 <USBD_AUDIO_SOF>:
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
 8004060:	2000      	movs	r0, #0
 8004062:	4770      	bx	lr

08004064 <USBD_AUDIO_Sync>:
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004064:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8004068:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 800406c:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800406e:	f8d0 62c0 	ldr.w	r6, [r0, #704]	@ 0x2c0
{
 8004072:	460a      	mov	r2, r1
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8004074:	b36e      	cbz	r6, 80040d2 <USBD_AUDIO_Sync+0x6e>
  haudio->offset = offset;
 8004076:	f506 5440 	add.w	r4, r6, #12288	@ 0x3000
 800407a:	f884 1c04 	strb.w	r1, [r4, #3076]	@ 0xc04
  if (haudio->rd_enable == 1U)
 800407e:	f894 1c05 	ldrb.w	r1, [r4, #3077]	@ 0xc05
    haudio->rd_ptr += (uint16_t)BufferSize;
 8004082:	f8b4 3c06 	ldrh.w	r3, [r4, #3078]	@ 0xc06
  if (haudio->rd_enable == 1U)
 8004086:	2901      	cmp	r1, #1
 8004088:	d108      	bne.n	800409c <USBD_AUDIO_Sync+0x38>
    haudio->rd_ptr += (uint16_t)BufferSize;
 800408a:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 800408e:	b29b      	uxth	r3, r3
    if (haudio->rd_ptr == AUDIO_TOTAL_BUF_SIZE)
 8004090:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
      haudio->rd_ptr = 0U;
 8004094:	bf08      	it	eq
 8004096:	2300      	moveq	r3, #0
 8004098:	f8a4 3c06 	strh.w	r3, [r4, #3078]	@ 0xc06
  if (haudio->rd_ptr > haudio->wr_ptr)
 800409c:	f8b4 5c06 	ldrh.w	r5, [r4, #3078]	@ 0xc06
 80040a0:	f8b4 3c08 	ldrh.w	r3, [r4, #3080]	@ 0xc08
 80040a4:	429d      	cmp	r5, r3
 80040a6:	d915      	bls.n	80040d4 <USBD_AUDIO_Sync+0x70>
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 80040a8:	1aed      	subs	r5, r5, r3
 80040aa:	2dbf      	cmp	r5, #191	@ 0xbf
 80040ac:	dd1a      	ble.n	80040e4 <USBD_AUDIO_Sync+0x80>
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 80040ae:	f5b5 5f6d 	cmp.w	r5, #15168	@ 0x3b40
 80040b2:	f641 53fc 	movw	r3, #7676	@ 0x1dfc
 80040b6:	bfcc      	ite	gt
 80040b8:	4619      	movgt	r1, r3
 80040ba:	f44f 51f0 	movle.w	r1, #7680	@ 0x1e00
  if (haudio->offset == AUDIO_OFFSET_FULL)
 80040be:	2a02      	cmp	r2, #2
 80040c0:	d107      	bne.n	80040d2 <USBD_AUDIO_Sync+0x6e>
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 80040c2:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
 80040c6:	1d30      	adds	r0, r6, #4
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	4798      	blx	r3
    haudio->offset = AUDIO_OFFSET_NONE;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f884 3c04 	strb.w	r3, [r4, #3076]	@ 0xc04
}
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
    if ((haudio->wr_ptr - haudio->rd_ptr) < AUDIO_OUT_PACKET)
 80040d4:	1b5b      	subs	r3, r3, r5
 80040d6:	2bbf      	cmp	r3, #191	@ 0xbf
 80040d8:	dd07      	ble.n	80040ea <USBD_AUDIO_Sync+0x86>
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 80040da:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 80040de:	f641 6304 	movw	r3, #7684	@ 0x1e04
 80040e2:	e7e8      	b.n	80040b6 <USBD_AUDIO_Sync+0x52>
        BufferSize += 4U;
 80040e4:	f641 6104 	movw	r1, #7684	@ 0x1e04
 80040e8:	e7e9      	b.n	80040be <USBD_AUDIO_Sync+0x5a>
      BufferSize -= 4U;
 80040ea:	f641 51fc 	movw	r1, #7676	@ 0x1dfc
 80040ee:	e7e6      	b.n	80040be <USBD_AUDIO_Sync+0x5a>

080040f0 <USBD_AUDIO_RegisterInterface>:
  if (fops == NULL)
 80040f0:	b139      	cbz	r1, 8004102 <USBD_AUDIO_RegisterInterface+0x12>
  pdev->pUserData[pdev->classId] = fops;
 80040f2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80040f6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80040fa:	f8c0 12c4 	str.w	r1, [r0, #708]	@ 0x2c4
  return (uint8_t)USBD_OK;
 80040fe:	2000      	movs	r0, #0
 8004100:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8004102:	2003      	movs	r0, #3
}
 8004104:	4770      	bx	lr

08004106 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004106:	b178      	cbz	r0, 8004128 <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8004108:	2300      	movs	r3, #0
 800410a:	f8c0 32b8 	str.w	r3, [r0, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800410e:	f8c0 32c4 	str.w	r3, [r0, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8004112:	f8c0 32d0 	str.w	r3, [r0, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004116:	b109      	cbz	r1, 800411c <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8004118:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800411c:	2301      	movs	r3, #1
 800411e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->id = id;
 8004122:	7002      	strb	r2, [r0, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8004124:	f000 bdc4 	b.w	8004cb0 <USBD_LL_Init>

  return ret;
}
 8004128:	2003      	movs	r0, #3
 800412a:	4770      	bx	lr

0800412c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800412c:	b513      	push	{r0, r1, r4, lr}
  uint16_t len = 0U;
 800412e:	2300      	movs	r3, #0
{
 8004130:	4604      	mov	r4, r0
  uint16_t len = 0U;
 8004132:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8004136:	b181      	cbz	r1, 800415a <USBD_RegisterClass+0x2e>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8004138:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
  pdev->pClass[0] = pclass;
 800413a:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800413e:	b123      	cbz	r3, 800414a <USBD_RegisterClass+0x1e>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8004140:	f10d 0006 	add.w	r0, sp, #6
 8004144:	4798      	blx	r3
 8004146:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800414a:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 800414e:	3301      	adds	r3, #1
 8004150:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8004154:	2000      	movs	r0, #0
}
 8004156:	b002      	add	sp, #8
 8004158:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800415a:	2003      	movs	r0, #3
 800415c:	e7fb      	b.n	8004156 <USBD_RegisterClass+0x2a>

0800415e <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800415e:	f000 bdf6 	b.w	8004d4e <USBD_LL_Start>

08004162 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8004162:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004166:	b10b      	cbz	r3, 800416c <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800416c:	4618      	mov	r0, r3
 800416e:	4770      	bx	lr

08004170 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004170:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8004172:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 800417a:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800417c:	bf18      	it	ne
 800417e:	2003      	movne	r0, #3
 8004180:	bd08      	pop	{r3, pc}

08004182 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004182:	b538      	push	{r3, r4, r5, lr}
 8004184:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004186:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800418a:	4628      	mov	r0, r5
 800418c:	f000 fb95 	bl	80048ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004190:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8004192:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 8004196:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800419a:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800419e:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 80041a2:	f001 031f 	and.w	r3, r1, #31
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d008      	beq.n	80041bc <USBD_LL_SetupStage+0x3a>
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d00c      	beq.n	80041c8 <USBD_LL_SetupStage+0x46>
 80041ae:	b98b      	cbnz	r3, 80041d4 <USBD_LL_SetupStage+0x52>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80041b0:	4629      	mov	r1, r5
 80041b2:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80041b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80041b8:	f000 b948 	b.w	800444c <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80041bc:	4629      	mov	r1, r5
 80041be:	4620      	mov	r0, r4
}
 80041c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80041c4:	f000 baa6 	b.w	8004714 <USBD_StdItfReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80041c8:	4629      	mov	r1, r5
 80041ca:	4620      	mov	r0, r4
}
 80041cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80041d0:	f000 bacf 	b.w	8004772 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80041d4:	4620      	mov	r0, r4
 80041d6:	f001 0180 	and.w	r1, r1, #128	@ 0x80
}
 80041da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80041de:	f000 bdd4 	b.w	8004d8a <USBD_LL_StallEP>

080041e2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80041e2:	b570      	push	{r4, r5, r6, lr}
 80041e4:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80041e6:	bb39      	cbnz	r1, 8004238 <USBD_LL_DataOutStage+0x56>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80041e8:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d112      	bne.n	8004216 <USBD_LL_DataOutStage+0x34>
    {
      if (pep->rem_length > pep->maxpacket)
 80041f0:	f8d0 3158 	ldr.w	r3, [r0, #344]	@ 0x158
 80041f4:	f8b0 2160 	ldrh.w	r2, [r0, #352]	@ 0x160
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d90e      	bls.n	800421a <USBD_LL_DataOutStage+0x38>
      {
        pep->rem_length -= pep->maxpacket;
        pep->pbuffer += pep->maxpacket;
 80041fc:	f8d0 1164 	ldr.w	r1, [r0, #356]	@ 0x164
        pep->rem_length -= pep->maxpacket;
 8004200:	1a9b      	subs	r3, r3, r2
        pep->pbuffer += pep->maxpacket;
 8004202:	4411      	add	r1, r2

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8004204:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 8004206:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
        pep->pbuffer += pep->maxpacket;
 800420a:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800420e:	bf38      	it	cc
 8004210:	461a      	movcc	r2, r3
 8004212:	f000 fbab 	bl	800496c <USBD_CtlContinueRx>
      }
    }
  }

  return USBD_OK;
}
 8004216:	2000      	movs	r0, #0
 8004218:	bd70      	pop	{r4, r5, r6, pc}
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800421a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800421e:	2b03      	cmp	r3, #3
 8004220:	d106      	bne.n	8004230 <USBD_LL_DataOutStage+0x4e>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8004222:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	b113      	cbz	r3, 8004230 <USBD_LL_DataOutStage+0x4e>
              pdev->classId = idx;
 800422a:	f8c0 12d4 	str.w	r1, [r0, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800422e:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 8004230:	4620      	mov	r0, r4
 8004232:	f000 fba3 	bl	800497c <USBD_CtlSendStatus>
 8004236:	e7ee      	b.n	8004216 <USBD_LL_DataOutStage+0x34>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004238:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800423c:	2b03      	cmp	r3, #3
 800423e:	d1ea      	bne.n	8004216 <USBD_LL_DataOutStage+0x34>
        if (pdev->pClass[idx]->DataOut != NULL)
 8004240:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0e5      	beq.n	8004216 <USBD_LL_DataOutStage+0x34>
          pdev->classId = idx;
 800424a:	2200      	movs	r2, #0
}
 800424c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 8004250:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8004254:	4718      	bx	r3

08004256 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8004256:	b570      	push	{r4, r5, r6, lr}
 8004258:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800425a:	460d      	mov	r5, r1
 800425c:	2900      	cmp	r1, #0
 800425e:	d13f      	bne.n	80042e0 <USBD_LL_DataInStage+0x8a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8004260:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8004264:	2b02      	cmp	r3, #2
 8004266:	d110      	bne.n	800428a <USBD_LL_DataInStage+0x34>
    {
      if (pep->rem_length > pep->maxpacket)
 8004268:	6982      	ldr	r2, [r0, #24]
 800426a:	8c03      	ldrh	r3, [r0, #32]
 800426c:	429a      	cmp	r2, r3
 800426e:	d914      	bls.n	800429a <USBD_LL_DataInStage+0x44>
      {
        pep->rem_length -= pep->maxpacket;
        pep->pbuffer += pep->maxpacket;
 8004270:	6a41      	ldr	r1, [r0, #36]	@ 0x24
        pep->rem_length -= pep->maxpacket;
 8004272:	1ad2      	subs	r2, r2, r3
        pep->pbuffer += pep->maxpacket;
 8004274:	4419      	add	r1, r3
        pep->rem_length -= pep->maxpacket;
 8004276:	6182      	str	r2, [r0, #24]
        pep->pbuffer += pep->maxpacket;
 8004278:	6241      	str	r1, [r0, #36]	@ 0x24

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800427a:	f000 fb5e 	bl	800493a <USBD_CtlContinueSendData>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800427e:	462b      	mov	r3, r5
 8004280:	462a      	mov	r2, r5
 8004282:	4629      	mov	r1, r5
 8004284:	4620      	mov	r0, r4
 8004286:	f000 fda4 	bl	8004dd2 <USBD_LL_PrepareReceive>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800428a:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 800428e:	b113      	cbz	r3, 8004296 <USBD_LL_DataInStage+0x40>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
      }
    }
  }

  return USBD_OK;
}
 8004296:	2000      	movs	r0, #0
 8004298:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->maxpacket == pep->rem_length) &&
 800429a:	d10c      	bne.n	80042b6 <USBD_LL_DataInStage+0x60>
            (pep->total_length >= pep->maxpacket) &&
 800429c:	6943      	ldr	r3, [r0, #20]
        if ((pep->maxpacket == pep->rem_length) &&
 800429e:	429a      	cmp	r2, r3
 80042a0:	d809      	bhi.n	80042b6 <USBD_LL_DataInStage+0x60>
            (pep->total_length >= pep->maxpacket) &&
 80042a2:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d205      	bcs.n	80042b6 <USBD_LL_DataInStage+0x60>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80042aa:	460a      	mov	r2, r1
 80042ac:	f000 fb45 	bl	800493a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80042b0:	f8c4 5298 	str.w	r5, [r4, #664]	@ 0x298
 80042b4:	e7e3      	b.n	800427e <USBD_LL_DataInStage+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80042b6:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d108      	bne.n	80042d0 <USBD_LL_DataInStage+0x7a>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80042be:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	b123      	cbz	r3, 80042d0 <USBD_LL_DataInStage+0x7a>
              pdev->classId = 0U;
 80042c6:	2200      	movs	r2, #0
 80042c8:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80042cc:	4620      	mov	r0, r4
 80042ce:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80042d0:	2180      	movs	r1, #128	@ 0x80
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 fd59 	bl	8004d8a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80042d8:	4620      	mov	r0, r4
 80042da:	f000 fb5a 	bl	8004992 <USBD_CtlReceiveStatus>
 80042de:	e7d4      	b.n	800428a <USBD_LL_DataInStage+0x34>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80042e0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80042e4:	2b03      	cmp	r3, #3
 80042e6:	d1d6      	bne.n	8004296 <USBD_LL_DataInStage+0x40>
        if (pdev->pClass[idx]->DataIn != NULL)
 80042e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0d1      	beq.n	8004296 <USBD_LL_DataInStage+0x40>
          pdev->classId = idx;
 80042f2:	2200      	movs	r2, #0
}
 80042f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 80042f8:	f8c0 22d4 	str.w	r2, [r0, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80042fc:	4718      	bx	r3

080042fe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80042fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004300:	2301      	movs	r3, #1
 8004302:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8004306:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
  pdev->ep0_state = USBD_EP0_IDLE;
 800430a:	2100      	movs	r1, #0
{
 800430c:	4604      	mov	r4, r0
  pdev->ep0_state = USBD_EP0_IDLE;
 800430e:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8004312:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8004314:	f8c0 12a4 	str.w	r1, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8004318:	f880 12a0 	strb.w	r1, [r0, #672]	@ 0x2a0
  if (pdev->pClass[0] != NULL)
 800431c:	b9bb      	cbnz	r3, 800434e <USBD_LL_Reset+0x50>
  USBD_StatusTypeDef ret = USBD_OK;
 800431e:	2600      	movs	r6, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004320:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004322:	2540      	movs	r5, #64	@ 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004324:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004326:	2701      	movs	r7, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004328:	2340      	movs	r3, #64	@ 0x40
 800432a:	4620      	mov	r0, r4
 800432c:	f000 fd18 	bl	8004d60 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004330:	f884 7163 	strb.w	r7, [r4, #355]	@ 0x163
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004334:	f8a4 5160 	strh.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004338:	462b      	mov	r3, r5
 800433a:	2200      	movs	r2, #0
 800433c:	2180      	movs	r1, #128	@ 0x80
 800433e:	4620      	mov	r0, r4
 8004340:	f000 fd0e 	bl	8004d60 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004344:	f884 7023 	strb.w	r7, [r4, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004348:	8425      	strh	r5, [r4, #32]

  return ret;
}
 800434a:	4630      	mov	r0, r6
 800434c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (pdev->pClass[0]->DeInit != NULL)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0e4      	beq.n	800431e <USBD_LL_Reset+0x20>
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8004354:	4798      	blx	r3
 8004356:	2800      	cmp	r0, #0
 8004358:	d0e1      	beq.n	800431e <USBD_LL_Reset+0x20>
        ret = USBD_FAIL;
 800435a:	2603      	movs	r6, #3
 800435c:	e7e0      	b.n	8004320 <USBD_LL_Reset+0x22>

0800435e <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800435e:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8004360:	2000      	movs	r0, #0
 8004362:	4770      	bx	lr

08004364 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8004364:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004368:	2b04      	cmp	r3, #4
  {
    pdev->dev_old_state = pdev->dev_state;
 800436a:	bf1e      	ittt	ne
 800436c:	f890 329c 	ldrbne.w	r3, [r0, #668]	@ 0x29c
 8004370:	b2db      	uxtbne	r3, r3
 8004372:	f880 329d 	strbne.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8004376:	2304      	movs	r3, #4
 8004378:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800437c:	2000      	movs	r0, #0
 800437e:	4770      	bx	lr

08004380 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8004380:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004384:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8004386:	bf02      	ittt	eq
 8004388:	f890 329d 	ldrbeq.w	r3, [r0, #669]	@ 0x29d
 800438c:	b2db      	uxtbeq	r3, r3
 800438e:	f880 329c 	strbeq.w	r3, [r0, #668]	@ 0x29c
  }

  return USBD_OK;
}
 8004392:	2000      	movs	r0, #0
 8004394:	4770      	bx	lr

08004396 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004396:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004398:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800439c:	2a03      	cmp	r2, #3
 800439e:	d105      	bne.n	80043ac <USBD_LL_SOF+0x16>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80043a0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80043a4:	b113      	cbz	r3, 80043ac <USBD_LL_SOF+0x16>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	b103      	cbz	r3, 80043ac <USBD_LL_SOF+0x16>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80043aa:	4798      	blx	r3
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 80043ac:	2000      	movs	r0, #0
 80043ae:	bd08      	pop	{r3, pc}

080043b0 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 80043b0:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80043b4:	32ae      	adds	r2, #174	@ 0xae
{
 80043b6:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80043b8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80043bc:	b14a      	cbz	r2, 80043d2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80043be:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d101      	bne.n	80043ca <USBD_LL_IsoINIncomplete+0x1a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80043c6:	6a13      	ldr	r3, [r2, #32]
 80043c8:	b90b      	cbnz	r3, 80043ce <USBD_LL_IsoINIncomplete+0x1e>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80043ca:	2000      	movs	r0, #0
}
 80043cc:	bd08      	pop	{r3, pc}
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80043ce:	4798      	blx	r3
 80043d0:	e7fb      	b.n	80043ca <USBD_LL_IsoINIncomplete+0x1a>
    return USBD_FAIL;
 80043d2:	2003      	movs	r0, #3
 80043d4:	e7fa      	b.n	80043cc <USBD_LL_IsoINIncomplete+0x1c>

080043d6 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 80043d6:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 80043da:	32ae      	adds	r2, #174	@ 0xae
{
 80043dc:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80043de:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80043e2:	b14a      	cbz	r2, 80043f8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80043e4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80043e8:	2b03      	cmp	r3, #3
 80043ea:	d101      	bne.n	80043f0 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80043ec:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80043ee:	b90b      	cbnz	r3, 80043f4 <USBD_LL_IsoOUTIncomplete+0x1e>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80043f0:	2000      	movs	r0, #0
}
 80043f2:	bd08      	pop	{r3, pc}
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80043f4:	4798      	blx	r3
 80043f6:	e7fb      	b.n	80043f0 <USBD_LL_IsoOUTIncomplete+0x1a>
    return USBD_FAIL;
 80043f8:	2003      	movs	r0, #3
 80043fa:	e7fa      	b.n	80043f2 <USBD_LL_IsoOUTIncomplete+0x1c>

080043fc <USBD_LL_DevConnected>:
  * @brief  USBD_LL_DevConnected
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
 80043fc:	2000      	movs	r0, #0
 80043fe:	4770      	bx	lr

08004400 <USBD_LL_DevDisconnected>:
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004400:	2201      	movs	r2, #1
{
 8004402:	b508      	push	{r3, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004404:	f880 229c 	strb.w	r2, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8004408:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
 800440c:	b90a      	cbnz	r2, 8004412 <USBD_LL_DevDisconnected+0x12>
  USBD_StatusTypeDef   ret = USBD_OK;
 800440e:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8004410:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8004412:	6852      	ldr	r2, [r2, #4]
 8004414:	7901      	ldrb	r1, [r0, #4]
 8004416:	4790      	blx	r2
 8004418:	2800      	cmp	r0, #0
 800441a:	d0f8      	beq.n	800440e <USBD_LL_DevDisconnected+0xe>
      ret = USBD_FAIL;
 800441c:	2003      	movs	r0, #3
 800441e:	e7f7      	b.n	8004410 <USBD_LL_DevDisconnected+0x10>

08004420 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8004420:	2000      	movs	r0, #0
 8004422:	4770      	bx	lr

08004424 <USBD_CoreFindEP>:
  *         return the class index relative to the selected endpoint
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
 8004424:	2000      	movs	r0, #0
 8004426:	4770      	bx	lr

08004428 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8004428:	7802      	ldrb	r2, [r0, #0]
 800442a:	880b      	ldrh	r3, [r1, #0]
 800442c:	4413      	add	r3, r2
 800442e:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);

  return (pnext);
}
 8004430:	4410      	add	r0, r2
 8004432:	4770      	bx	lr

08004434 <USBD_CtlError.constprop.0>:
  *         Handle USB low level Error
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 8004434:	b510      	push	{r4, lr}
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8004436:	2180      	movs	r1, #128	@ 0x80
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 8004438:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800443a:	f000 fca6 	bl	8004d8a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800443e:	4620      	mov	r0, r4
 8004440:	2100      	movs	r1, #0
}
 8004442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 8004446:	f000 bca0 	b.w	8004d8a <USBD_LL_StallEP>
	...

0800444c <USBD_StdDevReq>:
{
 800444c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800444e:	780b      	ldrb	r3, [r1, #0]
 8004450:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004454:	2b20      	cmp	r3, #32
{
 8004456:	4604      	mov	r4, r0
 8004458:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800445a:	d009      	beq.n	8004470 <USBD_StdDevReq+0x24>
 800445c:	2b40      	cmp	r3, #64	@ 0x40
 800445e:	d007      	beq.n	8004470 <USBD_StdDevReq+0x24>
 8004460:	b193      	cbz	r3, 8004488 <USBD_StdDevReq+0x3c>
      USBD_CtlError(pdev, req);
 8004462:	4620      	mov	r0, r4
 8004464:	f7ff ffe6 	bl	8004434 <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 8004468:	2500      	movs	r5, #0
}
 800446a:	4628      	mov	r0, r5
 800446c:	b002      	add	sp, #8
 800446e:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8004470:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8004474:	33ae      	adds	r3, #174	@ 0xae
 8004476:	4629      	mov	r1, r5
 8004478:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	4620      	mov	r0, r4
}
 8004480:	b002      	add	sp, #8
 8004482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8004486:	4718      	bx	r3
      switch (req->bRequest)
 8004488:	784b      	ldrb	r3, [r1, #1]
 800448a:	2b09      	cmp	r3, #9
 800448c:	d8e9      	bhi.n	8004462 <USBD_StdDevReq+0x16>
 800448e:	a201      	add	r2, pc, #4	@ (adr r2, 8004494 <USBD_StdDevReq+0x48>)
 8004490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004494:	080046b5 	.word	0x080046b5
 8004498:	080046f9 	.word	0x080046f9
 800449c:	08004463 	.word	0x08004463
 80044a0:	080046dd 	.word	0x080046dd
 80044a4:	08004463 	.word	0x08004463
 80044a8:	080045af 	.word	0x080045af
 80044ac:	080044bd 	.word	0x080044bd
 80044b0:	08004463 	.word	0x08004463
 80044b4:	08004689 	.word	0x08004689
 80044b8:	080045f1 	.word	0x080045f1
  uint16_t len = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80044c2:	884b      	ldrh	r3, [r1, #2]
 80044c4:	0a1a      	lsrs	r2, r3, #8
 80044c6:	3a01      	subs	r2, #1
 80044c8:	2a06      	cmp	r2, #6
 80044ca:	d8ca      	bhi.n	8004462 <USBD_StdDevReq+0x16>
 80044cc:	a101      	add	r1, pc, #4	@ (adr r1, 80044d4 <USBD_StdDevReq+0x88>)
 80044ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80044d2:	bf00      	nop
 80044d4:	080044f1 	.word	0x080044f1
 80044d8:	08004523 	.word	0x08004523
 80044dc:	0800453d 	.word	0x0800453d
 80044e0:	08004463 	.word	0x08004463
 80044e4:	08004463 	.word	0x08004463
 80044e8:	08004581 	.word	0x08004581
 80044ec:	08004597 	.word	0x08004597
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80044f0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80044f4:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80044f6:	7c20      	ldrb	r0, [r4, #16]
 80044f8:	f10d 0106 	add.w	r1, sp, #6
 80044fc:	4798      	blx	r3
  if (req->wLength != 0U)
 80044fe:	88ea      	ldrh	r2, [r5, #6]
 8004500:	2a00      	cmp	r2, #0
 8004502:	f000 80a4 	beq.w	800464e <USBD_StdDevReq+0x202>
    if (len != 0U)
 8004506:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d0a9      	beq.n	8004462 <USBD_StdDevReq+0x16>
      len = MIN(len, req->wLength);
 800450e:	429a      	cmp	r2, r3
 8004510:	bf28      	it	cs
 8004512:	461a      	movcs	r2, r3
 8004514:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004518:	4601      	mov	r1, r0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800451a:	4620      	mov	r0, r4
 800451c:	f000 f9ff 	bl	800491e <USBD_CtlSendData>
      break;
 8004520:	e7a2      	b.n	8004468 <USBD_StdDevReq+0x1c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004522:	7c02      	ldrb	r2, [r0, #16]
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8004524:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004528:	b932      	cbnz	r2, 8004538 <USBD_StdDevReq+0xec>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800452a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800452c:	f10d 0006 	add.w	r0, sp, #6
 8004530:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004532:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004534:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004536:	e7e2      	b.n	80044fe <USBD_StdDevReq+0xb2>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8004538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453a:	e7f7      	b.n	800452c <USBD_StdDevReq+0xe0>
      switch ((uint8_t)(req->wValue))
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b05      	cmp	r3, #5
 8004540:	d88f      	bhi.n	8004462 <USBD_StdDevReq+0x16>
 8004542:	e8df f003 	tbb	[pc, r3]
 8004546:	0903      	.short	0x0903
 8004548:	1915110d 	.word	0x1915110d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800454c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004550:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1cf      	bne.n	80044f6 <USBD_StdDevReq+0xaa>
 8004556:	e784      	b.n	8004462 <USBD_StdDevReq+0x16>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004558:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	e7f8      	b.n	8004552 <USBD_StdDevReq+0x106>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004560:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	e7f4      	b.n	8004552 <USBD_StdDevReq+0x106>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004568:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	e7f0      	b.n	8004552 <USBD_StdDevReq+0x106>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004570:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	e7ec      	b.n	8004552 <USBD_StdDevReq+0x106>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004578:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	e7e8      	b.n	8004552 <USBD_StdDevReq+0x106>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004580:	7c03      	ldrb	r3, [r0, #16]
 8004582:	2b00      	cmp	r3, #0
 8004584:	f47f af6d 	bne.w	8004462 <USBD_StdDevReq+0x16>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8004588:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800458c:	f10d 0006 	add.w	r0, sp, #6
 8004590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004592:	4798      	blx	r3
  if (err != 0U)
 8004594:	e7b3      	b.n	80044fe <USBD_StdDevReq+0xb2>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004596:	7c03      	ldrb	r3, [r0, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	f47f af62 	bne.w	8004462 <USBD_StdDevReq+0x16>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800459e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80045a2:	f10d 0006 	add.w	r0, sp, #6
 80045a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a8:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80045aa:	2307      	movs	r3, #7
 80045ac:	e7c2      	b.n	8004534 <USBD_StdDevReq+0xe8>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80045ae:	888b      	ldrh	r3, [r1, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	f47f af56 	bne.w	8004462 <USBD_StdDevReq+0x16>
 80045b6:	88cb      	ldrh	r3, [r1, #6]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f47f af52 	bne.w	8004462 <USBD_StdDevReq+0x16>
 80045be:	884d      	ldrh	r5, [r1, #2]
 80045c0:	2d7f      	cmp	r5, #127	@ 0x7f
 80045c2:	f63f af4e 	bhi.w	8004462 <USBD_StdDevReq+0x16>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80045c6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	f43f af49 	beq.w	8004462 <USBD_StdDevReq+0x16>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80045d0:	b2ed      	uxtb	r5, r5
      pdev->dev_address = dev_addr;
 80045d2:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80045d6:	4629      	mov	r1, r5
 80045d8:	f000 fbe9 	bl	8004dae <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80045dc:	4620      	mov	r0, r4
 80045de:	f000 f9cd 	bl	800497c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80045e2:	b11d      	cbz	r5, 80045ec <USBD_StdDevReq+0x1a0>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80045e4:	2302      	movs	r3, #2
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80045e6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80045ea:	e73d      	b.n	8004468 <USBD_StdDevReq+0x1c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e7fa      	b.n	80045e6 <USBD_StdDevReq+0x19a>
  cfgidx = (uint8_t)(req->wValue);
 80045f0:	7889      	ldrb	r1, [r1, #2]
 80045f2:	4d47      	ldr	r5, [pc, #284]	@ (8004710 <USBD_StdDevReq+0x2c4>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80045f4:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80045f6:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80045f8:	d903      	bls.n	8004602 <USBD_StdDevReq+0x1b6>
    USBD_CtlError(pdev, req);
 80045fa:	f7ff ff1b 	bl	8004434 <USBD_CtlError.constprop.0>
    return USBD_FAIL;
 80045fe:	2503      	movs	r5, #3
 8004600:	e733      	b.n	800446a <USBD_StdDevReq+0x1e>
  switch (pdev->dev_state)
 8004602:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004606:	2b02      	cmp	r3, #2
 8004608:	b2de      	uxtb	r6, r3
 800460a:	d008      	beq.n	800461e <USBD_StdDevReq+0x1d2>
 800460c:	2e03      	cmp	r6, #3
 800460e:	d017      	beq.n	8004640 <USBD_StdDevReq+0x1f4>
      USBD_CtlError(pdev, req);
 8004610:	f7ff ff10 	bl	8004434 <USBD_CtlError.constprop.0>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8004614:	7829      	ldrb	r1, [r5, #0]
 8004616:	4620      	mov	r0, r4
 8004618:	f7ff fdaa 	bl	8004170 <USBD_ClrClassConfig>
      break;
 800461c:	e7ef      	b.n	80045fe <USBD_StdDevReq+0x1b2>
      if (cfgidx != 0U)
 800461e:	b1b1      	cbz	r1, 800464e <USBD_StdDevReq+0x202>
        pdev->dev_config = cfgidx;
 8004620:	2101      	movs	r1, #1
 8004622:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004624:	f7ff fd9d 	bl	8004162 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8004628:	4605      	mov	r5, r0
          USBD_CtlError(pdev, req);
 800462a:	4620      	mov	r0, r4
        if (ret != USBD_OK)
 800462c:	b125      	cbz	r5, 8004638 <USBD_StdDevReq+0x1ec>
          USBD_CtlError(pdev, req);
 800462e:	f7ff ff01 	bl	8004434 <USBD_CtlError.constprop.0>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004632:	f884 629c 	strb.w	r6, [r4, #668]	@ 0x29c
 8004636:	e718      	b.n	800446a <USBD_StdDevReq+0x1e>
          (void)USBD_CtlSendStatus(pdev);
 8004638:	f000 f9a0 	bl	800497c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800463c:	2303      	movs	r3, #3
 800463e:	e7d2      	b.n	80045e6 <USBD_StdDevReq+0x19a>
      if (cfgidx == 0U)
 8004640:	b949      	cbnz	r1, 8004656 <USBD_StdDevReq+0x20a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004642:	2302      	movs	r3, #2
 8004644:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8004648:	6041      	str	r1, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800464a:	f7ff fd91 	bl	8004170 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800464e:	4620      	mov	r0, r4
 8004650:	f000 f994 	bl	800497c <USBD_CtlSendStatus>
 8004654:	e708      	b.n	8004468 <USBD_StdDevReq+0x1c>
      else if (cfgidx != pdev->dev_config)
 8004656:	6841      	ldr	r1, [r0, #4]
 8004658:	2901      	cmp	r1, #1
 800465a:	d0f8      	beq.n	800464e <USBD_StdDevReq+0x202>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800465c:	b2c9      	uxtb	r1, r1
 800465e:	f7ff fd87 	bl	8004170 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004662:	7829      	ldrb	r1, [r5, #0]
 8004664:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8004666:	4620      	mov	r0, r4
 8004668:	f7ff fd7b 	bl	8004162 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800466c:	4605      	mov	r5, r0
 800466e:	2800      	cmp	r0, #0
 8004670:	d0ed      	beq.n	800464e <USBD_StdDevReq+0x202>
          USBD_CtlError(pdev, req);
 8004672:	4620      	mov	r0, r4
 8004674:	f7ff fede 	bl	8004434 <USBD_CtlError.constprop.0>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004678:	7921      	ldrb	r1, [r4, #4]
 800467a:	4620      	mov	r0, r4
 800467c:	f7ff fd78 	bl	8004170 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004680:	2302      	movs	r3, #2
 8004682:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8004686:	e6f0      	b.n	800446a <USBD_StdDevReq+0x1e>
  if (req->wLength != 1U)
 8004688:	88ca      	ldrh	r2, [r1, #6]
 800468a:	2a01      	cmp	r2, #1
 800468c:	f47f aee9 	bne.w	8004462 <USBD_StdDevReq+0x16>
    switch (pdev->dev_state)
 8004690:	f890 129c 	ldrb.w	r1, [r0, #668]	@ 0x29c
 8004694:	2902      	cmp	r1, #2
 8004696:	b2cb      	uxtb	r3, r1
 8004698:	d807      	bhi.n	80046aa <USBD_StdDevReq+0x25e>
 800469a:	2b00      	cmp	r3, #0
 800469c:	f43f aee1 	beq.w	8004462 <USBD_StdDevReq+0x16>
        pdev->dev_default_config = 0U;
 80046a0:	4601      	mov	r1, r0
 80046a2:	2300      	movs	r3, #0
 80046a4:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80046a8:	e737      	b.n	800451a <USBD_StdDevReq+0xce>
    switch (pdev->dev_state)
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	f47f aed9 	bne.w	8004462 <USBD_StdDevReq+0x16>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80046b0:	1d01      	adds	r1, r0, #4
 80046b2:	e732      	b.n	800451a <USBD_StdDevReq+0xce>
  switch (pdev->dev_state)
 80046b4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80046b8:	3b01      	subs	r3, #1
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	f63f aed1 	bhi.w	8004462 <USBD_StdDevReq+0x16>
      if (req->wLength != 0x2U)
 80046c0:	88ca      	ldrh	r2, [r1, #6]
 80046c2:	2a02      	cmp	r2, #2
 80046c4:	f47f aecd 	bne.w	8004462 <USBD_StdDevReq+0x16>
      if (pdev->dev_remote_wakeup != 0U)
 80046c8:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 80046cc:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	bf0c      	ite	eq
 80046d2:	2301      	moveq	r3, #1
 80046d4:	2303      	movne	r3, #3
 80046d6:	f841 3f0c 	str.w	r3, [r1, #12]!
 80046da:	e71e      	b.n	800451a <USBD_StdDevReq+0xce>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80046dc:	884b      	ldrh	r3, [r1, #2]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d102      	bne.n	80046e8 <USBD_StdDevReq+0x29c>
        pdev->dev_remote_wakeup = 0U;
 80046e2:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4
 80046e6:	e7b2      	b.n	800464e <USBD_StdDevReq+0x202>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	f47f aeba 	bne.w	8004462 <USBD_StdDevReq+0x16>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80046ee:	888b      	ldrh	r3, [r1, #4]
 80046f0:	0a1b      	lsrs	r3, r3, #8
 80046f2:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80046f6:	e7aa      	b.n	800464e <USBD_StdDevReq+0x202>
  switch (pdev->dev_state)
 80046f8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80046fc:	3b01      	subs	r3, #1
 80046fe:	2b02      	cmp	r3, #2
 8004700:	f63f aeaf 	bhi.w	8004462 <USBD_StdDevReq+0x16>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004704:	884b      	ldrh	r3, [r1, #2]
 8004706:	2b01      	cmp	r3, #1
 8004708:	f47f aeae 	bne.w	8004468 <USBD_StdDevReq+0x1c>
        pdev->dev_remote_wakeup = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	e7e8      	b.n	80046e2 <USBD_StdDevReq+0x296>
 8004710:	200004cc 	.word	0x200004cc

08004714 <USBD_StdItfReq>:
{
 8004714:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004716:	780b      	ldrb	r3, [r1, #0]
 8004718:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800471c:	065b      	lsls	r3, r3, #25
{
 800471e:	4604      	mov	r4, r0
 8004720:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004722:	d501      	bpl.n	8004728 <USBD_StdItfReq+0x14>
 8004724:	2a40      	cmp	r2, #64	@ 0x40
 8004726:	d11f      	bne.n	8004768 <USBD_StdItfReq+0x54>
      switch (pdev->dev_state)
 8004728:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800472c:	3b01      	subs	r3, #1
 800472e:	2b02      	cmp	r3, #2
 8004730:	d81a      	bhi.n	8004768 <USBD_StdItfReq+0x54>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004732:	7931      	ldrb	r1, [r6, #4]
 8004734:	2901      	cmp	r1, #1
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8004736:	4620      	mov	r0, r4
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004738:	d817      	bhi.n	800476a <USBD_StdItfReq+0x56>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800473a:	f7ff fe71 	bl	8004420 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800473e:	b988      	cbnz	r0, 8004764 <USBD_StdItfReq+0x50>
              if (pdev->pClass[idx]->Setup != NULL)
 8004740:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	b16b      	cbz	r3, 8004764 <USBD_StdItfReq+0x50>
                pdev->classId = idx;
 8004748:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800474c:	4631      	mov	r1, r6
 800474e:	4620      	mov	r0, r4
 8004750:	4798      	blx	r3
 8004752:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8004754:	88f3      	ldrh	r3, [r6, #6]
 8004756:	b91b      	cbnz	r3, 8004760 <USBD_StdItfReq+0x4c>
 8004758:	b915      	cbnz	r5, 8004760 <USBD_StdItfReq+0x4c>
              (void)USBD_CtlSendStatus(pdev);
 800475a:	4620      	mov	r0, r4
 800475c:	f000 f90e 	bl	800497c <USBD_CtlSendStatus>
}
 8004760:	4628      	mov	r0, r5
 8004762:	bd70      	pop	{r4, r5, r6, pc}
                ret = USBD_FAIL;
 8004764:	2503      	movs	r5, #3
 8004766:	e7f5      	b.n	8004754 <USBD_StdItfReq+0x40>
          USBD_CtlError(pdev, req);
 8004768:	4620      	mov	r0, r4
            USBD_CtlError(pdev, req);
 800476a:	f7ff fe63 	bl	8004434 <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 800476e:	2500      	movs	r5, #0
 8004770:	e7f6      	b.n	8004760 <USBD_StdItfReq+0x4c>

08004772 <USBD_StdEPReq>:
{
 8004772:	b570      	push	{r4, r5, r6, lr}
 8004774:	780b      	ldrb	r3, [r1, #0]
  ep_addr = LOBYTE(req->wIndex);
 8004776:	888a      	ldrh	r2, [r1, #4]
 8004778:	790d      	ldrb	r5, [r1, #4]
 800477a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800477e:	2b20      	cmp	r3, #32
{
 8004780:	4604      	mov	r4, r0
 8004782:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004784:	d059      	beq.n	800483a <USBD_StdEPReq+0xc8>
 8004786:	2b40      	cmp	r3, #64	@ 0x40
 8004788:	d057      	beq.n	800483a <USBD_StdEPReq+0xc8>
 800478a:	b11b      	cbz	r3, 8004794 <USBD_StdEPReq+0x22>
              USBD_CtlError(pdev, req);
 800478c:	4620      	mov	r0, r4
 800478e:	f7ff fe51 	bl	8004434 <USBD_CtlError.constprop.0>
              break;
 8004792:	e03e      	b.n	8004812 <USBD_StdEPReq+0xa0>
      switch (req->bRequest)
 8004794:	784b      	ldrb	r3, [r1, #1]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d03d      	beq.n	8004816 <USBD_StdEPReq+0xa4>
 800479a:	2b03      	cmp	r3, #3
 800479c:	d026      	beq.n	80047ec <USBD_StdEPReq+0x7a>
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f4      	bne.n	800478c <USBD_StdEPReq+0x1a>
          switch (pdev->dev_state)
 80047a2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	b2d9      	uxtb	r1, r3
 80047aa:	d062      	beq.n	8004872 <USBD_StdEPReq+0x100>
 80047ac:	2903      	cmp	r1, #3
 80047ae:	d1ed      	bne.n	800478c <USBD_StdEPReq+0x1a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80047b0:	f005 030f 	and.w	r3, r5, #15
              if ((ep_addr & 0x80U) == 0x80U)
 80047b4:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80047b8:	f04f 0214 	mov.w	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80047bc:	fb02 0303 	mla	r3, r2, r3, r0
              if ((ep_addr & 0x80U) == 0x80U)
 80047c0:	d067      	beq.n	8004892 <USBD_StdEPReq+0x120>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80047c2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0e0      	beq.n	800478c <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80047ca:	f005 067f 	and.w	r6, r5, #127	@ 0x7f
 80047ce:	3601      	adds	r6, #1
 80047d0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80047d4:	2d80      	cmp	r5, #128	@ 0x80
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80047d6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80047da:	d066      	beq.n	80048aa <USBD_StdEPReq+0x138>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80047dc:	4629      	mov	r1, r5
 80047de:	4620      	mov	r0, r4
 80047e0:	f000 fa94 	bl	8004d0c <USBD_LL_IsStallEP>
 80047e4:	2800      	cmp	r0, #0
 80047e6:	d066      	beq.n	80048b6 <USBD_StdEPReq+0x144>
                pep->status = 0x0001U;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e05f      	b.n	80048ac <USBD_StdEPReq+0x13a>
          switch (pdev->dev_state)
 80047ec:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	d033      	beq.n	800485e <USBD_StdEPReq+0xec>
 80047f6:	2a03      	cmp	r2, #3
 80047f8:	d1c8      	bne.n	800478c <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80047fa:	884b      	ldrh	r3, [r1, #2]
 80047fc:	b933      	cbnz	r3, 800480c <USBD_StdEPReq+0x9a>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80047fe:	0669      	lsls	r1, r5, #25
 8004800:	d004      	beq.n	800480c <USBD_StdEPReq+0x9a>
 8004802:	88f3      	ldrh	r3, [r6, #6]
 8004804:	b913      	cbnz	r3, 800480c <USBD_StdEPReq+0x9a>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8004806:	4629      	mov	r1, r5
 8004808:	f000 fabf 	bl	8004d8a <USBD_LL_StallEP>
              (void)USBD_CtlSendStatus(pdev);
 800480c:	4620      	mov	r0, r4
 800480e:	f000 f8b5 	bl	800497c <USBD_CtlSendStatus>
}
 8004812:	2000      	movs	r0, #0
 8004814:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 8004816:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800481a:	2b02      	cmp	r3, #2
 800481c:	b2da      	uxtb	r2, r3
 800481e:	d01e      	beq.n	800485e <USBD_StdEPReq+0xec>
 8004820:	2a03      	cmp	r2, #3
 8004822:	d1b3      	bne.n	800478c <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004824:	884b      	ldrh	r3, [r1, #2]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f3      	bne.n	8004812 <USBD_StdEPReq+0xa0>
                if ((ep_addr & 0x7FU) != 0x00U)
 800482a:	066b      	lsls	r3, r5, #25
 800482c:	d002      	beq.n	8004834 <USBD_StdEPReq+0xc2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800482e:	4629      	mov	r1, r5
 8004830:	f000 fab4 	bl	8004d9c <USBD_LL_ClearStallEP>
                (void)USBD_CtlSendStatus(pdev);
 8004834:	4620      	mov	r0, r4
 8004836:	f000 f8a1 	bl	800497c <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800483a:	4629      	mov	r1, r5
 800483c:	4620      	mov	r0, r4
 800483e:	f7ff fdf1 	bl	8004424 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8004842:	2800      	cmp	r0, #0
 8004844:	d1e5      	bne.n	8004812 <USBD_StdEPReq+0xa0>
                  if (pdev->pClass[idx]->Setup != NULL)
 8004846:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
                  pdev->classId = idx;
 800484a:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d0de      	beq.n	8004812 <USBD_StdEPReq+0xa0>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8004854:	4631      	mov	r1, r6
 8004856:	4620      	mov	r0, r4
}
 8004858:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800485c:	4718      	bx	r3
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800485e:	066a      	lsls	r2, r5, #25
 8004860:	d094      	beq.n	800478c <USBD_StdEPReq+0x1a>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8004862:	4629      	mov	r1, r5
 8004864:	f000 fa91 	bl	8004d8a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8004868:	2180      	movs	r1, #128	@ 0x80
 800486a:	4620      	mov	r0, r4
 800486c:	f000 fa8d 	bl	8004d8a <USBD_LL_StallEP>
 8004870:	e7cf      	b.n	8004812 <USBD_StdEPReq+0xa0>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004872:	0669      	lsls	r1, r5, #25
 8004874:	d18a      	bne.n	800478c <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004876:	0613      	lsls	r3, r2, #24
 8004878:	bf4c      	ite	mi
 800487a:	f100 0114 	addmi.w	r1, r0, #20
 800487e:	f500 71aa 	addpl.w	r1, r0, #340	@ 0x154
              pep->status = 0x0000U;
 8004882:	2300      	movs	r3, #0
 8004884:	f801 3f0e 	strb.w	r3, [r1, #14]!
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8004888:	2202      	movs	r2, #2
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800488a:	4620      	mov	r0, r4
 800488c:	f000 f847 	bl	800491e <USBD_CtlSendData>
              break;
 8004890:	e7bf      	b.n	8004812 <USBD_StdEPReq+0xa0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8004892:	f893 3163 	ldrb.w	r3, [r3, #355]	@ 0x163
 8004896:	2b00      	cmp	r3, #0
 8004898:	f43f af78 	beq.w	800478c <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800489c:	2614      	movs	r6, #20
 800489e:	fb06 0605 	mla	r6, r6, r5, r0
 80048a2:	f506 76aa 	add.w	r6, r6, #340	@ 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80048a6:	2d00      	cmp	r5, #0
 80048a8:	d198      	bne.n	80047dc <USBD_StdEPReq+0x6a>
                pep->status = 0x0000U;
 80048aa:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 80048ac:	73b3      	strb	r3, [r6, #14]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80048ae:	2202      	movs	r2, #2
 80048b0:	f106 010e 	add.w	r1, r6, #14
 80048b4:	e7e9      	b.n	800488a <USBD_StdEPReq+0x118>
                pep->status = 0x0000U;
 80048b6:	73b0      	strb	r0, [r6, #14]
 80048b8:	e7f9      	b.n	80048ae <USBD_StdEPReq+0x13c>

080048ba <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 80048ba:	780b      	ldrb	r3, [r1, #0]
 80048bc:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 80048be:	784b      	ldrb	r3, [r1, #1]
 80048c0:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 80048c2:	884b      	ldrh	r3, [r1, #2]
 80048c4:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 80048c6:	888b      	ldrh	r3, [r1, #4]
 80048c8:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 80048ca:	88cb      	ldrh	r3, [r1, #6]
 80048cc:	80c3      	strh	r3, [r0, #6]
}
 80048ce:	4770      	bx	lr

080048d0 <USBD_CtlError>:
{
 80048d0:	b510      	push	{r4, lr}
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80048d2:	2180      	movs	r1, #128	@ 0x80
{
 80048d4:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80048d6:	f000 fa58 	bl	8004d8a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80048da:	4620      	mov	r0, r4
 80048dc:	2100      	movs	r1, #0
}
 80048de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80048e2:	f000 ba52 	b.w	8004d8a <USBD_LL_StallEP>

080048e6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80048e6:	b570      	push	{r4, r5, r6, lr}
 80048e8:	460d      	mov	r5, r1
 80048ea:	4616      	mov	r6, r2
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80048ec:	4604      	mov	r4, r0
 80048ee:	b170      	cbz	r0, 800490e <USBD_GetString+0x28>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80048f0:	f7fb fc7c 	bl	80001ec <strlen>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80048f4:	b2c3      	uxtb	r3, r0
 80048f6:	3301      	adds	r3, #1
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80048fc:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80048fe:	2303      	movs	r3, #3
 8004900:	706b      	strb	r3, [r5, #1]
  while (*pdesc != (uint8_t)'\0')
 8004902:	3c01      	subs	r4, #1
  idx++;
 8004904:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8004906:	2100      	movs	r1, #0
  while (*pdesc != (uint8_t)'\0')
 8004908:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 800490c:	b902      	cbnz	r2, 8004910 <USBD_GetString+0x2a>
}
 800490e:	bd70      	pop	{r4, r5, r6, pc}
    unicode[idx] = *pdesc;
 8004910:	54ea      	strb	r2, [r5, r3]
    idx++;
 8004912:	1c5a      	adds	r2, r3, #1
    unicode[idx] = 0U;
 8004914:	b2d2      	uxtb	r2, r2
    idx++;
 8004916:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8004918:	54a9      	strb	r1, [r5, r2]
    idx++;
 800491a:	b2db      	uxtb	r3, r3
 800491c:	e7f4      	b.n	8004908 <USBD_GetString+0x22>

0800491e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800491e:	b510      	push	{r4, lr}
 8004920:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8004922:	2202      	movs	r2, #2
 8004924:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8004928:	6143      	str	r3, [r0, #20]
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800492a:	460a      	mov	r2, r1
  pdev->ep_in[0].pbuffer = pbuf;
 800492c:	6241      	str	r1, [r0, #36]	@ 0x24
  pdev->ep_in[0].rem_length = len;
 800492e:	6183      	str	r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004930:	2100      	movs	r1, #0
 8004932:	f000 fa45 	bl	8004dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004936:	2000      	movs	r0, #0
 8004938:	bd10      	pop	{r4, pc}

0800493a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800493a:	b508      	push	{r3, lr}
 800493c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800493e:	460a      	mov	r2, r1
 8004940:	2100      	movs	r1, #0
 8004942:	f000 fa3d 	bl	8004dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004946:	2000      	movs	r0, #0
 8004948:	bd08      	pop	{r3, pc}

0800494a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800494a:	b510      	push	{r4, lr}
 800494c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800494e:	2203      	movs	r2, #3
 8004950:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8004954:	f8c0 3154 	str.w	r3, [r0, #340]	@ 0x154
#else
  pdev->ep_out[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004958:	460a      	mov	r2, r1
  pdev->ep_out[0].pbuffer = pbuf;
 800495a:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
  pdev->ep_out[0].rem_length = len;
 800495e:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004962:	2100      	movs	r1, #0
 8004964:	f000 fa35 	bl	8004dd2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004968:	2000      	movs	r0, #0
 800496a:	bd10      	pop	{r4, pc}

0800496c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800496c:	b508      	push	{r3, lr}
 800496e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004970:	460a      	mov	r2, r1
 8004972:	2100      	movs	r1, #0
 8004974:	f000 fa2d 	bl	8004dd2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004978:	2000      	movs	r0, #0
 800497a:	bd08      	pop	{r3, pc}

0800497c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800497c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800497e:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004980:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004982:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004986:	4619      	mov	r1, r3
 8004988:	461a      	mov	r2, r3
 800498a:	f000 fa19 	bl	8004dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 800498e:	2000      	movs	r0, #0
 8004990:	bd08      	pop	{r3, pc}

08004992 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8004992:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004994:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004996:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004998:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800499c:	4619      	mov	r1, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	f000 fa17 	bl	8004dd2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80049a4:	2000      	movs	r0, #0
 80049a6:	bd08      	pop	{r3, pc}

080049a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80049a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80049aa:	490f      	ldr	r1, [pc, #60]	@ (80049e8 <MX_USB_DEVICE_Init+0x40>)
 80049ac:	480f      	ldr	r0, [pc, #60]	@ (80049ec <MX_USB_DEVICE_Init+0x44>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	f7ff fba9 	bl	8004106 <USBD_Init>
 80049b4:	b108      	cbz	r0, 80049ba <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 80049b6:	f7fb ff2b 	bl	8000810 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 80049ba:	490d      	ldr	r1, [pc, #52]	@ (80049f0 <MX_USB_DEVICE_Init+0x48>)
 80049bc:	480b      	ldr	r0, [pc, #44]	@ (80049ec <MX_USB_DEVICE_Init+0x44>)
 80049be:	f7ff fbb5 	bl	800412c <USBD_RegisterClass>
 80049c2:	b108      	cbz	r0, 80049c8 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 80049c4:	f7fb ff24 	bl	8000810 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 80049c8:	490a      	ldr	r1, [pc, #40]	@ (80049f4 <MX_USB_DEVICE_Init+0x4c>)
 80049ca:	4808      	ldr	r0, [pc, #32]	@ (80049ec <MX_USB_DEVICE_Init+0x44>)
 80049cc:	f7ff fb90 	bl	80040f0 <USBD_AUDIO_RegisterInterface>
 80049d0:	b108      	cbz	r0, 80049d6 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 80049d2:	f7fb ff1d 	bl	8000810 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80049d6:	4805      	ldr	r0, [pc, #20]	@ (80049ec <MX_USB_DEVICE_Init+0x44>)
 80049d8:	f7ff fbc1 	bl	800415e <USBD_Start>
 80049dc:	b118      	cbz	r0, 80049e6 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80049de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80049e2:	f7fb bf15 	b.w	8000810 <Error_Handler>
}
 80049e6:	bd08      	pop	{r3, pc}
 80049e8:	20000110 	.word	0x20000110
 80049ec:	200004d0 	.word	0x200004d0
 80049f0:	20000088 	.word	0x20000088
 80049f4:	200000c0 	.word	0x200000c0

080049f8 <AUDIO_Init_FS>:
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
  /* USER CODE END 0 */
}
 80049f8:	2000      	movs	r0, #0
 80049fa:	4770      	bx	lr

080049fc <AUDIO_DeInit_FS>:
{
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
  /* USER CODE END 1 */
}
 80049fc:	2000      	movs	r0, #0
 80049fe:	4770      	bx	lr

08004a00 <AUDIO_VolumeCtl_FS>:
{
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
  /* USER CODE END 3 */
}
 8004a00:	2000      	movs	r0, #0
 8004a02:	4770      	bx	lr

08004a04 <AUDIO_PeriodicTC_FS>:
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
  /* USER CODE END 5 */
}
 8004a04:	2000      	movs	r0, #0
 8004a06:	4770      	bx	lr

08004a08 <AUDIO_GetState_FS>:
static int8_t AUDIO_GetState_FS(void)
{
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8004a08:	2000      	movs	r0, #0
 8004a0a:	4770      	bx	lr

08004a0c <AUDIO_AudioCmd_FS>:
	switch(cmd)
 8004a0c:	2a01      	cmp	r2, #1
{
 8004a0e:	b508      	push	{r3, lr}
	switch(cmd)
 8004a10:	d003      	beq.n	8004a1a <AUDIO_AudioCmd_FS+0xe>
 8004a12:	2a03      	cmp	r2, #3
 8004a14:	d008      	beq.n	8004a28 <AUDIO_AudioCmd_FS+0x1c>
}
 8004a16:	2000      	movs	r0, #0
 8004a18:	bd08      	pop	{r3, pc}
	      HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)pbuf, size / 2);
 8004a1a:	f3c1 024f 	ubfx	r2, r1, #1, #16
 8004a1e:	4601      	mov	r1, r0
 8004a20:	4803      	ldr	r0, [pc, #12]	@ (8004a30 <AUDIO_AudioCmd_FS+0x24>)
 8004a22:	f7fc fee3 	bl	80017ec <HAL_I2S_Transmit_DMA>
	      break;  // break忘れずに！
 8004a26:	e7f6      	b.n	8004a16 <AUDIO_AudioCmd_FS+0xa>
	       HAL_I2S_DMAStop(&hi2s3);
 8004a28:	4801      	ldr	r0, [pc, #4]	@ (8004a30 <AUDIO_AudioCmd_FS+0x24>)
 8004a2a:	f7fc ff3b 	bl	80018a4 <HAL_I2S_DMAStop>
	       break;
 8004a2e:	e7f2      	b.n	8004a16 <AUDIO_AudioCmd_FS+0xa>
 8004a30:	20000254 	.word	0x20000254

08004a34 <AUDIO_MuteCtl_FS>:
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
 8004a34:	2000      	movs	r0, #0
 8004a36:	4770      	bx	lr

08004a38 <TransferComplete_CallBack_FS>:
  * @retval None
  */
void TransferComplete_CallBack_FS(void)
{
  /* USER CODE BEGIN 7 */
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_FULL);
 8004a38:	4801      	ldr	r0, [pc, #4]	@ (8004a40 <TransferComplete_CallBack_FS+0x8>)
 8004a3a:	2102      	movs	r1, #2
 8004a3c:	f7ff bb12 	b.w	8004064 <USBD_AUDIO_Sync>
 8004a40:	200004d0 	.word	0x200004d0

08004a44 <HalfTransfer_CallBack_FS>:
  * @retval None
  */
void HalfTransfer_CallBack_FS(void)
{
  /* USER CODE BEGIN 8 */
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
 8004a44:	4801      	ldr	r0, [pc, #4]	@ (8004a4c <HalfTransfer_CallBack_FS+0x8>)
 8004a46:	2101      	movs	r1, #1
 8004a48:	f7ff bb0c 	b.w	8004064 <USBD_AUDIO_Sync>
 8004a4c:	200004d0 	.word	0x200004d0

08004a50 <HAL_I2S_TxHalfCpltCallback>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

// STM32のDMA転送が半分終わったら呼ばれる（前半50%完了）
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
    if(hi2s->Instance == SPI3) {
 8004a50:	6802      	ldr	r2, [r0, #0]
 8004a52:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <HAL_I2S_TxHalfCpltCallback+0x10>)
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d101      	bne.n	8004a5c <HAL_I2S_TxHalfCpltCallback+0xc>
        HalfTransfer_CallBack_FS(); // 正解はこれ一本！
 8004a58:	f7ff bff4 	b.w	8004a44 <HalfTransfer_CallBack_FS>
    }
}
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	40003c00 	.word	0x40003c00

08004a64 <HAL_I2S_TxCpltCallback>:

// STM32のDMA転送が全部終わったら呼ばれる（後半100%完了）
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
    if(hi2s->Instance == SPI3) {
 8004a64:	6802      	ldr	r2, [r0, #0]
 8004a66:	4b03      	ldr	r3, [pc, #12]	@ (8004a74 <HAL_I2S_TxCpltCallback+0x10>)
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d101      	bne.n	8004a70 <HAL_I2S_TxCpltCallback+0xc>
        TransferComplete_CallBack_FS(); // 正解はこれ一本！
 8004a6c:	f7ff bfe4 	b.w	8004a38 <TransferComplete_CallBack_FS>
    }
}
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40003c00 	.word	0x40003c00

08004a78 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004a78:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8004a7a:	4801      	ldr	r0, [pc, #4]	@ (8004a80 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8004a7c:	800b      	strh	r3, [r1, #0]
}
 8004a7e:	4770      	bx	lr
 8004a80:	200000fc 	.word	0x200000fc

08004a84 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8004a84:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8004a86:	4801      	ldr	r0, [pc, #4]	@ (8004a8c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8004a88:	800b      	strh	r3, [r1, #0]
}
 8004a8a:	4770      	bx	lr
 8004a8c:	200000f8 	.word	0x200000f8

08004a90 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8004a90:	2300      	movs	r3, #0
 8004a92:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8004a94:	1c4d      	adds	r5, r1, #1
 8004a96:	461e      	mov	r6, r3
      pbuf[2 * idx] = (value >> 28) + '0';
 8004a98:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 8004a9a:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 8004a9e:	bf34      	ite	cc
 8004aa0:	3430      	addcc	r4, #48	@ 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8004aa2:	3437      	addcs	r4, #55	@ 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8004aa4:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8004aa8:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 8004aac:	3301      	adds	r3, #1
 8004aae:	b2dc      	uxtb	r4, r3
 8004ab0:	42a2      	cmp	r2, r4
    value = value << 4;
 8004ab2:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8004ab6:	d8ef      	bhi.n	8004a98 <IntToUnicode+0x8>
  }
}
 8004ab8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004abc <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8004abc:	231a      	movs	r3, #26
{
 8004abe:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8004ac0:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8004ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8004aec <USBD_FS_SerialStrDescriptor+0x30>)
 8004ac4:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	@ 0xa10
  deviceserial0 += deviceserial2;
 8004ac8:	f8d3 2a18 	ldr.w	r2, [r3, #2584]	@ 0xa18
  if (deviceserial0 != 0)
 8004acc:	1880      	adds	r0, r0, r2
 8004ace:	d00a      	beq.n	8004ae6 <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004ad0:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	@ 0xa14
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8004ad4:	4906      	ldr	r1, [pc, #24]	@ (8004af0 <USBD_FS_SerialStrDescriptor+0x34>)
 8004ad6:	2208      	movs	r2, #8
 8004ad8:	f7ff ffda 	bl	8004a90 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004adc:	2204      	movs	r2, #4
 8004ade:	3110      	adds	r1, #16
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	f7ff ffd5 	bl	8004a90 <IntToUnicode>
}
 8004ae6:	4803      	ldr	r0, [pc, #12]	@ (8004af4 <USBD_FS_SerialStrDescriptor+0x38>)
 8004ae8:	bd10      	pop	{r4, pc}
 8004aea:	bf00      	nop
 8004aec:	1fff7000 	.word	0x1fff7000
 8004af0:	200000de 	.word	0x200000de
 8004af4:	200000dc 	.word	0x200000dc

08004af8 <USBD_FS_ManufacturerStrDescriptor>:
{
 8004af8:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004afa:	4c04      	ldr	r4, [pc, #16]	@ (8004b0c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8004afc:	4804      	ldr	r0, [pc, #16]	@ (8004b10 <USBD_FS_ManufacturerStrDescriptor+0x18>)
{
 8004afe:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004b00:	4621      	mov	r1, r4
 8004b02:	f7ff fef0 	bl	80048e6 <USBD_GetString>
}
 8004b06:	4620      	mov	r0, r4
 8004b08:	bd10      	pop	{r4, pc}
 8004b0a:	bf00      	nop
 8004b0c:	200007ac 	.word	0x200007ac
 8004b10:	08005680 	.word	0x08005680

08004b14 <USBD_FS_ProductStrDescriptor>:
{
 8004b14:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004b16:	4c04      	ldr	r4, [pc, #16]	@ (8004b28 <USBD_FS_ProductStrDescriptor+0x14>)
 8004b18:	4804      	ldr	r0, [pc, #16]	@ (8004b2c <USBD_FS_ProductStrDescriptor+0x18>)
{
 8004b1a:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004b1c:	4621      	mov	r1, r4
 8004b1e:	f7ff fee2 	bl	80048e6 <USBD_GetString>
}
 8004b22:	4620      	mov	r0, r4
 8004b24:	bd10      	pop	{r4, pc}
 8004b26:	bf00      	nop
 8004b28:	200007ac 	.word	0x200007ac
 8004b2c:	08005693 	.word	0x08005693

08004b30 <USBD_FS_ConfigStrDescriptor>:
{
 8004b30:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004b32:	4c04      	ldr	r4, [pc, #16]	@ (8004b44 <USBD_FS_ConfigStrDescriptor+0x14>)
 8004b34:	4804      	ldr	r0, [pc, #16]	@ (8004b48 <USBD_FS_ConfigStrDescriptor+0x18>)
{
 8004b36:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004b38:	4621      	mov	r1, r4
 8004b3a:	f7ff fed4 	bl	80048e6 <USBD_GetString>
}
 8004b3e:	4620      	mov	r0, r4
 8004b40:	bd10      	pop	{r4, pc}
 8004b42:	bf00      	nop
 8004b44:	200007ac 	.word	0x200007ac
 8004b48:	080056a5 	.word	0x080056a5

08004b4c <USBD_FS_InterfaceStrDescriptor>:
{
 8004b4c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004b4e:	4c04      	ldr	r4, [pc, #16]	@ (8004b60 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8004b50:	4804      	ldr	r0, [pc, #16]	@ (8004b64 <USBD_FS_InterfaceStrDescriptor+0x18>)
{
 8004b52:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004b54:	4621      	mov	r1, r4
 8004b56:	f7ff fec6 	bl	80048e6 <USBD_GetString>
}
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	bd10      	pop	{r4, pc}
 8004b5e:	bf00      	nop
 8004b60:	200007ac 	.word	0x200007ac
 8004b64:	080056b2 	.word	0x080056b2

08004b68 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004b68:	b530      	push	{r4, r5, lr}
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b6e:	2214      	movs	r2, #20
 8004b70:	2100      	movs	r1, #0
 8004b72:	a803      	add	r0, sp, #12
 8004b74:	f000 faf7 	bl	8005166 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b7e:	d137      	bne.n	8004bf0 <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b80:	4c1c      	ldr	r4, [pc, #112]	@ (8004bf4 <HAL_PCD_MspInit+0x8c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b82:	481d      	ldr	r0, [pc, #116]	@ (8004bf8 <HAL_PCD_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b84:	2500      	movs	r5, #0
 8004b86:	9501      	str	r5, [sp, #4]
 8004b88:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b90:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b98:	f44f 52e8 	mov.w	r2, #7424	@ 0x1d00
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b9c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004ba4:	2103      	movs	r1, #3
 8004ba6:	230a      	movs	r3, #10
 8004ba8:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bac:	a903      	add	r1, sp, #12
 8004bae:	f7fc fc6f 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8004bb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004bb6:	4810      	ldr	r0, [pc, #64]	@ (8004bf8 <HAL_PCD_MspInit+0x90>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb8:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004bba:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bbc:	e9cd 3503 	strd	r3, r5, [sp, #12]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004bc0:	f7fc fc66 	bl	8001490 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004bc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004bc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bca:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bcc:	9502      	str	r5, [sp, #8]
 8004bce:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004bd4:	6463      	str	r3, [r4, #68]	@ 0x44
 8004bd6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004bd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bdc:	9302      	str	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8004bde:	2043      	movs	r0, #67	@ 0x43
 8004be0:	462a      	mov	r2, r5
 8004be2:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004be4:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8004be6:	f7fc f871 	bl	8000ccc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8004bea:	2043      	movs	r0, #67	@ 0x43
 8004bec:	f7fc f8a0 	bl	8000d30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8004bf0:	b009      	add	sp, #36	@ 0x24
 8004bf2:	bd30      	pop	{r4, r5, pc}
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	40020000 	.word	0x40020000

08004bfc <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004bfc:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8004c00:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c04:	f7ff babd 	b.w	8004182 <USBD_LL_SetupStage>

08004c08 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8004c08:	2324      	movs	r3, #36	@ 0x24
 8004c0a:	fb03 0301 	mla	r3, r3, r1, r0
 8004c0e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c12:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8004c16:	f7ff bae4 	b.w	80041e2 <USBD_LL_DataOutStage>

08004c1a <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004c1a:	2324      	movs	r3, #36	@ 0x24
 8004c1c:	fb03 0301 	mla	r3, r3, r1, r0
 8004c20:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c24:	6a1a      	ldr	r2, [r3, #32]
 8004c26:	f7ff bb16 	b.w	8004256 <USBD_LL_DataInStage>

08004c2a <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8004c2a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c2e:	f7ff bbb2 	b.w	8004396 <USBD_LL_SOF>

08004c32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004c32:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8004c34:	79c1      	ldrb	r1, [r0, #7]
{
 8004c36:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8004c38:	b121      	cbz	r1, 8004c44 <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8004c3a:	2902      	cmp	r1, #2
 8004c3c:	d001      	beq.n	8004c42 <HAL_PCD_ResetCallback+0x10>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 8004c3e:	f7fb fde7 	bl	8000810 <Error_Handler>
    speed = USBD_SPEED_FULL;
 8004c42:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8004c44:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8004c48:	f7ff fb89 	bl	800435e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004c4c:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
}
 8004c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004c54:	f7ff bb53 	b.w	80042fe <USBD_LL_Reset>

08004c58 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004c58:	b510      	push	{r4, lr}
 8004c5a:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004c5c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c60:	f7ff fb80 	bl	8004364 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8004c64:	6822      	ldr	r2, [r4, #0]
 8004c66:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8004c6a:	f043 0301 	orr.w	r3, r3, #1
 8004c6e:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8004c72:	7ae3      	ldrb	r3, [r4, #11]
 8004c74:	b123      	cbz	r3, 8004c80 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004c76:	4a03      	ldr	r2, [pc, #12]	@ (8004c84 <HAL_PCD_SuspendCallback+0x2c>)
 8004c78:	6913      	ldr	r3, [r2, #16]
 8004c7a:	f043 0306 	orr.w	r3, r3, #6
 8004c7e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	bf00      	nop
 8004c84:	e000ed00 	.word	0xe000ed00

08004c88 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004c88:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c8c:	f7ff bb78 	b.w	8004380 <USBD_LL_Resume>

08004c90 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004c90:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c94:	f7ff bb9f 	b.w	80043d6 <USBD_LL_IsoOUTIncomplete>

08004c98 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004c98:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004c9c:	f7ff bb88 	b.w	80043b0 <USBD_LL_IsoINIncomplete>

08004ca0 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8004ca0:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004ca4:	f7ff bbaa 	b.w	80043fc <USBD_LL_DevConnected>

08004ca8 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8004ca8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8004cac:	f7ff bba8 	b.w	8004400 <USBD_LL_DevDisconnected>

08004cb0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8004cb0:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8004cb2:	7802      	ldrb	r2, [r0, #0]
{
 8004cb4:	4603      	mov	r3, r0
  if (pdev->id == DEVICE_FS) {
 8004cb6:	bb22      	cbnz	r2, 8004d02 <USBD_LL_Init+0x52>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8004cb8:	4813      	ldr	r0, [pc, #76]	@ (8004d08 <USBD_LL_Init+0x58>)
 8004cba:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8004cbe:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004cc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004cc6:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8004cc8:	2304      	movs	r3, #4
 8004cca:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004ccc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cd0:	80c3      	strh	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	7243      	strb	r3, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004cd6:	8142      	strh	r2, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004cd8:	7302      	strb	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004cda:	81c2      	strh	r2, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004cdc:	f7fd f8a2 	bl	8001e24 <HAL_PCD_Init>
 8004ce0:	b108      	cbz	r0, 8004ce6 <USBD_LL_Init+0x36>
  {
    Error_Handler( );
 8004ce2:	f7fb fd95 	bl	8000810 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8004ce6:	2180      	movs	r1, #128	@ 0x80
 8004ce8:	4807      	ldr	r0, [pc, #28]	@ (8004d08 <USBD_LL_Init+0x58>)
 8004cea:	f7fd fdc8 	bl	800287e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8004cee:	2240      	movs	r2, #64	@ 0x40
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4805      	ldr	r0, [pc, #20]	@ (8004d08 <USBD_LL_Init+0x58>)
 8004cf4:	f7fd fda4 	bl	8002840 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8004cf8:	4803      	ldr	r0, [pc, #12]	@ (8004d08 <USBD_LL_Init+0x58>)
 8004cfa:	2280      	movs	r2, #128	@ 0x80
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	f7fd fd9f 	bl	8002840 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8004d02:	2000      	movs	r0, #0
 8004d04:	bd08      	pop	{r3, pc}
 8004d06:	bf00      	nop
 8004d08:	20004600 	.word	0x20004600

08004d0c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 8004d0c:	f011 0f80 	tst.w	r1, #128	@ 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004d10:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8
  if((ep_addr & 0x80) == 0x80)
 8004d14:	f04f 0224 	mov.w	r2, #36	@ 0x24
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8004d18:	bf1b      	ittet	ne
 8004d1a:	f001 017f 	andne.w	r1, r1, #127	@ 0x7f
 8004d1e:	fb02 3301 	mlane	r3, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004d22:	fb02 3301 	mlaeq	r3, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8004d26:	7d98      	ldrbne	r0, [r3, #22]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004d28:	bf08      	it	eq
 8004d2a:	f893 0256 	ldrbeq.w	r0, [r3, #598]	@ 0x256
  }
}
 8004d2e:	4770      	bx	lr

08004d30 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004d30:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004d34:	f7fd b99c 	b.w	8002070 <HAL_PCD_EP_GetRxCount>

08004d38 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8004d38:	4800      	ldr	r0, [pc, #0]	@ (8004d3c <USBD_static_malloc+0x4>)
 8004d3a:	4770      	bx	lr
 8004d3c:	200009ac 	.word	0x200009ac

08004d40 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 8004d40:	4770      	bx	lr

08004d42 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8004d42:	b118      	cbz	r0, 8004d4c <USBD_Get_USB_Status+0xa>
 8004d44:	2802      	cmp	r0, #2
 8004d46:	bf0c      	ite	eq
 8004d48:	2001      	moveq	r0, #1
 8004d4a:	2003      	movne	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8004d4c:	4770      	bx	lr

08004d4e <USBD_LL_Start>:
{
 8004d4e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8004d50:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004d54:	f7fd f8d5 	bl	8001f02 <HAL_PCD_Start>
}
 8004d58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004d5c:	f7ff bff1 	b.w	8004d42 <USBD_Get_USB_Status>

08004d60 <USBD_LL_OpenEP>:
{
 8004d60:	b510      	push	{r4, lr}
 8004d62:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004d64:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
{
 8004d68:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004d6a:	4623      	mov	r3, r4
 8004d6c:	f7fd f8fb 	bl	8001f66 <HAL_PCD_EP_Open>
}
 8004d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004d74:	f7ff bfe5 	b.w	8004d42 <USBD_Get_USB_Status>

08004d78 <USBD_LL_CloseEP>:
{
 8004d78:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8004d7a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004d7e:	f7fd f92b 	bl	8001fd8 <HAL_PCD_EP_Close>
}
 8004d82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004d86:	f7ff bfdc 	b.w	8004d42 <USBD_Get_USB_Status>

08004d8a <USBD_LL_StallEP>:
{
 8004d8a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8004d8c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004d90:	f7fd f991 	bl	80020b6 <HAL_PCD_EP_SetStall>
}
 8004d94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004d98:	f7ff bfd3 	b.w	8004d42 <USBD_Get_USB_Status>

08004d9c <USBD_LL_ClearStallEP>:
{
 8004d9c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8004d9e:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004da2:	f7fd f9bf 	bl	8002124 <HAL_PCD_EP_ClrStall>
}
 8004da6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004daa:	f7ff bfca 	b.w	8004d42 <USBD_Get_USB_Status>

08004dae <USBD_LL_SetUSBAddress>:
{
 8004dae:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004db0:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004db4:	f7fd f8c4 	bl	8001f40 <HAL_PCD_SetAddress>
}
 8004db8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004dbc:	f7ff bfc1 	b.w	8004d42 <USBD_Get_USB_Status>

08004dc0 <USBD_LL_Transmit>:
{
 8004dc0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004dc2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004dc6:	f7fd f95b 	bl	8002080 <HAL_PCD_EP_Transmit>
}
 8004dca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004dce:	f7ff bfb8 	b.w	8004d42 <USBD_Get_USB_Status>

08004dd2 <USBD_LL_PrepareReceive>:
{
 8004dd2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004dd4:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8004dd8:	f7fd f92c 	bl	8002034 <HAL_PCD_EP_Receive>
}
 8004ddc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 8004de0:	f7ff bfaf 	b.w	8004d42 <USBD_Get_USB_Status>

08004de4 <std>:
 8004de4:	2300      	movs	r3, #0
 8004de6:	b510      	push	{r4, lr}
 8004de8:	4604      	mov	r4, r0
 8004dea:	e9c0 3300 	strd	r3, r3, [r0]
 8004dee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004df2:	6083      	str	r3, [r0, #8]
 8004df4:	8181      	strh	r1, [r0, #12]
 8004df6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004df8:	81c2      	strh	r2, [r0, #14]
 8004dfa:	6183      	str	r3, [r0, #24]
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	2208      	movs	r2, #8
 8004e00:	305c      	adds	r0, #92	@ 0x5c
 8004e02:	f000 f9b0 	bl	8005166 <memset>
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <std+0x58>)
 8004e08:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e40 <std+0x5c>)
 8004e0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e44 <std+0x60>)
 8004e10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e12:	4b0d      	ldr	r3, [pc, #52]	@ (8004e48 <std+0x64>)
 8004e14:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e16:	4b0d      	ldr	r3, [pc, #52]	@ (8004e4c <std+0x68>)
 8004e18:	6224      	str	r4, [r4, #32]
 8004e1a:	429c      	cmp	r4, r3
 8004e1c:	d006      	beq.n	8004e2c <std+0x48>
 8004e1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e22:	4294      	cmp	r4, r2
 8004e24:	d002      	beq.n	8004e2c <std+0x48>
 8004e26:	33d0      	adds	r3, #208	@ 0xd0
 8004e28:	429c      	cmp	r4, r3
 8004e2a:	d105      	bne.n	8004e38 <std+0x54>
 8004e2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e34:	f000 ba10 	b.w	8005258 <__retarget_lock_init_recursive>
 8004e38:	bd10      	pop	{r4, pc}
 8004e3a:	bf00      	nop
 8004e3c:	080050e1 	.word	0x080050e1
 8004e40:	08005103 	.word	0x08005103
 8004e44:	0800513b 	.word	0x0800513b
 8004e48:	0800515f 	.word	0x0800515f
 8004e4c:	20004ae4 	.word	0x20004ae4

08004e50 <stdio_exit_handler>:
 8004e50:	4a02      	ldr	r2, [pc, #8]	@ (8004e5c <stdio_exit_handler+0xc>)
 8004e52:	4903      	ldr	r1, [pc, #12]	@ (8004e60 <stdio_exit_handler+0x10>)
 8004e54:	4803      	ldr	r0, [pc, #12]	@ (8004e64 <stdio_exit_handler+0x14>)
 8004e56:	f000 b869 	b.w	8004f2c <_fwalk_sglue>
 8004e5a:	bf00      	nop
 8004e5c:	2000012c 	.word	0x2000012c
 8004e60:	08005569 	.word	0x08005569
 8004e64:	2000013c 	.word	0x2000013c

08004e68 <cleanup_stdio>:
 8004e68:	6841      	ldr	r1, [r0, #4]
 8004e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e9c <cleanup_stdio+0x34>)
 8004e6c:	4299      	cmp	r1, r3
 8004e6e:	b510      	push	{r4, lr}
 8004e70:	4604      	mov	r4, r0
 8004e72:	d001      	beq.n	8004e78 <cleanup_stdio+0x10>
 8004e74:	f000 fb78 	bl	8005568 <_fflush_r>
 8004e78:	68a1      	ldr	r1, [r4, #8]
 8004e7a:	4b09      	ldr	r3, [pc, #36]	@ (8004ea0 <cleanup_stdio+0x38>)
 8004e7c:	4299      	cmp	r1, r3
 8004e7e:	d002      	beq.n	8004e86 <cleanup_stdio+0x1e>
 8004e80:	4620      	mov	r0, r4
 8004e82:	f000 fb71 	bl	8005568 <_fflush_r>
 8004e86:	68e1      	ldr	r1, [r4, #12]
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <cleanup_stdio+0x3c>)
 8004e8a:	4299      	cmp	r1, r3
 8004e8c:	d004      	beq.n	8004e98 <cleanup_stdio+0x30>
 8004e8e:	4620      	mov	r0, r4
 8004e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e94:	f000 bb68 	b.w	8005568 <_fflush_r>
 8004e98:	bd10      	pop	{r4, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20004ae4 	.word	0x20004ae4
 8004ea0:	20004b4c 	.word	0x20004b4c
 8004ea4:	20004bb4 	.word	0x20004bb4

08004ea8 <global_stdio_init.part.0>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed8 <global_stdio_init.part.0+0x30>)
 8004eac:	4c0b      	ldr	r4, [pc, #44]	@ (8004edc <global_stdio_init.part.0+0x34>)
 8004eae:	4a0c      	ldr	r2, [pc, #48]	@ (8004ee0 <global_stdio_init.part.0+0x38>)
 8004eb0:	601a      	str	r2, [r3, #0]
 8004eb2:	4620      	mov	r0, r4
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2104      	movs	r1, #4
 8004eb8:	f7ff ff94 	bl	8004de4 <std>
 8004ebc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	2109      	movs	r1, #9
 8004ec4:	f7ff ff8e 	bl	8004de4 <std>
 8004ec8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ecc:	2202      	movs	r2, #2
 8004ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed2:	2112      	movs	r1, #18
 8004ed4:	f7ff bf86 	b.w	8004de4 <std>
 8004ed8:	20004c1c 	.word	0x20004c1c
 8004edc:	20004ae4 	.word	0x20004ae4
 8004ee0:	08004e51 	.word	0x08004e51

08004ee4 <__sfp_lock_acquire>:
 8004ee4:	4801      	ldr	r0, [pc, #4]	@ (8004eec <__sfp_lock_acquire+0x8>)
 8004ee6:	f000 b9b8 	b.w	800525a <__retarget_lock_acquire_recursive>
 8004eea:	bf00      	nop
 8004eec:	20004c25 	.word	0x20004c25

08004ef0 <__sfp_lock_release>:
 8004ef0:	4801      	ldr	r0, [pc, #4]	@ (8004ef8 <__sfp_lock_release+0x8>)
 8004ef2:	f000 b9b3 	b.w	800525c <__retarget_lock_release_recursive>
 8004ef6:	bf00      	nop
 8004ef8:	20004c25 	.word	0x20004c25

08004efc <__sinit>:
 8004efc:	b510      	push	{r4, lr}
 8004efe:	4604      	mov	r4, r0
 8004f00:	f7ff fff0 	bl	8004ee4 <__sfp_lock_acquire>
 8004f04:	6a23      	ldr	r3, [r4, #32]
 8004f06:	b11b      	cbz	r3, 8004f10 <__sinit+0x14>
 8004f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f0c:	f7ff bff0 	b.w	8004ef0 <__sfp_lock_release>
 8004f10:	4b04      	ldr	r3, [pc, #16]	@ (8004f24 <__sinit+0x28>)
 8004f12:	6223      	str	r3, [r4, #32]
 8004f14:	4b04      	ldr	r3, [pc, #16]	@ (8004f28 <__sinit+0x2c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1f5      	bne.n	8004f08 <__sinit+0xc>
 8004f1c:	f7ff ffc4 	bl	8004ea8 <global_stdio_init.part.0>
 8004f20:	e7f2      	b.n	8004f08 <__sinit+0xc>
 8004f22:	bf00      	nop
 8004f24:	08004e69 	.word	0x08004e69
 8004f28:	20004c1c 	.word	0x20004c1c

08004f2c <_fwalk_sglue>:
 8004f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f30:	4607      	mov	r7, r0
 8004f32:	4688      	mov	r8, r1
 8004f34:	4614      	mov	r4, r2
 8004f36:	2600      	movs	r6, #0
 8004f38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f3c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f40:	d505      	bpl.n	8004f4e <_fwalk_sglue+0x22>
 8004f42:	6824      	ldr	r4, [r4, #0]
 8004f44:	2c00      	cmp	r4, #0
 8004f46:	d1f7      	bne.n	8004f38 <_fwalk_sglue+0xc>
 8004f48:	4630      	mov	r0, r6
 8004f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f4e:	89ab      	ldrh	r3, [r5, #12]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d907      	bls.n	8004f64 <_fwalk_sglue+0x38>
 8004f54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	d003      	beq.n	8004f64 <_fwalk_sglue+0x38>
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	4638      	mov	r0, r7
 8004f60:	47c0      	blx	r8
 8004f62:	4306      	orrs	r6, r0
 8004f64:	3568      	adds	r5, #104	@ 0x68
 8004f66:	e7e9      	b.n	8004f3c <_fwalk_sglue+0x10>

08004f68 <setbuf>:
 8004f68:	fab1 f281 	clz	r2, r1
 8004f6c:	0952      	lsrs	r2, r2, #5
 8004f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f72:	0052      	lsls	r2, r2, #1
 8004f74:	f000 b800 	b.w	8004f78 <setvbuf>

08004f78 <setvbuf>:
 8004f78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004f7c:	461d      	mov	r5, r3
 8004f7e:	4b57      	ldr	r3, [pc, #348]	@ (80050dc <setvbuf+0x164>)
 8004f80:	681f      	ldr	r7, [r3, #0]
 8004f82:	4604      	mov	r4, r0
 8004f84:	460e      	mov	r6, r1
 8004f86:	4690      	mov	r8, r2
 8004f88:	b127      	cbz	r7, 8004f94 <setvbuf+0x1c>
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	b913      	cbnz	r3, 8004f94 <setvbuf+0x1c>
 8004f8e:	4638      	mov	r0, r7
 8004f90:	f7ff ffb4 	bl	8004efc <__sinit>
 8004f94:	f1b8 0f02 	cmp.w	r8, #2
 8004f98:	d006      	beq.n	8004fa8 <setvbuf+0x30>
 8004f9a:	f1b8 0f01 	cmp.w	r8, #1
 8004f9e:	f200 809a 	bhi.w	80050d6 <setvbuf+0x15e>
 8004fa2:	2d00      	cmp	r5, #0
 8004fa4:	f2c0 8097 	blt.w	80050d6 <setvbuf+0x15e>
 8004fa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004faa:	07d9      	lsls	r1, r3, #31
 8004fac:	d405      	bmi.n	8004fba <setvbuf+0x42>
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	059a      	lsls	r2, r3, #22
 8004fb2:	d402      	bmi.n	8004fba <setvbuf+0x42>
 8004fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fb6:	f000 f950 	bl	800525a <__retarget_lock_acquire_recursive>
 8004fba:	4621      	mov	r1, r4
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	f000 fad3 	bl	8005568 <_fflush_r>
 8004fc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004fc4:	b141      	cbz	r1, 8004fd8 <setvbuf+0x60>
 8004fc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004fca:	4299      	cmp	r1, r3
 8004fcc:	d002      	beq.n	8004fd4 <setvbuf+0x5c>
 8004fce:	4638      	mov	r0, r7
 8004fd0:	f000 f946 	bl	8005260 <_free_r>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004fd8:	2300      	movs	r3, #0
 8004fda:	61a3      	str	r3, [r4, #24]
 8004fdc:	6063      	str	r3, [r4, #4]
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	061b      	lsls	r3, r3, #24
 8004fe2:	d503      	bpl.n	8004fec <setvbuf+0x74>
 8004fe4:	6921      	ldr	r1, [r4, #16]
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	f000 f93a 	bl	8005260 <_free_r>
 8004fec:	89a3      	ldrh	r3, [r4, #12]
 8004fee:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004ff2:	f023 0303 	bic.w	r3, r3, #3
 8004ff6:	f1b8 0f02 	cmp.w	r8, #2
 8004ffa:	81a3      	strh	r3, [r4, #12]
 8004ffc:	d061      	beq.n	80050c2 <setvbuf+0x14a>
 8004ffe:	ab01      	add	r3, sp, #4
 8005000:	466a      	mov	r2, sp
 8005002:	4621      	mov	r1, r4
 8005004:	4638      	mov	r0, r7
 8005006:	f000 fad7 	bl	80055b8 <__swhatbuf_r>
 800500a:	89a3      	ldrh	r3, [r4, #12]
 800500c:	4318      	orrs	r0, r3
 800500e:	81a0      	strh	r0, [r4, #12]
 8005010:	bb2d      	cbnz	r5, 800505e <setvbuf+0xe6>
 8005012:	9d00      	ldr	r5, [sp, #0]
 8005014:	4628      	mov	r0, r5
 8005016:	f000 f96d 	bl	80052f4 <malloc>
 800501a:	4606      	mov	r6, r0
 800501c:	2800      	cmp	r0, #0
 800501e:	d152      	bne.n	80050c6 <setvbuf+0x14e>
 8005020:	f8dd 9000 	ldr.w	r9, [sp]
 8005024:	45a9      	cmp	r9, r5
 8005026:	d140      	bne.n	80050aa <setvbuf+0x132>
 8005028:	f04f 35ff 	mov.w	r5, #4294967295
 800502c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005030:	f043 0202 	orr.w	r2, r3, #2
 8005034:	81a2      	strh	r2, [r4, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	60a2      	str	r2, [r4, #8]
 800503a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800503e:	6022      	str	r2, [r4, #0]
 8005040:	6122      	str	r2, [r4, #16]
 8005042:	2201      	movs	r2, #1
 8005044:	6162      	str	r2, [r4, #20]
 8005046:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005048:	07d6      	lsls	r6, r2, #31
 800504a:	d404      	bmi.n	8005056 <setvbuf+0xde>
 800504c:	0598      	lsls	r0, r3, #22
 800504e:	d402      	bmi.n	8005056 <setvbuf+0xde>
 8005050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005052:	f000 f903 	bl	800525c <__retarget_lock_release_recursive>
 8005056:	4628      	mov	r0, r5
 8005058:	b003      	add	sp, #12
 800505a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800505e:	2e00      	cmp	r6, #0
 8005060:	d0d8      	beq.n	8005014 <setvbuf+0x9c>
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	b913      	cbnz	r3, 800506c <setvbuf+0xf4>
 8005066:	4638      	mov	r0, r7
 8005068:	f7ff ff48 	bl	8004efc <__sinit>
 800506c:	f1b8 0f01 	cmp.w	r8, #1
 8005070:	bf08      	it	eq
 8005072:	89a3      	ldrheq	r3, [r4, #12]
 8005074:	6026      	str	r6, [r4, #0]
 8005076:	bf04      	itt	eq
 8005078:	f043 0301 	orreq.w	r3, r3, #1
 800507c:	81a3      	strheq	r3, [r4, #12]
 800507e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005082:	f013 0208 	ands.w	r2, r3, #8
 8005086:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800508a:	d01e      	beq.n	80050ca <setvbuf+0x152>
 800508c:	07d9      	lsls	r1, r3, #31
 800508e:	bf41      	itttt	mi
 8005090:	2200      	movmi	r2, #0
 8005092:	426d      	negmi	r5, r5
 8005094:	60a2      	strmi	r2, [r4, #8]
 8005096:	61a5      	strmi	r5, [r4, #24]
 8005098:	bf58      	it	pl
 800509a:	60a5      	strpl	r5, [r4, #8]
 800509c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800509e:	07d2      	lsls	r2, r2, #31
 80050a0:	d401      	bmi.n	80050a6 <setvbuf+0x12e>
 80050a2:	059b      	lsls	r3, r3, #22
 80050a4:	d513      	bpl.n	80050ce <setvbuf+0x156>
 80050a6:	2500      	movs	r5, #0
 80050a8:	e7d5      	b.n	8005056 <setvbuf+0xde>
 80050aa:	4648      	mov	r0, r9
 80050ac:	f000 f922 	bl	80052f4 <malloc>
 80050b0:	4606      	mov	r6, r0
 80050b2:	2800      	cmp	r0, #0
 80050b4:	d0b8      	beq.n	8005028 <setvbuf+0xb0>
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050bc:	81a3      	strh	r3, [r4, #12]
 80050be:	464d      	mov	r5, r9
 80050c0:	e7cf      	b.n	8005062 <setvbuf+0xea>
 80050c2:	2500      	movs	r5, #0
 80050c4:	e7b2      	b.n	800502c <setvbuf+0xb4>
 80050c6:	46a9      	mov	r9, r5
 80050c8:	e7f5      	b.n	80050b6 <setvbuf+0x13e>
 80050ca:	60a2      	str	r2, [r4, #8]
 80050cc:	e7e6      	b.n	800509c <setvbuf+0x124>
 80050ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050d0:	f000 f8c4 	bl	800525c <__retarget_lock_release_recursive>
 80050d4:	e7e7      	b.n	80050a6 <setvbuf+0x12e>
 80050d6:	f04f 35ff 	mov.w	r5, #4294967295
 80050da:	e7bc      	b.n	8005056 <setvbuf+0xde>
 80050dc:	20000138 	.word	0x20000138

080050e0 <__sread>:
 80050e0:	b510      	push	{r4, lr}
 80050e2:	460c      	mov	r4, r1
 80050e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e8:	f000 f868 	bl	80051bc <_read_r>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	bfab      	itete	ge
 80050f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80050f2:	89a3      	ldrhlt	r3, [r4, #12]
 80050f4:	181b      	addge	r3, r3, r0
 80050f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80050fa:	bfac      	ite	ge
 80050fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80050fe:	81a3      	strhlt	r3, [r4, #12]
 8005100:	bd10      	pop	{r4, pc}

08005102 <__swrite>:
 8005102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005106:	461f      	mov	r7, r3
 8005108:	898b      	ldrh	r3, [r1, #12]
 800510a:	05db      	lsls	r3, r3, #23
 800510c:	4605      	mov	r5, r0
 800510e:	460c      	mov	r4, r1
 8005110:	4616      	mov	r6, r2
 8005112:	d505      	bpl.n	8005120 <__swrite+0x1e>
 8005114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005118:	2302      	movs	r3, #2
 800511a:	2200      	movs	r2, #0
 800511c:	f000 f83c 	bl	8005198 <_lseek_r>
 8005120:	89a3      	ldrh	r3, [r4, #12]
 8005122:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005126:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800512a:	81a3      	strh	r3, [r4, #12]
 800512c:	4632      	mov	r2, r6
 800512e:	463b      	mov	r3, r7
 8005130:	4628      	mov	r0, r5
 8005132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005136:	f000 b853 	b.w	80051e0 <_write_r>

0800513a <__sseek>:
 800513a:	b510      	push	{r4, lr}
 800513c:	460c      	mov	r4, r1
 800513e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005142:	f000 f829 	bl	8005198 <_lseek_r>
 8005146:	1c43      	adds	r3, r0, #1
 8005148:	89a3      	ldrh	r3, [r4, #12]
 800514a:	bf15      	itete	ne
 800514c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800514e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005152:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005156:	81a3      	strheq	r3, [r4, #12]
 8005158:	bf18      	it	ne
 800515a:	81a3      	strhne	r3, [r4, #12]
 800515c:	bd10      	pop	{r4, pc}

0800515e <__sclose>:
 800515e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005162:	f000 b809 	b.w	8005178 <_close_r>

08005166 <memset>:
 8005166:	4402      	add	r2, r0
 8005168:	4603      	mov	r3, r0
 800516a:	4293      	cmp	r3, r2
 800516c:	d100      	bne.n	8005170 <memset+0xa>
 800516e:	4770      	bx	lr
 8005170:	f803 1b01 	strb.w	r1, [r3], #1
 8005174:	e7f9      	b.n	800516a <memset+0x4>
	...

08005178 <_close_r>:
 8005178:	b538      	push	{r3, r4, r5, lr}
 800517a:	4d06      	ldr	r5, [pc, #24]	@ (8005194 <_close_r+0x1c>)
 800517c:	2300      	movs	r3, #0
 800517e:	4604      	mov	r4, r0
 8005180:	4608      	mov	r0, r1
 8005182:	602b      	str	r3, [r5, #0]
 8005184:	f7fb fcce 	bl	8000b24 <_close>
 8005188:	1c43      	adds	r3, r0, #1
 800518a:	d102      	bne.n	8005192 <_close_r+0x1a>
 800518c:	682b      	ldr	r3, [r5, #0]
 800518e:	b103      	cbz	r3, 8005192 <_close_r+0x1a>
 8005190:	6023      	str	r3, [r4, #0]
 8005192:	bd38      	pop	{r3, r4, r5, pc}
 8005194:	20004c20 	.word	0x20004c20

08005198 <_lseek_r>:
 8005198:	b538      	push	{r3, r4, r5, lr}
 800519a:	4d07      	ldr	r5, [pc, #28]	@ (80051b8 <_lseek_r+0x20>)
 800519c:	4604      	mov	r4, r0
 800519e:	4608      	mov	r0, r1
 80051a0:	4611      	mov	r1, r2
 80051a2:	2200      	movs	r2, #0
 80051a4:	602a      	str	r2, [r5, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	f7fb fcc4 	bl	8000b34 <_lseek>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d102      	bne.n	80051b6 <_lseek_r+0x1e>
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	b103      	cbz	r3, 80051b6 <_lseek_r+0x1e>
 80051b4:	6023      	str	r3, [r4, #0]
 80051b6:	bd38      	pop	{r3, r4, r5, pc}
 80051b8:	20004c20 	.word	0x20004c20

080051bc <_read_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4d07      	ldr	r5, [pc, #28]	@ (80051dc <_read_r+0x20>)
 80051c0:	4604      	mov	r4, r0
 80051c2:	4608      	mov	r0, r1
 80051c4:	4611      	mov	r1, r2
 80051c6:	2200      	movs	r2, #0
 80051c8:	602a      	str	r2, [r5, #0]
 80051ca:	461a      	mov	r2, r3
 80051cc:	f7fb fc9c 	bl	8000b08 <_read>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_read_r+0x1e>
 80051d4:	682b      	ldr	r3, [r5, #0]
 80051d6:	b103      	cbz	r3, 80051da <_read_r+0x1e>
 80051d8:	6023      	str	r3, [r4, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	20004c20 	.word	0x20004c20

080051e0 <_write_r>:
 80051e0:	b538      	push	{r3, r4, r5, lr}
 80051e2:	4d07      	ldr	r5, [pc, #28]	@ (8005200 <_write_r+0x20>)
 80051e4:	4604      	mov	r4, r0
 80051e6:	4608      	mov	r0, r1
 80051e8:	4611      	mov	r1, r2
 80051ea:	2200      	movs	r2, #0
 80051ec:	602a      	str	r2, [r5, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	f7fb f99a 	bl	8000528 <_write>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	d102      	bne.n	80051fe <_write_r+0x1e>
 80051f8:	682b      	ldr	r3, [r5, #0]
 80051fa:	b103      	cbz	r3, 80051fe <_write_r+0x1e>
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	bd38      	pop	{r3, r4, r5, pc}
 8005200:	20004c20 	.word	0x20004c20

08005204 <__errno>:
 8005204:	4b01      	ldr	r3, [pc, #4]	@ (800520c <__errno+0x8>)
 8005206:	6818      	ldr	r0, [r3, #0]
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20000138 	.word	0x20000138

08005210 <__libc_init_array>:
 8005210:	b570      	push	{r4, r5, r6, lr}
 8005212:	4d0d      	ldr	r5, [pc, #52]	@ (8005248 <__libc_init_array+0x38>)
 8005214:	4c0d      	ldr	r4, [pc, #52]	@ (800524c <__libc_init_array+0x3c>)
 8005216:	1b64      	subs	r4, r4, r5
 8005218:	10a4      	asrs	r4, r4, #2
 800521a:	2600      	movs	r6, #0
 800521c:	42a6      	cmp	r6, r4
 800521e:	d109      	bne.n	8005234 <__libc_init_array+0x24>
 8005220:	4d0b      	ldr	r5, [pc, #44]	@ (8005250 <__libc_init_array+0x40>)
 8005222:	4c0c      	ldr	r4, [pc, #48]	@ (8005254 <__libc_init_array+0x44>)
 8005224:	f000 fa10 	bl	8005648 <_init>
 8005228:	1b64      	subs	r4, r4, r5
 800522a:	10a4      	asrs	r4, r4, #2
 800522c:	2600      	movs	r6, #0
 800522e:	42a6      	cmp	r6, r4
 8005230:	d105      	bne.n	800523e <__libc_init_array+0x2e>
 8005232:	bd70      	pop	{r4, r5, r6, pc}
 8005234:	f855 3b04 	ldr.w	r3, [r5], #4
 8005238:	4798      	blx	r3
 800523a:	3601      	adds	r6, #1
 800523c:	e7ee      	b.n	800521c <__libc_init_array+0xc>
 800523e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005242:	4798      	blx	r3
 8005244:	3601      	adds	r6, #1
 8005246:	e7f2      	b.n	800522e <__libc_init_array+0x1e>
 8005248:	080056cc 	.word	0x080056cc
 800524c:	080056cc 	.word	0x080056cc
 8005250:	080056cc 	.word	0x080056cc
 8005254:	080056d0 	.word	0x080056d0

08005258 <__retarget_lock_init_recursive>:
 8005258:	4770      	bx	lr

0800525a <__retarget_lock_acquire_recursive>:
 800525a:	4770      	bx	lr

0800525c <__retarget_lock_release_recursive>:
 800525c:	4770      	bx	lr
	...

08005260 <_free_r>:
 8005260:	b538      	push	{r3, r4, r5, lr}
 8005262:	4605      	mov	r5, r0
 8005264:	2900      	cmp	r1, #0
 8005266:	d041      	beq.n	80052ec <_free_r+0x8c>
 8005268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800526c:	1f0c      	subs	r4, r1, #4
 800526e:	2b00      	cmp	r3, #0
 8005270:	bfb8      	it	lt
 8005272:	18e4      	addlt	r4, r4, r3
 8005274:	f000 f8e8 	bl	8005448 <__malloc_lock>
 8005278:	4a1d      	ldr	r2, [pc, #116]	@ (80052f0 <_free_r+0x90>)
 800527a:	6813      	ldr	r3, [r2, #0]
 800527c:	b933      	cbnz	r3, 800528c <_free_r+0x2c>
 800527e:	6063      	str	r3, [r4, #4]
 8005280:	6014      	str	r4, [r2, #0]
 8005282:	4628      	mov	r0, r5
 8005284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005288:	f000 b8e4 	b.w	8005454 <__malloc_unlock>
 800528c:	42a3      	cmp	r3, r4
 800528e:	d908      	bls.n	80052a2 <_free_r+0x42>
 8005290:	6820      	ldr	r0, [r4, #0]
 8005292:	1821      	adds	r1, r4, r0
 8005294:	428b      	cmp	r3, r1
 8005296:	bf01      	itttt	eq
 8005298:	6819      	ldreq	r1, [r3, #0]
 800529a:	685b      	ldreq	r3, [r3, #4]
 800529c:	1809      	addeq	r1, r1, r0
 800529e:	6021      	streq	r1, [r4, #0]
 80052a0:	e7ed      	b.n	800527e <_free_r+0x1e>
 80052a2:	461a      	mov	r2, r3
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	b10b      	cbz	r3, 80052ac <_free_r+0x4c>
 80052a8:	42a3      	cmp	r3, r4
 80052aa:	d9fa      	bls.n	80052a2 <_free_r+0x42>
 80052ac:	6811      	ldr	r1, [r2, #0]
 80052ae:	1850      	adds	r0, r2, r1
 80052b0:	42a0      	cmp	r0, r4
 80052b2:	d10b      	bne.n	80052cc <_free_r+0x6c>
 80052b4:	6820      	ldr	r0, [r4, #0]
 80052b6:	4401      	add	r1, r0
 80052b8:	1850      	adds	r0, r2, r1
 80052ba:	4283      	cmp	r3, r0
 80052bc:	6011      	str	r1, [r2, #0]
 80052be:	d1e0      	bne.n	8005282 <_free_r+0x22>
 80052c0:	6818      	ldr	r0, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	6053      	str	r3, [r2, #4]
 80052c6:	4408      	add	r0, r1
 80052c8:	6010      	str	r0, [r2, #0]
 80052ca:	e7da      	b.n	8005282 <_free_r+0x22>
 80052cc:	d902      	bls.n	80052d4 <_free_r+0x74>
 80052ce:	230c      	movs	r3, #12
 80052d0:	602b      	str	r3, [r5, #0]
 80052d2:	e7d6      	b.n	8005282 <_free_r+0x22>
 80052d4:	6820      	ldr	r0, [r4, #0]
 80052d6:	1821      	adds	r1, r4, r0
 80052d8:	428b      	cmp	r3, r1
 80052da:	bf04      	itt	eq
 80052dc:	6819      	ldreq	r1, [r3, #0]
 80052de:	685b      	ldreq	r3, [r3, #4]
 80052e0:	6063      	str	r3, [r4, #4]
 80052e2:	bf04      	itt	eq
 80052e4:	1809      	addeq	r1, r1, r0
 80052e6:	6021      	streq	r1, [r4, #0]
 80052e8:	6054      	str	r4, [r2, #4]
 80052ea:	e7ca      	b.n	8005282 <_free_r+0x22>
 80052ec:	bd38      	pop	{r3, r4, r5, pc}
 80052ee:	bf00      	nop
 80052f0:	20004c2c 	.word	0x20004c2c

080052f4 <malloc>:
 80052f4:	4b02      	ldr	r3, [pc, #8]	@ (8005300 <malloc+0xc>)
 80052f6:	4601      	mov	r1, r0
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	f000 b825 	b.w	8005348 <_malloc_r>
 80052fe:	bf00      	nop
 8005300:	20000138 	.word	0x20000138

08005304 <sbrk_aligned>:
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	4e0f      	ldr	r6, [pc, #60]	@ (8005344 <sbrk_aligned+0x40>)
 8005308:	460c      	mov	r4, r1
 800530a:	6831      	ldr	r1, [r6, #0]
 800530c:	4605      	mov	r5, r0
 800530e:	b911      	cbnz	r1, 8005316 <sbrk_aligned+0x12>
 8005310:	f000 f98a 	bl	8005628 <_sbrk_r>
 8005314:	6030      	str	r0, [r6, #0]
 8005316:	4621      	mov	r1, r4
 8005318:	4628      	mov	r0, r5
 800531a:	f000 f985 	bl	8005628 <_sbrk_r>
 800531e:	1c43      	adds	r3, r0, #1
 8005320:	d103      	bne.n	800532a <sbrk_aligned+0x26>
 8005322:	f04f 34ff 	mov.w	r4, #4294967295
 8005326:	4620      	mov	r0, r4
 8005328:	bd70      	pop	{r4, r5, r6, pc}
 800532a:	1cc4      	adds	r4, r0, #3
 800532c:	f024 0403 	bic.w	r4, r4, #3
 8005330:	42a0      	cmp	r0, r4
 8005332:	d0f8      	beq.n	8005326 <sbrk_aligned+0x22>
 8005334:	1a21      	subs	r1, r4, r0
 8005336:	4628      	mov	r0, r5
 8005338:	f000 f976 	bl	8005628 <_sbrk_r>
 800533c:	3001      	adds	r0, #1
 800533e:	d1f2      	bne.n	8005326 <sbrk_aligned+0x22>
 8005340:	e7ef      	b.n	8005322 <sbrk_aligned+0x1e>
 8005342:	bf00      	nop
 8005344:	20004c28 	.word	0x20004c28

08005348 <_malloc_r>:
 8005348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800534c:	1ccd      	adds	r5, r1, #3
 800534e:	f025 0503 	bic.w	r5, r5, #3
 8005352:	3508      	adds	r5, #8
 8005354:	2d0c      	cmp	r5, #12
 8005356:	bf38      	it	cc
 8005358:	250c      	movcc	r5, #12
 800535a:	2d00      	cmp	r5, #0
 800535c:	4606      	mov	r6, r0
 800535e:	db01      	blt.n	8005364 <_malloc_r+0x1c>
 8005360:	42a9      	cmp	r1, r5
 8005362:	d904      	bls.n	800536e <_malloc_r+0x26>
 8005364:	230c      	movs	r3, #12
 8005366:	6033      	str	r3, [r6, #0]
 8005368:	2000      	movs	r0, #0
 800536a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800536e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005444 <_malloc_r+0xfc>
 8005372:	f000 f869 	bl	8005448 <__malloc_lock>
 8005376:	f8d8 3000 	ldr.w	r3, [r8]
 800537a:	461c      	mov	r4, r3
 800537c:	bb44      	cbnz	r4, 80053d0 <_malloc_r+0x88>
 800537e:	4629      	mov	r1, r5
 8005380:	4630      	mov	r0, r6
 8005382:	f7ff ffbf 	bl	8005304 <sbrk_aligned>
 8005386:	1c43      	adds	r3, r0, #1
 8005388:	4604      	mov	r4, r0
 800538a:	d158      	bne.n	800543e <_malloc_r+0xf6>
 800538c:	f8d8 4000 	ldr.w	r4, [r8]
 8005390:	4627      	mov	r7, r4
 8005392:	2f00      	cmp	r7, #0
 8005394:	d143      	bne.n	800541e <_malloc_r+0xd6>
 8005396:	2c00      	cmp	r4, #0
 8005398:	d04b      	beq.n	8005432 <_malloc_r+0xea>
 800539a:	6823      	ldr	r3, [r4, #0]
 800539c:	4639      	mov	r1, r7
 800539e:	4630      	mov	r0, r6
 80053a0:	eb04 0903 	add.w	r9, r4, r3
 80053a4:	f000 f940 	bl	8005628 <_sbrk_r>
 80053a8:	4581      	cmp	r9, r0
 80053aa:	d142      	bne.n	8005432 <_malloc_r+0xea>
 80053ac:	6821      	ldr	r1, [r4, #0]
 80053ae:	1a6d      	subs	r5, r5, r1
 80053b0:	4629      	mov	r1, r5
 80053b2:	4630      	mov	r0, r6
 80053b4:	f7ff ffa6 	bl	8005304 <sbrk_aligned>
 80053b8:	3001      	adds	r0, #1
 80053ba:	d03a      	beq.n	8005432 <_malloc_r+0xea>
 80053bc:	6823      	ldr	r3, [r4, #0]
 80053be:	442b      	add	r3, r5
 80053c0:	6023      	str	r3, [r4, #0]
 80053c2:	f8d8 3000 	ldr.w	r3, [r8]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	bb62      	cbnz	r2, 8005424 <_malloc_r+0xdc>
 80053ca:	f8c8 7000 	str.w	r7, [r8]
 80053ce:	e00f      	b.n	80053f0 <_malloc_r+0xa8>
 80053d0:	6822      	ldr	r2, [r4, #0]
 80053d2:	1b52      	subs	r2, r2, r5
 80053d4:	d420      	bmi.n	8005418 <_malloc_r+0xd0>
 80053d6:	2a0b      	cmp	r2, #11
 80053d8:	d917      	bls.n	800540a <_malloc_r+0xc2>
 80053da:	1961      	adds	r1, r4, r5
 80053dc:	42a3      	cmp	r3, r4
 80053de:	6025      	str	r5, [r4, #0]
 80053e0:	bf18      	it	ne
 80053e2:	6059      	strne	r1, [r3, #4]
 80053e4:	6863      	ldr	r3, [r4, #4]
 80053e6:	bf08      	it	eq
 80053e8:	f8c8 1000 	streq.w	r1, [r8]
 80053ec:	5162      	str	r2, [r4, r5]
 80053ee:	604b      	str	r3, [r1, #4]
 80053f0:	4630      	mov	r0, r6
 80053f2:	f000 f82f 	bl	8005454 <__malloc_unlock>
 80053f6:	f104 000b 	add.w	r0, r4, #11
 80053fa:	1d23      	adds	r3, r4, #4
 80053fc:	f020 0007 	bic.w	r0, r0, #7
 8005400:	1ac2      	subs	r2, r0, r3
 8005402:	bf1c      	itt	ne
 8005404:	1a1b      	subne	r3, r3, r0
 8005406:	50a3      	strne	r3, [r4, r2]
 8005408:	e7af      	b.n	800536a <_malloc_r+0x22>
 800540a:	6862      	ldr	r2, [r4, #4]
 800540c:	42a3      	cmp	r3, r4
 800540e:	bf0c      	ite	eq
 8005410:	f8c8 2000 	streq.w	r2, [r8]
 8005414:	605a      	strne	r2, [r3, #4]
 8005416:	e7eb      	b.n	80053f0 <_malloc_r+0xa8>
 8005418:	4623      	mov	r3, r4
 800541a:	6864      	ldr	r4, [r4, #4]
 800541c:	e7ae      	b.n	800537c <_malloc_r+0x34>
 800541e:	463c      	mov	r4, r7
 8005420:	687f      	ldr	r7, [r7, #4]
 8005422:	e7b6      	b.n	8005392 <_malloc_r+0x4a>
 8005424:	461a      	mov	r2, r3
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	42a3      	cmp	r3, r4
 800542a:	d1fb      	bne.n	8005424 <_malloc_r+0xdc>
 800542c:	2300      	movs	r3, #0
 800542e:	6053      	str	r3, [r2, #4]
 8005430:	e7de      	b.n	80053f0 <_malloc_r+0xa8>
 8005432:	230c      	movs	r3, #12
 8005434:	6033      	str	r3, [r6, #0]
 8005436:	4630      	mov	r0, r6
 8005438:	f000 f80c 	bl	8005454 <__malloc_unlock>
 800543c:	e794      	b.n	8005368 <_malloc_r+0x20>
 800543e:	6005      	str	r5, [r0, #0]
 8005440:	e7d6      	b.n	80053f0 <_malloc_r+0xa8>
 8005442:	bf00      	nop
 8005444:	20004c2c 	.word	0x20004c2c

08005448 <__malloc_lock>:
 8005448:	4801      	ldr	r0, [pc, #4]	@ (8005450 <__malloc_lock+0x8>)
 800544a:	f7ff bf06 	b.w	800525a <__retarget_lock_acquire_recursive>
 800544e:	bf00      	nop
 8005450:	20004c24 	.word	0x20004c24

08005454 <__malloc_unlock>:
 8005454:	4801      	ldr	r0, [pc, #4]	@ (800545c <__malloc_unlock+0x8>)
 8005456:	f7ff bf01 	b.w	800525c <__retarget_lock_release_recursive>
 800545a:	bf00      	nop
 800545c:	20004c24 	.word	0x20004c24

08005460 <__sflush_r>:
 8005460:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005468:	0716      	lsls	r6, r2, #28
 800546a:	4605      	mov	r5, r0
 800546c:	460c      	mov	r4, r1
 800546e:	d454      	bmi.n	800551a <__sflush_r+0xba>
 8005470:	684b      	ldr	r3, [r1, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	dc02      	bgt.n	800547c <__sflush_r+0x1c>
 8005476:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005478:	2b00      	cmp	r3, #0
 800547a:	dd48      	ble.n	800550e <__sflush_r+0xae>
 800547c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800547e:	2e00      	cmp	r6, #0
 8005480:	d045      	beq.n	800550e <__sflush_r+0xae>
 8005482:	2300      	movs	r3, #0
 8005484:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005488:	682f      	ldr	r7, [r5, #0]
 800548a:	6a21      	ldr	r1, [r4, #32]
 800548c:	602b      	str	r3, [r5, #0]
 800548e:	d030      	beq.n	80054f2 <__sflush_r+0x92>
 8005490:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005492:	89a3      	ldrh	r3, [r4, #12]
 8005494:	0759      	lsls	r1, r3, #29
 8005496:	d505      	bpl.n	80054a4 <__sflush_r+0x44>
 8005498:	6863      	ldr	r3, [r4, #4]
 800549a:	1ad2      	subs	r2, r2, r3
 800549c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800549e:	b10b      	cbz	r3, 80054a4 <__sflush_r+0x44>
 80054a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054a2:	1ad2      	subs	r2, r2, r3
 80054a4:	2300      	movs	r3, #0
 80054a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054a8:	6a21      	ldr	r1, [r4, #32]
 80054aa:	4628      	mov	r0, r5
 80054ac:	47b0      	blx	r6
 80054ae:	1c43      	adds	r3, r0, #1
 80054b0:	89a3      	ldrh	r3, [r4, #12]
 80054b2:	d106      	bne.n	80054c2 <__sflush_r+0x62>
 80054b4:	6829      	ldr	r1, [r5, #0]
 80054b6:	291d      	cmp	r1, #29
 80054b8:	d82b      	bhi.n	8005512 <__sflush_r+0xb2>
 80054ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005564 <__sflush_r+0x104>)
 80054bc:	40ca      	lsrs	r2, r1
 80054be:	07d6      	lsls	r6, r2, #31
 80054c0:	d527      	bpl.n	8005512 <__sflush_r+0xb2>
 80054c2:	2200      	movs	r2, #0
 80054c4:	6062      	str	r2, [r4, #4]
 80054c6:	04d9      	lsls	r1, r3, #19
 80054c8:	6922      	ldr	r2, [r4, #16]
 80054ca:	6022      	str	r2, [r4, #0]
 80054cc:	d504      	bpl.n	80054d8 <__sflush_r+0x78>
 80054ce:	1c42      	adds	r2, r0, #1
 80054d0:	d101      	bne.n	80054d6 <__sflush_r+0x76>
 80054d2:	682b      	ldr	r3, [r5, #0]
 80054d4:	b903      	cbnz	r3, 80054d8 <__sflush_r+0x78>
 80054d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80054d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054da:	602f      	str	r7, [r5, #0]
 80054dc:	b1b9      	cbz	r1, 800550e <__sflush_r+0xae>
 80054de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054e2:	4299      	cmp	r1, r3
 80054e4:	d002      	beq.n	80054ec <__sflush_r+0x8c>
 80054e6:	4628      	mov	r0, r5
 80054e8:	f7ff feba 	bl	8005260 <_free_r>
 80054ec:	2300      	movs	r3, #0
 80054ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80054f0:	e00d      	b.n	800550e <__sflush_r+0xae>
 80054f2:	2301      	movs	r3, #1
 80054f4:	4628      	mov	r0, r5
 80054f6:	47b0      	blx	r6
 80054f8:	4602      	mov	r2, r0
 80054fa:	1c50      	adds	r0, r2, #1
 80054fc:	d1c9      	bne.n	8005492 <__sflush_r+0x32>
 80054fe:	682b      	ldr	r3, [r5, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d0c6      	beq.n	8005492 <__sflush_r+0x32>
 8005504:	2b1d      	cmp	r3, #29
 8005506:	d001      	beq.n	800550c <__sflush_r+0xac>
 8005508:	2b16      	cmp	r3, #22
 800550a:	d11e      	bne.n	800554a <__sflush_r+0xea>
 800550c:	602f      	str	r7, [r5, #0]
 800550e:	2000      	movs	r0, #0
 8005510:	e022      	b.n	8005558 <__sflush_r+0xf8>
 8005512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005516:	b21b      	sxth	r3, r3
 8005518:	e01b      	b.n	8005552 <__sflush_r+0xf2>
 800551a:	690f      	ldr	r7, [r1, #16]
 800551c:	2f00      	cmp	r7, #0
 800551e:	d0f6      	beq.n	800550e <__sflush_r+0xae>
 8005520:	0793      	lsls	r3, r2, #30
 8005522:	680e      	ldr	r6, [r1, #0]
 8005524:	bf08      	it	eq
 8005526:	694b      	ldreq	r3, [r1, #20]
 8005528:	600f      	str	r7, [r1, #0]
 800552a:	bf18      	it	ne
 800552c:	2300      	movne	r3, #0
 800552e:	eba6 0807 	sub.w	r8, r6, r7
 8005532:	608b      	str	r3, [r1, #8]
 8005534:	f1b8 0f00 	cmp.w	r8, #0
 8005538:	dde9      	ble.n	800550e <__sflush_r+0xae>
 800553a:	6a21      	ldr	r1, [r4, #32]
 800553c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800553e:	4643      	mov	r3, r8
 8005540:	463a      	mov	r2, r7
 8005542:	4628      	mov	r0, r5
 8005544:	47b0      	blx	r6
 8005546:	2800      	cmp	r0, #0
 8005548:	dc08      	bgt.n	800555c <__sflush_r+0xfc>
 800554a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800554e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005552:	81a3      	strh	r3, [r4, #12]
 8005554:	f04f 30ff 	mov.w	r0, #4294967295
 8005558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800555c:	4407      	add	r7, r0
 800555e:	eba8 0800 	sub.w	r8, r8, r0
 8005562:	e7e7      	b.n	8005534 <__sflush_r+0xd4>
 8005564:	20400001 	.word	0x20400001

08005568 <_fflush_r>:
 8005568:	b538      	push	{r3, r4, r5, lr}
 800556a:	690b      	ldr	r3, [r1, #16]
 800556c:	4605      	mov	r5, r0
 800556e:	460c      	mov	r4, r1
 8005570:	b913      	cbnz	r3, 8005578 <_fflush_r+0x10>
 8005572:	2500      	movs	r5, #0
 8005574:	4628      	mov	r0, r5
 8005576:	bd38      	pop	{r3, r4, r5, pc}
 8005578:	b118      	cbz	r0, 8005582 <_fflush_r+0x1a>
 800557a:	6a03      	ldr	r3, [r0, #32]
 800557c:	b90b      	cbnz	r3, 8005582 <_fflush_r+0x1a>
 800557e:	f7ff fcbd 	bl	8004efc <__sinit>
 8005582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f3      	beq.n	8005572 <_fflush_r+0xa>
 800558a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800558c:	07d0      	lsls	r0, r2, #31
 800558e:	d404      	bmi.n	800559a <_fflush_r+0x32>
 8005590:	0599      	lsls	r1, r3, #22
 8005592:	d402      	bmi.n	800559a <_fflush_r+0x32>
 8005594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005596:	f7ff fe60 	bl	800525a <__retarget_lock_acquire_recursive>
 800559a:	4628      	mov	r0, r5
 800559c:	4621      	mov	r1, r4
 800559e:	f7ff ff5f 	bl	8005460 <__sflush_r>
 80055a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055a4:	07da      	lsls	r2, r3, #31
 80055a6:	4605      	mov	r5, r0
 80055a8:	d4e4      	bmi.n	8005574 <_fflush_r+0xc>
 80055aa:	89a3      	ldrh	r3, [r4, #12]
 80055ac:	059b      	lsls	r3, r3, #22
 80055ae:	d4e1      	bmi.n	8005574 <_fflush_r+0xc>
 80055b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055b2:	f7ff fe53 	bl	800525c <__retarget_lock_release_recursive>
 80055b6:	e7dd      	b.n	8005574 <_fflush_r+0xc>

080055b8 <__swhatbuf_r>:
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	460c      	mov	r4, r1
 80055bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055c0:	2900      	cmp	r1, #0
 80055c2:	b096      	sub	sp, #88	@ 0x58
 80055c4:	4615      	mov	r5, r2
 80055c6:	461e      	mov	r6, r3
 80055c8:	da0d      	bge.n	80055e6 <__swhatbuf_r+0x2e>
 80055ca:	89a3      	ldrh	r3, [r4, #12]
 80055cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80055d0:	f04f 0100 	mov.w	r1, #0
 80055d4:	bf14      	ite	ne
 80055d6:	2340      	movne	r3, #64	@ 0x40
 80055d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80055dc:	2000      	movs	r0, #0
 80055de:	6031      	str	r1, [r6, #0]
 80055e0:	602b      	str	r3, [r5, #0]
 80055e2:	b016      	add	sp, #88	@ 0x58
 80055e4:	bd70      	pop	{r4, r5, r6, pc}
 80055e6:	466a      	mov	r2, sp
 80055e8:	f000 f80c 	bl	8005604 <_fstat_r>
 80055ec:	2800      	cmp	r0, #0
 80055ee:	dbec      	blt.n	80055ca <__swhatbuf_r+0x12>
 80055f0:	9901      	ldr	r1, [sp, #4]
 80055f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80055f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80055fa:	4259      	negs	r1, r3
 80055fc:	4159      	adcs	r1, r3
 80055fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005602:	e7eb      	b.n	80055dc <__swhatbuf_r+0x24>

08005604 <_fstat_r>:
 8005604:	b538      	push	{r3, r4, r5, lr}
 8005606:	4d07      	ldr	r5, [pc, #28]	@ (8005624 <_fstat_r+0x20>)
 8005608:	2300      	movs	r3, #0
 800560a:	4604      	mov	r4, r0
 800560c:	4608      	mov	r0, r1
 800560e:	4611      	mov	r1, r2
 8005610:	602b      	str	r3, [r5, #0]
 8005612:	f7fb fa8a 	bl	8000b2a <_fstat>
 8005616:	1c43      	adds	r3, r0, #1
 8005618:	d102      	bne.n	8005620 <_fstat_r+0x1c>
 800561a:	682b      	ldr	r3, [r5, #0]
 800561c:	b103      	cbz	r3, 8005620 <_fstat_r+0x1c>
 800561e:	6023      	str	r3, [r4, #0]
 8005620:	bd38      	pop	{r3, r4, r5, pc}
 8005622:	bf00      	nop
 8005624:	20004c20 	.word	0x20004c20

08005628 <_sbrk_r>:
 8005628:	b538      	push	{r3, r4, r5, lr}
 800562a:	4d06      	ldr	r5, [pc, #24]	@ (8005644 <_sbrk_r+0x1c>)
 800562c:	2300      	movs	r3, #0
 800562e:	4604      	mov	r4, r0
 8005630:	4608      	mov	r0, r1
 8005632:	602b      	str	r3, [r5, #0]
 8005634:	f7fb fa80 	bl	8000b38 <_sbrk>
 8005638:	1c43      	adds	r3, r0, #1
 800563a:	d102      	bne.n	8005642 <_sbrk_r+0x1a>
 800563c:	682b      	ldr	r3, [r5, #0]
 800563e:	b103      	cbz	r3, 8005642 <_sbrk_r+0x1a>
 8005640:	6023      	str	r3, [r4, #0]
 8005642:	bd38      	pop	{r3, r4, r5, pc}
 8005644:	20004c20 	.word	0x20004c20

08005648 <_init>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	bf00      	nop
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr

08005654 <_fini>:
 8005654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005656:	bf00      	nop
 8005658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565a:	bc08      	pop	{r3}
 800565c:	469e      	mov	lr, r3
 800565e:	4770      	bx	lr
