--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml rca.twx rca.ncd -o rca.twr rca.pcf -ucf rca.ucf

Design file:              rca.ncd
Physical constraint file: rca.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |sum<0>         |    6.928|
A<0>           |sum<1>         |    7.495|
A<0>           |sum<2>         |    7.509|
A<0>           |sum<3>         |    9.150|
A<0>           |sum<4>         |    8.874|
A<1>           |sum<1>         |    7.290|
A<1>           |sum<2>         |    7.733|
A<1>           |sum<3>         |    9.374|
A<1>           |sum<4>         |    9.098|
A<2>           |sum<2>         |    7.200|
A<2>           |sum<3>         |    8.219|
A<2>           |sum<4>         |    7.943|
A<3>           |sum<3>         |    7.275|
A<3>           |sum<4>         |    8.037|
B<0>           |sum<0>         |    6.630|
B<0>           |sum<1>         |    7.202|
B<0>           |sum<2>         |    8.395|
B<0>           |sum<3>         |   10.036|
B<0>           |sum<4>         |    9.760|
B<1>           |sum<1>         |    7.230|
B<1>           |sum<2>         |    7.534|
B<1>           |sum<3>         |    9.175|
B<1>           |sum<4>         |    8.899|
B<2>           |sum<2>         |    6.560|
B<2>           |sum<3>         |    8.163|
B<2>           |sum<4>         |    7.887|
B<3>           |sum<3>         |    7.495|
B<3>           |sum<4>         |    8.138|
---------------+---------------+---------+


Analysis completed Wed Oct 03 07:34:42 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 121 MB



