/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  reg [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_1z : in_data[0];
  assign celloutsig_0_5z = ~(in_data[16] & celloutsig_0_1z);
  assign celloutsig_1_5z = !(in_data[96] ? in_data[180] : in_data[135]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z | in_data[156]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z | celloutsig_0_0z[3]);
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_6z[2];
  reg [3:0] _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_16z[0], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z };
  assign out_data[3:0] = _06_;
  assign celloutsig_1_9z = in_data[152:129] / { 1'h1, in_data[127], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_6z[14:13], celloutsig_1_7z } >= { celloutsig_1_16z[3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_0z[2:1], celloutsig_0_6z } >= { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = celloutsig_0_0z >= celloutsig_0_0z;
  assign celloutsig_1_2z = in_data[125:122] >= { in_data[119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[128:117] <= in_data[170:159];
  assign celloutsig_1_1z = in_data[120:111] <= { in_data[173:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[99]);
  assign celloutsig_1_10z = celloutsig_1_7z & ~(celloutsig_1_8z);
  assign celloutsig_0_11z = in_data[50:44] !== { celloutsig_0_6z[10:6], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_0z[2:0] | { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_7z[6:0] | { celloutsig_0_7z[4:0], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_4z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[187:185] };
  assign celloutsig_0_4z = ~^ in_data[93:91];
  assign celloutsig_0_9z = ^ { celloutsig_0_6z[12:6], celloutsig_0_4z };
  assign celloutsig_0_1z = ^ in_data[43:40];
  assign celloutsig_0_0z = in_data[28:25] >> in_data[78:75];
  assign celloutsig_1_6z = { in_data[137:127], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } >> in_data[159:145];
  assign celloutsig_0_6z = { in_data[30:27], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } ~^ { in_data[44:33], celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_6z[11:10], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z } ^ { in_data[134:132], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z ^ { in_data[72:66], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_9z[12]) | (celloutsig_1_11z[1] & celloutsig_1_4z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_7z) | (celloutsig_1_7z & celloutsig_1_0z));
  assign { out_data[128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_15z, celloutsig_0_20z };
endmodule
