timestamp=1330566969674

[$root]
A/$root=22|""|0|1*913978
B/$root=3*1089460

[ButtonPressDetector]
A/ButtonPressDetector=22|./src/buttonpressdetector.v|4|1*924114
B/ButtonPressDetector=3*1096622
P/~emb=445,735,987,1118
R=./src/buttonpressdetector.v|4

[FourBitCounterWithLoad]
A/FourBitCounterWithLoad=22|./src/fourbitcounterwithload.v|7|1*932042
B/FourBitCounterWithLoad=3*1117435
P/~emb=420,899,1197,1699
R=./src/fourbitcounterwithload.v|7

[RippleCounter]
A/RippleCounter=22|./src/ripplecounter.v|6|1*918232
B/RippleCounter=3*1091033
P/~emb=157,390,637,965
R=./src/ripplecounter.v|6

[RippleScaler]
A/RippleScaler=22|./src/ripplescaler.v|6|1*921459
B/RippleScaler=3*1093706
P/~emb=161,378,569,743
R=./src/ripplescaler.v|6

[TFlipFlop]
A/TFlipFlop=22|./src/tflipflop.v|4|1*915739
B/TFlipFlop=3*1089596
P/~emb=166,324,499,626
R=./src/tflipflop.v|4

[UpDownCounter]
A/UpDownCounter=22|./src/updowncounter.v|4|1*927942
B/UpDownCounter=3*1107762
P/~emb=476,746,1077,1307
R=./src/updowncounter.v|4

[testbench]
A/testbench=22|./src/testbench.v|3|1*899263
B/testbench=3*1063103
P/~emb=102,425,614,827
R=./src/testbench.v|3

[~A]
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/buttonpressdetector.v=0*442301*443080
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/fourbitcounterwithload.v=0*451867*453938
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/fourbitcounterwithload.v_ripplecounter.v_buttonpressdetector.v_ripplescaler.v_updowncounter.v_tflipflop.v=0*79516*81634
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/fourbitcounterwithload.v_ripplecounter.v_buttonpressdetector.v_ripplescaler.v_updowncounter.v_tflipflop.v_testbench.v=0*404386*406864
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/ripplecounter.v=0*95157*95894
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/testbench.v=0*436147*436877
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/tflipflop.v=0*268246*268712
C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/src/updowncounter.v=0*122147*122937
ModifyID=3003
Version=73

[~MFT]
0=583|0design.mgf|453938|124007
1=615|1design.mgf|932042|910585
3=615|3design.mgf|1117435|1085655

[~U]
$root=12|0*443702|
ButtonPressDetector=12|0*446756||0x80
FourBitCounterWithLoad=12|0*449975||0x80
RippleCounter=12|0*444667||0x80
RippleScaler=12|0*445846||0x80
TFlipFlop=12|0*443849||0x80
UpDownCounter=12|0*448267||0x80
testbench=12|0*435066||0x90

