// Seed: 2135848987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  tri1 id_8 = 1;
  assign id_2[1'h0] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_1) begin : LABEL_0
    if (1'b0 - 1) id_3 <= 1;
  end
  wand id_6 = id_4 == "";
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1,
      id_4,
      id_1
  );
  assign id_2[1] = id_2;
  wire id_7;
endmodule
