Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 12:26:43 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.201        0.000                      0                  114        0.039        0.000                      0                  114        3.225        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.201        0.000                      0                  114        0.039        0.000                      0                  114        3.225        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/fsm0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.517ns (30.199%)  route 1.195ns (69.801%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 f  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.171     1.025    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     1.089 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=8, routed)           0.256     1.345    pe_10/fsm0/done_reg
    SLICE_X23Y106        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.524 r  pe_10/fsm0/out[1]_i_1__3/O
                         net (fo=2, routed)           0.223     1.747    pe_10/fsm0/fsm0_write_en
    SLICE_X24Y106        FDRE                                         r  pe_10/fsm0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.026     7.026    pe_10/fsm0/clk
    SLICE_X24Y106        FDRE                                         r  pe_10/fsm0/out_reg[0]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y106        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     6.948    pe_10/fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -1.747    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul/done_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.400ns (24.525%)  route 1.231ns (75.475%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 r  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.171     1.025    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     1.089 r  fsm0/done_buf[0]_i_2__2/O
                         net (fo=8, routed)           0.222     1.311    pe_10/fsm0/done_reg
    SLICE_X24Y106        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.373 r  pe_10/fsm0/done_buf[1]_i_1__2/O
                         net (fo=2, routed)           0.293     1.666    pe_10/mul/p_0_in
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.026     7.026    pe_10/mul/clk
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_buf_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y106        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.919    pe_10/mul/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul/done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.400ns (24.525%)  route 1.231ns (75.475%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 r  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.171     1.025    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     1.089 r  fsm0/done_buf[0]_i_2__2/O
                         net (fo=8, routed)           0.222     1.311    pe_10/fsm0/done_reg
    SLICE_X24Y106        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.373 r  pe_10/fsm0/done_buf[1]_i_1__2/O
                         net (fo=2, routed)           0.293     1.666    pe_10/mul/p_0_in
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.026     7.026    pe_10/mul/clk
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y106        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072     6.919    pe_10/mul/done_reg
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/fsm0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.438ns (26.578%)  route 1.210ns (73.422%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 f  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.058     0.912    fsm0/out_reg[1]_1
    SLICE_X22Y108        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     1.012 f  fsm0/done_buf[0]_i_2__0/O
                         net (fo=8, routed)           0.237     1.249    pe_00/fsm0/done_reg
    SLICE_X22Y105        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.313 r  pe_00/fsm0/out[1]_i_1__1/O
                         net (fo=2, routed)           0.370     1.683    pe_00/fsm0/fsm0_write_en
    SLICE_X22Y106        FDRE                                         r  pe_00/fsm0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.024     7.024    pe_00/fsm0/clk
    SLICE_X22Y106        FDRE                                         r  pe_00/fsm0/out_reg[0]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y106        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     6.947    pe_00/fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/fsm0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.517ns (31.371%)  route 1.131ns (68.629%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 f  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.171     1.025    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.064     1.089 f  fsm0/done_buf[0]_i_2__2/O
                         net (fo=8, routed)           0.256     1.345    pe_10/fsm0/done_reg
    SLICE_X23Y106        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     1.524 r  pe_10/fsm0/out[1]_i_1__3/O
                         net (fo=2, routed)           0.159     1.683    pe_10/fsm0/fsm0_write_en
    SLICE_X23Y106        FDRE                                         r  pe_10/fsm0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.024     7.024    pe_10/fsm0/clk
    SLICE_X23Y106        FDRE                                         r  pe_10/fsm0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y106        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042     6.947    pe_10/fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/done_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.483ns (31.343%)  route 1.058ns (68.657%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 r  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.159     1.013    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.075 r  fsm0/done_buf[0]_i_2__1/O
                         net (fo=8, routed)           0.115     1.190    pe_01/fsm0/done_reg
    SLICE_X23Y107        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     1.337 r  pe_01/fsm0/done_buf[1]_i_1__1/O
                         net (fo=2, routed)           0.239     1.576    pe_01/mul/p_0_in
    SLICE_X23Y106        FDRE                                         r  pe_01/mul/done_buf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.025     7.025    pe_01/mul/clk
    SLICE_X23Y106        FDRE                                         r  pe_01/mul/done_buf_reg[1]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y106        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    pe_01/mul/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.483ns (31.343%)  route 1.058ns (68.657%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 r  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.159     1.013    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.075 r  fsm0/done_buf[0]_i_2__1/O
                         net (fo=8, routed)           0.115     1.190    pe_01/fsm0/done_reg
    SLICE_X23Y107        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     1.337 r  pe_01/fsm0/done_buf[1]_i_1__1/O
                         net (fo=2, routed)           0.239     1.576    pe_01/mul/p_0_in
    SLICE_X23Y106        FDRE                                         r  pe_01/mul/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.025     7.025    pe_01/mul/clk
    SLICE_X23Y106        FDRE                                         r  pe_01/mul/done_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y106        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     6.918    pe_01/mul/done_reg
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.509ns (32.712%)  route 1.047ns (67.288%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y110        FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm0/out_reg[3]/Q
                         net (fo=24, routed)          0.303     0.437    fsm0/fsm0_out[3]
    SLICE_X23Y111        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.584 f  fsm0/out[0]_i_2__4/O
                         net (fo=5, routed)           0.221     0.805    fsm0/out[0]_i_2__4_n_0
    SLICE_X22Y110        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     0.919 r  fsm0/out[3]_i_3/O
                         net (fo=2, routed)           0.114     1.033    fsm0/out[3]_i_3_n_0
    SLICE_X22Y110        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     1.182 r  fsm0/out[3]_i_1/O
                         net (fo=4, routed)           0.409     1.591    fsm0/fsm0_write_en
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.024     7.024    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y111        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042     6.947    fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/fsm0/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.438ns (29.026%)  route 1.071ns (70.974%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 f  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.058     0.912    fsm0/out_reg[1]_1
    SLICE_X22Y108        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     1.012 f  fsm0/done_buf[0]_i_2__0/O
                         net (fo=8, routed)           0.237     1.249    pe_00/fsm0/done_reg
    SLICE_X22Y105        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.313 r  pe_00/fsm0/out[1]_i_1__1/O
                         net (fo=2, routed)           0.231     1.544    pe_00/fsm0/fsm0_write_en
    SLICE_X22Y105        FDRE                                         r  pe_00/fsm0/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.024     7.024    pe_00/fsm0/clk
    SLICE_X22Y105        FDRE                                         r  pe_00/fsm0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y105        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042     6.947    pe_00/fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul_reg/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.500ns (31.766%)  route 1.074ns (68.234%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.035     0.035    fsm0/clk
    SLICE_X22Y111        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=40, routed)          0.545     0.677    fsm0/fsm0_out[0]
    SLICE_X22Y108        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     0.854 f  fsm0/out[0]_i_2__1/O
                         net (fo=11, routed)          0.159     1.013    fsm0/out_reg[1]_1
    SLICE_X23Y109        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.075 f  fsm0/done_buf[0]_i_2__1/O
                         net (fo=8, routed)           0.115     1.190    pe_01/fsm0/done_reg
    SLICE_X23Y107        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     1.354 r  pe_01/fsm0/done_i_1__12/O
                         net (fo=1, routed)           0.255     1.609    pe_01/mul_reg/mul_reg_write_en
    SLICE_X23Y107        FDRE                                         r  pe_01/mul_reg/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=93, unset)           0.025     7.025    pe_01/mul_reg/clk
    SLICE_X23Y107        FDRE                                         r  pe_01/mul_reg/done_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y107        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    pe_01/mul_reg/done_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  5.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 t0_idx/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    t0_idx/clk
    SLICE_X22Y109        FDRE                                         r  t0_idx/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  t0_idx/done_reg/Q
                         net (fo=4, routed)           0.026     0.077    fsm0/t0_idx_done
    SLICE_X22Y109        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     0.097 r  fsm0/out[0]_i_1__8/O
                         net (fo=1, routed)           0.007     0.104    par_done_reg0/out_reg[0]_0
    SLICE_X22Y109        FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    par_done_reg0/clk
    SLICE_X22Y109        FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y109        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    par_done_reg12/clk
    SLICE_X22Y108        FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm0/par_done_reg12_out
    SLICE_X22Y108        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm0/out[0]_i_1__20/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg12/out_reg[0]_0
    SLICE_X22Y108        FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    par_done_reg12/clk
    SLICE_X22Y108        FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y108        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg21/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg21/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    par_done_reg21/clk
    SLICE_X22Y108        FDRE                                         r  par_done_reg21/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg21/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm0/par_done_reg21_out
    SLICE_X22Y108        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm0/out[0]_i_1__29/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg21/out_reg[0]_0
    SLICE_X22Y108        FDRE                                         r  par_done_reg21/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    par_done_reg21/clk
    SLICE_X22Y108        FDRE                                         r  par_done_reg21/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y108        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg21/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pe_10/mul/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_10/mul/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.013     0.013    pe_10/mul/clk
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_10/mul/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    pe_10/mul/done_buf_reg[1]_1
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.019     0.019    pe_10/mul/clk
    SLICE_X24Y106        FDRE                                         r  pe_10/mul/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y106        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    pe_10/mul/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pe_00/acc/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/fsm0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    pe_00/acc/clk
    SLICE_X22Y105        FDRE                                         r  pe_00/acc/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_00/acc/done_reg/Q
                         net (fo=3, routed)           0.025     0.076    pe_00/fsm0/acc_done
    SLICE_X22Y105        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.109 r  pe_00/fsm0/out[1]_i_2__1/O
                         net (fo=1, routed)           0.006     0.115    pe_00/fsm0/fsm0_in1
    SLICE_X22Y105        FDRE                                         r  pe_00/fsm0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    pe_00/fsm0/clk
    SLICE_X22Y105        FDRE                                         r  pe_00/fsm0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y105        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_00/fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pe_11/mul/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_11/mul/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.013     0.013    pe_11/mul/clk
    SLICE_X24Y109        FDRE                                         r  pe_11/mul/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_11/mul/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    pe_11/mul/done_buf_reg[1]_1
    SLICE_X24Y109        FDRE                                         r  pe_11/mul/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.019     0.019    pe_11/mul/clk
    SLICE_X24Y109        FDRE                                         r  pe_11/mul/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y109        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    pe_11/mul/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 par_done_reg35/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg35/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.013     0.013    par_done_reg35/clk
    SLICE_X24Y110        FDRE                                         r  par_done_reg35/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  par_done_reg35/out_reg[0]/Q
                         net (fo=4, routed)           0.031     0.082    pe_11/fsm0/par_done_reg35_out
    SLICE_X24Y110        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     0.096 r  pe_11/fsm0/out[0]_i_1__43/O
                         net (fo=1, routed)           0.021     0.117    par_done_reg35/out_reg[0]_0
    SLICE_X24Y110        FDRE                                         r  par_done_reg35/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.019     0.019    par_done_reg35/clk
    SLICE_X24Y110        FDRE                                         r  par_done_reg35/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y110        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    par_done_reg35/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par_done_reg34/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg34/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.095%)  route 0.044ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    par_done_reg34/clk
    SLICE_X22Y112        FDRE                                         r  par_done_reg34/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg34/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm0/par_done_reg34_out
    SLICE_X22Y112        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     0.101 r  fsm0/out[0]_i_1__42/O
                         net (fo=1, routed)           0.016     0.117    par_done_reg34/out_reg[0]_0
    SLICE_X22Y112        FDRE                                         r  par_done_reg34/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    par_done_reg34/clk
    SLICE_X22Y112        FDRE                                         r  par_done_reg34/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y112        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg34/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 par_done_reg34/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.062ns (59.048%)  route 0.043ns (40.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.012     0.012    par_done_reg34/clk
    SLICE_X22Y112        FDRE                                         r  par_done_reg34/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg34/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm0/par_done_reg34_out
    SLICE_X22Y112        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.102 r  fsm0/out[0]_i_1__4/O
                         net (fo=1, routed)           0.015     0.117    par_reset8/out_reg[0]_0
    SLICE_X22Y112        FDRE                                         r  par_reset8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.018     0.018    par_reset8/clk
    SLICE_X22Y112        FDRE                                         r  par_reset8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y112        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            left_10_read/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.013     0.013    par_done_reg18/clk
    SLICE_X20Y111        FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 f  par_done_reg18/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm0/par_done_reg18_out
    SLICE_X20Y111        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     0.093 r  fsm0/done_i_1__20/O
                         net (fo=1, routed)           0.026     0.119    left_10_read/left_10_read_write_en
    SLICE_X20Y111        FDRE                                         r  left_10_read/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=93, unset)           0.019     0.019    left_10_read/clk
    SLICE_X20Y111        FDRE                                         r  left_10_read/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y111        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    left_10_read/done_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X22Y107  down_00_write/done_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X23Y107  down_01_write/done_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X22Y111  fsm0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X22Y110  fsm0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X22Y110  fsm0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X22Y110  fsm0/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y109  l0_idx/done_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y108  l1_idx/done_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y111  left_00_read/done_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X20Y111  left_01_read/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y107  down_00_write/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X23Y107  down_01_write/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y111  fsm0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X21Y109  l0_idx/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X21Y108  l1_idx/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X21Y108  l1_idx/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X21Y111  left_00_read/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y107  down_00_write/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y107  down_00_write/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X23Y107  down_01_write/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X23Y107  down_01_write/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y111  fsm0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y111  fsm0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X22Y110  fsm0/out_reg[2]/C



