{
  "nodes":
  [
    {
      "name":"atax"
      , "id":327071480
      , "type":"component"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"buff_A"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                          , "line":"8"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"16 kilobytes"
                  , "Implemented size":"16 kilobytes = (64 words per bank) x (256 bytes per word)"
                  , "Memory Usage":"64 RAMs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"64 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'buff_A' occupies memory words [0-63] and has 64 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory, bankwidth(256), numbanks(1)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                    , "line":8
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"64 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"64 words"
                      , "Implemented bank size":"16 kilobytes = (64 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'buff_A' occupies memory words [0-63] and has 64 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                        , "line":8
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "padding":"0"
                      , "depth":"64"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 kilobytes = (64 words) x (256 bytes per word)"
                          , "Memory Usage":"64 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'buff_A' occupies memory words [0-63] and has 64 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                            , "line":8
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":7
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"64 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'buff_A' occupies memory words [0-63] and has 64 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"buff_x"
              , "id":8
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                          , "line":"9"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes = (1 word per bank) x (256 bytes per word)"
                  , "Memory Usage":"128 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'buff_x' occupies memory words [0-0] and has 64 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "User defined attributes":"memory, bankwidth(256)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                    , "line":9
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":9
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 MLABs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"256 bytes = (1 word) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'buff_x' occupies memory words [0-0] and has 64 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":10
                      , "padding":"0"
                      , "depth":"1"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (1 word) x (256 bytes per word)"
                          , "Memory Usage":"128 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'buff_x' occupies memory words [0-0] and has 64 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":11
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":12
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'buff_x' occupies memory words [0-0] and has 64 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"buff_y_out"
              , "id":13
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                          , "line":"10"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes = (1 word per bank) x (256 bytes per word)"
                  , "Memory Usage":"128 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'buff_y_out' occupies memory words [0-0] and has 64 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "User defined attributes":"memory, bankwidth(256)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                    , "line":10
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":14
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 MLABs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"256 bytes = (1 word) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'buff_y_out' occupies memory words [0-0] and has 64 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                        , "line":10
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":15
                      , "padding":"0"
                      , "depth":"1"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (1 word) x (256 bytes per word)"
                          , "Memory Usage":"128 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'buff_y_out' occupies memory words [0-0] and has 64 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                            , "line":10
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":16
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":18
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'buff_y_out' occupies memory words [0-0] and has 64 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp1"
              , "id":20
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                          , "line":"11"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes = (1 word per bank) x (256 bytes per word)"
                  , "Memory Usage":"128 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'tmp1' occupies memory words [0-0] and has 64 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "User defined attributes":"memory, bankwidth(256)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                    , "line":11
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":21
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 MLABs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"256 bytes = (1 word) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'tmp1' occupies memory words [0-0] and has 64 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                        , "line":11
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":22
                      , "padding":"0"
                      , "depth":"1"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"256 bytes = (1 word) x (256 bytes per word)"
                          , "Memory Usage":"128 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'tmp1' occupies memory words [0-0] and has 64 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                            , "line":11
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":23
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":24
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'tmp1' occupies memory words [0-0] and has 64 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":326943960
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"buff_A"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":31
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":327809832
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"buff_A"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":41
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327783944
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"buff_A"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":21
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":6
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":326937608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"buff_x"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":31
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327775176
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"buff_x"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":16
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":327808872
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"buff_y_out"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":41
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":327818280
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"buff_y_out"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":47
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327776024
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"buff_y_out"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":17
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327810840
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"buff_y_out"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":41
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":17
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":19
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":327550968
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp1"
              , "Start cycle":"2"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327776872
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp1"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_0.c"
                , "line":18
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":327805128
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp1"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":25
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":6
    }
    , {
      "from":6
      , "to":326943960
    }
    , {
      "from":6
      , "to":327809832
    }
    , {
      "from":327783944
      , "to":7
    }
    , {
      "from":11
      , "to":326937608
    }
    , {
      "from":327775176
      , "to":12
    }
    , {
      "from":16
      , "to":17
    }
    , {
      "from":17
      , "to":327808872
    }
    , {
      "from":17
      , "to":327818280
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":327776024
      , "to":19
    }
    , {
      "from":327810840
      , "to":19
    }
    , {
      "from":23
      , "to":327550968
    }
    , {
      "from":25
      , "to":24
    }
    , {
      "from":327776872
      , "to":25
    }
    , {
      "from":327805128
      , "to":25
    }
  ]
}
