// Seed: 1000468694
`timescale 1 ps / 1ps
module module_0 (
    input id_1,
    input id_2,
    input reg id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input logic id_7
);
  reg id_8;
  assign id_8 = 1;
  reg id_9;
  defparam id_10.id_11 = id_7 - 1;
  assign id_9 = 1;
  logic id_12 = 1'd0;
  reg   id_13 = id_8 ? id_9 : (id_3);
  logic id_14;
  task id_15;
    begin
      id_8 <= 1;
    end
  endtask
  logic id_16;
  logic id_17;
  initial begin
    if (1) begin
      id_13 <= id_7[1'b0] && 1'b0 && id_4;
    end
  end
endmodule
