Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 17:23:28 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.828        0.000                      0                10506        0.029        0.000                      0                10506        2.927        0.000                       0                  8208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.828        0.000                      0                10506        0.029        0.000                      0                10506        2.927        0.000                       0                  8208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[2]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.949ns (18.663%)  route 4.136ns (81.337%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.689     2.533    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X14Y27         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     2.675 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__5/O
                         net (fo=282, routed)         1.042     3.717    inst1/inst0/ev00/c0/state0/out_reg[2]_1
    SLICE_X17Y5          LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.193     3.910 r  inst1/inst0/ev00/c0/state0/out[962]_i_1/O
                         net (fo=2, routed)           0.220     4.130    inst1/inst0/ev00/c0/state0/out_reg[1022][163]
    SLICE_X17Y6          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.308 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[2]_srl29_i_3/O
                         net (fo=1, routed)           0.253     4.561    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[2]_srl29_i_3_n_0
    SLICE_X18Y7          LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     4.625 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[2]_srl29_i_1/O
                         net (fo=1, routed)           0.496     5.121    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[2]_0
    SLICE_X20Y36         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[2]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X20Y36         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[2]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y36         SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.068     6.949    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[2]_srl29
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[3]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 0.879ns (17.496%)  route 4.145ns (82.504%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.637     2.481    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X12Y25         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     2.544 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__6/O
                         net (fo=315, routed)         1.049     3.593    inst1/inst0/inst26/_guard3387
    SLICE_X24Y6          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.740 r  inst1/inst0/inst26/out[899]_i_1/O
                         net (fo=2, routed)           0.332     4.072    inst1/inst0/ev00/c0/state0/p30_in0_r_sign__2_reg_srl31_i_1_1[545]
    SLICE_X17Y6          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.220 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[3]_srl29_i_4/O
                         net (fo=1, routed)           0.111     4.331    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[3]_srl29_i_4_n_0
    SLICE_X17Y6          LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     4.480 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[3]_srl29_i_1/O
                         net (fo=1, routed)           0.580     5.060    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[3]_0
    SLICE_X20Y27         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[3]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X20Y27         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[3]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y27         SRLC32E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.067     6.950    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[3]_srl29
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.812ns (16.195%)  route 4.202ns (83.805%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.546     2.390    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X14Y26         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     2.429 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__4/O
                         net (fo=295, routed)         1.076     3.505    inst1/inst0/ev00/c0/state0/out_reg[2]_0
    SLICE_X18Y37         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.626 r  inst1/inst0/ev00/c0/state0/out[704]_i_1/O
                         net (fo=2, routed)           0.703     4.329    inst1/inst0/ev00/c0/state0/out_reg[1022][98]
    SLICE_X19Y12         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.511 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[0]_srl29_i_2/O
                         net (fo=1, routed)           0.048     4.559    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[0]_srl29_i_2_n_0
    SLICE_X19Y12         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.657 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[0]_srl29_i_1/O
                         net (fo=1, routed)           0.393     5.050    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[0]_0
    SLICE_X19Y28         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y28         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[0]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y28         SRLC32E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.067     6.950    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[0]_srl29
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.336ns (26.408%)  route 3.723ns (73.592%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.035     0.035    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y27         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  inst1/inst0/ev00/c0/state0/out_reg[6]/Q
                         net (fo=69, routed)          0.277     0.408    inst1/inst0/ev00/c0/state0/ev00__0state[6]
    SLICE_X13Y24         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.603 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__2/O
                         net (fo=7, routed)           0.473     1.076    inst1/inst0/ev00/c0/state0/out[127]_i_9__2_n_0
    SLICE_X15Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.114 f  inst1/inst0/ev00/c0/state0/p0_twd_i[12]_i_3/O
                         net (fo=146, routed)         0.538     1.652    inst1/inst0/ev00/c0/state0/_guard1014
    SLICE_X12Y25         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.800 f  inst1/inst0/ev00/c0/state0/out[127]_i_8__3/O
                         net (fo=160, routed)         0.139     1.939    inst1/inst0/ev00/c0/state0/out[127]_i_8__3_n_0
    SLICE_X12Y24         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.116 r  inst1/inst0/ev00/c0/state0/out[95]_i_3__0/O
                         net (fo=159, routed)         0.777     2.893    inst1/inst0/ev00/c0/state0/out[95]_i_4_0
    SLICE_X16Y38         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     3.075 r  inst1/inst0/ev00/c0/state0/out[46]_i_1__5/O
                         net (fo=2, routed)           0.603     3.678    inst1/inst0/inst111/D[46]
    SLICE_X20Y20         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.174     3.852 r  inst1/inst0/inst111/out[110]_i_1/O
                         net (fo=2, routed)           0.736     4.588    inst1/inst0/ev00/c0/state0/p30_in0_r_sign__2_reg_srl31_i_1_1[83]
    SLICE_X15Y38         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.766 r  inst1/inst0/ev00/c0/state0/p0_in1_r[14]_i_4/O
                         net (fo=1, routed)           0.121     4.887    inst1/inst0/ev00/c0/state0/p0_in1_r[14]_i_4_n_0
    SLICE_X15Y36         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.148     5.035 r  inst1/inst0/ev00/c0/state0/p0_in1_r[14]_i_1/O
                         net (fo=1, routed)           0.059     5.094    inst1/inst0/inst0/inst1/inst0/in1_r[14]
    SLICE_X15Y36         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X15Y36         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y36         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[21]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.968ns (19.683%)  route 3.950ns (80.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.689     2.533    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X14Y27         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     2.675 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__5/O
                         net (fo=282, routed)         0.700     3.375    inst1/inst0/ev00/c0/state0/out_reg[2]_1
    SLICE_X10Y14         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     3.539 r  inst1/inst0/ev00/c0/state0/out[981]_i_1/O
                         net (fo=2, routed)           0.217     3.756    inst1/inst0/ev00/c0/state0/out_reg[1022][181]
    SLICE_X12Y15         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.933 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[21]_srl29_i_4/O
                         net (fo=1, routed)           0.419     4.352    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[21]_srl29_i_4_n_0
    SLICE_X16Y15         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     4.465 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[21]_srl29_i_1/O
                         net (fo=1, routed)           0.489     4.954    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[21]_0
    SLICE_X19Y32         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[21]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y32         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[21]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y32         SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.068     6.949    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[21]_srl29
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[14]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.654ns (13.325%)  route 4.254ns (86.675%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.546     2.390    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X14Y26         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     2.429 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__4/O
                         net (fo=295, routed)         0.965     3.394    inst1/inst0/ev00/c0/state0/out_reg[2]_0
    SLICE_X21Y12         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     3.512 r  inst1/inst0/ev00/c0/state0/out[718]_i_1/O
                         net (fo=2, routed)           0.620     4.132    inst1/inst0/ev00/c0/state0/out_reg[1022][112]
    SLICE_X13Y12         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     4.194 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[14]_srl29_i_2/O
                         net (fo=1, routed)           0.046     4.240    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[14]_srl29_i_2_n_0
    SLICE_X13Y12         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     4.303 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[14]_srl29_i_1/O
                         net (fo=1, routed)           0.641     4.944    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[14]_0
    SLICE_X19Y28         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[14]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y28         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[14]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y28         SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.068     6.949    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[14]_srl29
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_r_fraction__6_reg[14]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.074ns (21.995%)  route 3.809ns (78.005%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 r  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.476     1.161    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X14Y26         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.261 f  inst1/inst0/ev00/c0/state0/out[0]_i_8/O
                         net (fo=13, routed)          0.759     2.020    inst1/inst0/ev00/c0/state0/_guard2016
    SLICE_X18Y24         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     2.167 f  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[18]_srl29_i_8/O
                         net (fo=11, routed)          0.132     2.299    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[18]_srl29_i_8_n_0
    SLICE_X18Y25         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     2.463 f  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[22]_srl29_i_5/O
                         net (fo=9, routed)           0.268     2.731    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[22]_srl29_i_5_n_0
    SLICE_X19Y22         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     2.845 f  inst1/inst0/ev00/c0/state0/p28_in0_r_bexp__6_reg[0]_srl29_i_3/O
                         net (fo=54, routed)          0.911     3.756    inst1/inst0/ev00/c0/state0/p28_in0_r_bexp__6_reg[0]_srl29_i_3_n_0
    SLICE_X9Y39          LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.933 r  inst1/inst0/ev00/c0/state0/p28_in0_r_fraction__6_reg[14]_srl29_i_2/O
                         net (fo=1, routed)           0.175     4.108    inst1/inst0/ev00/c0/state0/p28_in0_r_fraction__6_reg[14]_srl29_i_2_n_0
    SLICE_X10Y40         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     4.284 r  inst1/inst0/ev00/c0/state0/p28_in0_r_fraction__6_reg[14]_srl29_i_1/O
                         net (fo=1, routed)           0.635     4.919    inst1/inst0/inst0/inst1/inst0/p29_in0_r_fraction__6_reg[14]_0
    SLICE_X19Y41         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_r_fraction__6_reg[14]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y41         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_r_fraction__6_reg[14]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y41         SRLC32E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.070     6.947    inst1/inst0/inst0/inst1/inst0/p28_in0_r_fraction__6_reg[14]_srl29
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 0.903ns (18.316%)  route 4.027ns (81.684%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.035     0.035    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y27         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/ev00/c0/state0/out_reg[6]/Q
                         net (fo=69, routed)          0.277     0.408    inst1/inst0/ev00/c0/state0/ev00__0state[6]
    SLICE_X13Y24         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.603 f  inst1/inst0/ev00/c0/state0/out[127]_i_9__2/O
                         net (fo=7, routed)           0.473     1.076    inst1/inst0/ev00/c0/state0/out[127]_i_9__2_n_0
    SLICE_X15Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.114 r  inst1/inst0/ev00/c0/state0/p0_twd_i[12]_i_3/O
                         net (fo=146, routed)         0.556     1.670    inst1/inst0/ev00/c0/state0/_guard1014
    SLICE_X11Y26         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     1.733 f  inst1/inst0/ev00/c0/state0/out[127]_i_8__4/O
                         net (fo=177, routed)         0.125     1.858    inst1/inst0/ev00/c0/state0/out[127]_i_8__4_n_0
    SLICE_X11Y26         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     2.053 f  inst1/inst0/ev00/c0/state0/out[127]_i_7__0/O
                         net (fo=147, routed)         0.852     2.905    inst1/inst0/ev00/c0/state0/out_reg[1]_3
    SLICE_X16Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.946 r  inst1/inst0/ev00/c0/state0/out[58]_i_1/O
                         net (fo=2, routed)           0.763     3.709    inst1/inst0/inst60/D[58]
    SLICE_X12Y36         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     3.882 r  inst1/inst0/inst60/out[314]_i_1/O
                         net (fo=3, routed)           0.815     4.697    inst1/inst0/ev00/c0/state0/p30_in0_r_sign__2_reg_srl31_i_1_1[196]
    SLICE_X16Y45         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.063     4.760 r  inst1/inst0/ev00/c0/state0/p0_in1_r[26]_i_5/O
                         net (fo=1, routed)           0.108     4.868    inst1/inst0/ev00/c0/state0/p0_in1_r[26]_i_5_n_0
    SLICE_X15Y45         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     4.907 r  inst1/inst0/ev00/c0/state0/p0_in1_r[26]_i_1/O
                         net (fo=1, routed)           0.058     4.965    inst1/inst0/inst0/inst1/inst0/in1_r[26]
    SLICE_X15Y45         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X15Y45         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X15Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[15]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.015ns (20.919%)  route 3.837ns (79.081%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.035     0.035    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y27         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/ev00/c0/state0/out_reg[6]/Q
                         net (fo=69, routed)          0.277     0.408    inst1/inst0/ev00/c0/state0/ev00__0state[6]
    SLICE_X13Y24         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.603 f  inst1/inst0/ev00/c0/state0/out[127]_i_9__2/O
                         net (fo=7, routed)           0.473     1.076    inst1/inst0/ev00/c0/state0/out[127]_i_9__2_n_0
    SLICE_X15Y22         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.114 r  inst1/inst0/ev00/c0/state0/p0_twd_i[12]_i_3/O
                         net (fo=146, routed)         0.429     1.543    inst1/inst0/ev00/c0/state0/_guard1014
    SLICE_X13Y23         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     1.656 f  inst1/inst0/ev00/c0/state0/out[127]_i_8__1/O
                         net (fo=163, routed)         0.451     2.107    inst1/inst0/ev00/c0/state0/out[127]_i_8__1_n_0
    SLICE_X8Y20          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     2.275 r  inst1/inst0/ev00/c0/state0/out[174]_i_3/O
                         net (fo=162, routed)         0.665     2.940    inst1/inst0/ev00/c0/state0/out[127]_i_7__5_0
    SLICE_X15Y11         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.089 r  inst1/inst0/ev00/c0/state0/out[79]_i_1__6/O
                         net (fo=2, routed)           0.548     3.637    inst1/inst0/inst94/D[79]
    SLICE_X12Y11         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     3.717 r  inst1/inst0/inst94/out[655]_i_1/O
                         net (fo=2, routed)           0.316     4.033    inst1/inst0/ev00/c0/state0/p30_in0_r_sign__2_reg_srl31_i_1_1[410]
    SLICE_X11Y15         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     4.209 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[15]_srl29_i_1/O
                         net (fo=1, routed)           0.678     4.887    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[15]_0
    SLICE_X20Y24         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[15]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X20Y24         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[15]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y24         SRLC32E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.068     6.949    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[15]_srl29
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 inst1/inst0/ev00/c0/state0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[11]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.987ns (20.367%)  route 3.859ns (79.633%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.036     0.036    inst1/inst0/ev00/c0/state0/clk
    SLICE_X13Y26         FDRE                                         r  inst1/inst0/ev00/c0/state0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  inst1/inst0/ev00/c0/state0/out_reg[4]/Q
                         net (fo=58, routed)          0.453     0.586    inst1/inst0/ev00/c0/state0/ev00__0state[4]
    SLICE_X15Y22         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     0.685 f  inst1/inst0/ev00/c0/state0/out[127]_i_10__1/O
                         net (fo=18, routed)          0.389     1.074    inst1/inst0/ev00/c0/state0/out[127]_i_10__1_n_0
    SLICE_X13Y24         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     1.188 r  inst1/inst0/ev00/c0/state0/out[127]_i_9__0/O
                         net (fo=144, routed)         0.594     1.782    inst1/inst0/ev00/c0/state0/_guard1006
    SLICE_X19Y23         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     1.844 r  inst1/inst0/ev00/c0/state0/out[127]_i_5/O
                         net (fo=9, routed)           0.689     2.533    inst1/inst0/ev00/c0/state0/out[127]_i_5_n_0
    SLICE_X14Y27         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.142     2.675 r  inst1/inst0/ev00/c0/state0/out[127]_i_1__5/O
                         net (fo=282, routed)         1.094     3.769    inst1/inst0/ev00/c0/state0/out_reg[2]_1
    SLICE_X24Y10         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     3.964 r  inst1/inst0/ev00/c0/state0/out[971]_i_1/O
                         net (fo=2, routed)           0.186     4.150    inst1/inst0/ev00/c0/state0/out_reg[1022][171]
    SLICE_X24Y8          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     4.327 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[11]_srl29_i_4/O
                         net (fo=1, routed)           0.051     4.378    inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[11]_srl29_i_4_n_0
    SLICE_X24Y8          LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     4.479 r  inst1/inst0/ev00/c0/state0/p28_in0_i_fraction__6_reg[11]_srl29_i_1/O
                         net (fo=1, routed)           0.403     4.882    inst1/inst0/inst0/inst1/inst0/p29_in0_i_fraction__6_reg[11]_0
    SLICE_X20Y24         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[11]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=8227, unset)         0.052     7.052    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X20Y24         SRLC32E                                      r  inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[11]_srl29/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y24         SRLC32E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.068     6.949    inst1/inst0/inst0/inst1/inst0/p28_in0_i_fraction__6_reg[11]_srl29
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p37_abs_fraction__2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p38_bit_slice_10463_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X23Y50         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p37_abs_fraction__2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p37_abs_fraction__2_reg[25]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst1/inst0/p37_abs_fraction__2_reg_n_0_[25]
    SLICE_X23Y50         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p38_bit_slice_10463_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X23Y50         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p38_bit_slice_10463_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst1/inst0/p38_bit_slice_10463_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p4_exp__14_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p5_exp__14_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X32Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p4_exp__14_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p4_exp__14_reg[5]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst1/inst0/p4_exp__14[5]
    SLICE_X32Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_exp__14_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X32Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_exp__14_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y75         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst1/inst0/p5_exp__14_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X26Y89         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg[10]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p18_abs_fraction_reg_n_0_[10]
    SLICE_X26Y89         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X26Y89         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y89         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p19_bit_slice_9051_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p30_or_9713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p31_wide_y__7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X30Y48         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p30_or_9713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p30_or_9713_reg[1]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p31_wide_y__6_comb[4]
    SLICE_X30Y48         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p31_wide_y__7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X30Y48         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p31_wide_y__7_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y48         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p31_wide_y__7_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p48_out1_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X13Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p48_out1_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p48_out1_r_reg[10]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_comb[42]
    SLICE_X13Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X13Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[42]/C
                         clock pessimism              0.000     0.019    
    SLICE_X13Y54         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst77/r/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst4/r/out_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.013     0.013    inst1/inst0/inst77/r/clk
    SLICE_X13Y9          FDRE                                         r  inst1/inst0/inst77/r/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst77/r/out_reg[14]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[767][14]
    SLICE_X13Y9          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[206]_i_1/O
                         net (fo=2, routed)           0.014     0.105    inst1/inst0/inst4/r/D[206]
    SLICE_X13Y9          FDRE                                         r  inst1/inst0/inst4/r/out_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst4/r/clk
    SLICE_X13Y9          FDRE                                         r  inst1/inst0/inst4/r/out_reg[206]/C
                         clock pessimism              0.000     0.019    
    SLICE_X13Y9          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst4/r/out_reg[206]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y23         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[28]/Q
                         net (fo=1, routed)           0.054     0.105    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_comb[28]
    SLICE_X27Y23         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y23         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y23         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p47_result_exponent__6_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.013     0.013    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y23         FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__6_reg[1]/Q
                         net (fo=1, routed)           0.055     0.106    inst1/inst0/inst0/inst1/inst0/p48_out1_i_comb[24]
    SLICE_X28Y23         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y23         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y23         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p48_out1_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p4_fraction__4_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p5_fraction__7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.013     0.013    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p4_fraction__4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/inst0/inst0/inst1/inst0/p4_fraction__4_reg[28]/Q
                         net (fo=1, routed)           0.055     0.106    inst1/inst0/inst0/inst1/inst0/p4_fraction__4[28]
    SLICE_X19Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_fraction__7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X19Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_fraction__7_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y67         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p5_fraction__7_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p4_fraction__11_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p5_fraction__14_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y68         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p4_fraction__11_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p4_fraction__11_reg[32]/Q
                         net (fo=1, routed)           0.056     0.107    inst1/inst0/inst0/inst1/inst0/p4_fraction__11[32]
    SLICE_X27Y68         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_fraction__14_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8227, unset)         0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y68         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p5_fraction__14_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y68         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst0/inst1/inst0/p5_fraction__14_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y65  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign__1_reg_srl4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y75  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign_reg_srl4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[3]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[4]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[5]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[6]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[7]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y65  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign__1_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y75  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[3]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[4]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[5]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[6]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[7]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y65  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign__1_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y65  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign__1_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y75  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y75  inst1/inst0/inst0/inst1/inst0/p15_greater_exp_sign_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK



