#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Apr 23 13:47:49 2021
# Process ID: 8972
# Log file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_4/planAhead.log
# Journal file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/Verilog/segment7Module/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {D4[3]}]]
startgroup
set_property package_pin P95 [get_ports {D4[2]}]
endgroup
set_property package_pin "" [get_ports [list  {D4[2]}]]
set_property package_pin "" [get_ports [list  {D4[1]}]]
set_property package_pin "" [get_ports [list  {D4[0]}]]
startgroup
set_property package_pin P98 [get_ports {D4[3]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {D4[2]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {D4[1]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {D4[0]}]
endgroup
set_property package_pin "" [get_ports [list  {D3[0]}]]
set_property package_pin "" [get_ports [list  {D3[1]}]]
set_property package_pin "" [get_ports [list  {D3[2]}]]
set_property package_pin "" [get_ports [list  {D3[3]}]]
startgroup
set_property package_pin P41 [get_ports {D3[0]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {D3[1]}]
endgroup
set_property package_pin "" [get_ports [list  {D3[2]}]]
startgroup
set_property package_pin P59 [get_ports {D3[3]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {D3[2]}]
endgroup
set_property package_pin "" [get_ports [list  {D2[3]}]]
set_property package_pin "" [get_ports [list  {D2[2]}]]
set_property package_pin "" [get_ports [list  {D2[1]}]]
set_property package_pin "" [get_ports [list  {D2[0]}]]
startgroup
set_property package_pin P40 [get_ports {D2[3]}]
endgroup
startgroup
set_property package_pin P38 [get_ports {D2[2]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {D2[1]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {D2[0]}]
endgroup
set_property package_pin "" [get_ports [list  {D1[3]}]]
set_property package_pin "" [get_ports [list  {D1[2]}]]
set_property package_pin "" [get_ports [list  {D1[1]}]]
set_property package_pin "" [get_ports [list  {D1[0]}]]
startgroup
set_property package_pin P45 [get_ports {D1[3]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {D1[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {D1[1]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {D1[0]}]
endgroup
save_constraints
