
---------- Begin Simulation Statistics ----------
final_tick                                  111822300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188693                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654616                       # Number of bytes of host memory used
host_op_rate                                   315300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.29                       # Real time elapsed on the host
host_tick_rate                               17769937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1187371                       # Number of instructions simulated
sim_ops                                       1984103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000112                       # Number of seconds simulated
sim_ticks                                   111822300                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1362391                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   939258                       # number of cc regfile writes
system.cpu.committedInsts                     1187371                       # Number of Instructions Simulated
system.cpu.committedOps                       1984103                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.941765                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.941765                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     24985                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    24979                       # number of floating regfile writes
system.cpu.idleCycles                          171306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18067                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   276007                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.085549                       # Inst execution rate
system.cpu.iew.exec_refs                       354126                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     149464                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  210720                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                213223                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2489                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               161131                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2457291                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                204662                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46391                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2332111                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    687                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5896                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17207                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6722                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10467                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7600                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2417793                       # num instructions consuming a value
system.cpu.iew.wb_count                       2315851                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.676234                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1634995                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.071008                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2320265                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3333056                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1851926                       # number of integer regfile writes
system.cpu.ipc                               1.061836                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.061836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16068      0.68%      0.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1999416     84.06%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.01%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.01%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.01%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               183749      7.73%     92.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128345      5.40%     97.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25914      1.09%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24420      1.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2378502                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   51062                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              102099                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        48634                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              56883                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       65445                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027515                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   65336     99.83%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.02%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     43      0.07%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    34      0.05%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2376817                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5671255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2267217                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2873609                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2457288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2378502                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          473182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3987                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       402334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        946918                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.511835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.661795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              427073     45.10%     45.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               22095      2.33%     47.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               75489      7.97%     55.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72297      7.63%     63.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               56375      5.95%     69.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               96614     10.20%     79.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              111231     11.75%     90.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73370      7.75%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12374      1.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          946918                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.127035                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7437                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6894                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               213223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              161131                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  920091                       # number of misc regfile reads
system.cpu.numCycles                          1118224                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  341667                       # Number of BP lookups
system.cpu.branchPred.condPredicted            288811                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17590                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               129360                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  128295                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.176716                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4856                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              256                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          473060                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             17176                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       879225                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.256650                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.843107                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          404600     46.02%     46.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           86175      9.80%     55.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           78591      8.94%     64.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           76720      8.73%     73.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           59647      6.78%     80.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           21661      2.46%     82.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           22332      2.54%     85.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            6291      0.72%     85.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          123208     14.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       879225                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1187371                       # Number of instructions committed
system.cpu.commit.opsCommitted                1984103                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      310779                       # Number of memory references committed
system.cpu.commit.loads                        176953                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     238423                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      46917                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1966983                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4238                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        14612      0.74%      0.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1658196     83.57%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.01%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.01%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       154015      7.76%     92.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       110476      5.57%     97.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22938      1.16%     98.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        23350      1.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1984103                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        123208                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       317566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           317566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       317566                       # number of overall hits
system.cpu.dcache.overall_hits::total          317566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1741                       # number of overall misses
system.cpu.dcache.overall_misses::total          1741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     87707599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87707599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     87707599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87707599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       319307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       319307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       319307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       319307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005452                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50377.713383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50377.713383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50377.713383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50377.713383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   272.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         1001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          740                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     44563899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44563899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     44563899                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44563899                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002318                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60221.485135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60221.485135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60221.485135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60221.485135                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       184091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          184091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     67139700                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     67139700                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48651.956522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48651.956522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1000                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1000                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24134900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24134900                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63512.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63512.894737                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       133475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         133475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20567899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20567899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56974.789474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56974.789474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20428999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20428999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56747.219444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56747.219444                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           412.161307                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              318306                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            430.143243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148100                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   412.161307                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.402501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.402501                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5109652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5109652                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   223358                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                288076                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    391732                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 26545                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  17207                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               124225                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   910                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2672115                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  4356                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      204612                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      149477                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             234990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1655763                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      341667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             133168                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        690330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   36208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  497                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2975                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    189458                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4649                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             946918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.910348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.567166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   497564     52.55%     52.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    60070      6.34%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    16671      1.76%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    18231      1.93%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    30763      3.25%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    19379      2.05%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    11257      1.19%     69.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    23597      2.49%     71.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   269386     28.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               946918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.305544                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.480708                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       188821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188821                       # number of overall hits
system.cpu.icache.overall_hits::total          188821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          637                       # number of overall misses
system.cpu.icache.overall_misses::total           637                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37090199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37090199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37090199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37090199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       189458                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189458                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       189458                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189458                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003362                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003362                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003362                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003362                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58226.372057                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58226.372057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58226.372057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58226.372057                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   308.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29813499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29813499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29813499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29813499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61218.683778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61218.683778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61218.683778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61218.683778                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           637                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37090199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37090199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       189458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003362                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003362                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58226.372057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58226.372057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29813499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29813499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61218.683778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61218.683778                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           375.118778                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            389.520576                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79100                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.118778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.366327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.366327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.446289                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            379402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           379402                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           1600                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      189961                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           546                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       18445                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   36270                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  20                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  27305                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  625                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    111822300                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  17207                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   236730                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  226038                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    400298                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 66611                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2613456                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   429                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2927                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  56826                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             3173064                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     6454642                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3758592                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     27606                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2380871                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   792187                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     72971                       # count of insts added to the skid buffer
system.cpu.rob.reads                          3213024                       # The number of ROB reads
system.cpu.rob.writes                         4982418                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1187371                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1984103                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                       11                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::total                      11                       # number of overall hits
system.l2.demand_misses::.cpu.inst                476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                740                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               476                       # number of overall misses
system.l2.overall_misses::.cpu.data               740                       # number of overall misses
system.l2.overall_misses::total                  1216                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29644000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     44340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         73984500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29644000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     44340500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        73984500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1227                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1227                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991035                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991035                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 62277.310924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 59919.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60842.516447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 62277.310924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 59919.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60842.516447                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28694000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     42860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71554500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28694000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     42860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71554500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991035                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60281.512605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 57919.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 58844.161184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60281.512605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 57919.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58844.161184                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     20320800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20320800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 56446.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56446.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     19600800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19600800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 54446.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54446.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 62277.310924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 62277.310924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28694000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60281.512605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60281.512605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24019700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24019700                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 63209.736842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 63209.736842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23259700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23259700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61209.736842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61209.736842                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   801.600092                       # Cycle average of tags in use
system.l2.tags.total_refs                        1255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032922                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       389.424887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       412.175204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.011884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.012579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.024463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.037079                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21311                       # Number of tag accesses
system.l2.tags.data_accesses                    21311                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1215                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   77760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    695.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     111767600                       # Total gap between requests
system.mem_ctrls.avgGap                      91989.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        47360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 271859906.297759950161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 423529117.179668128490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          475                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          740                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13053100                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     18479550                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27480.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24972.36                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        47360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         77760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          740                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1215                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    271859906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    423529117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        695389023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    271859906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    271859906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    271859906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    423529117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       695389023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1215                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 8751400                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               6075000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           31532650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7202.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25952.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1030                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   430.811429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   271.390532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   361.920871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           42     24.00%     24.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           35     20.00%     44.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           17      9.71%     53.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           13      7.43%     61.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           18     10.29%     71.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            7      4.00%     75.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.86%     78.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      2.86%     81.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           33     18.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 77760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              695.389023                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6483120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     47670240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      2796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      66979245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   598.979318                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      6787350                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    101394950                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2191980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     11235840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     33478080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      56071440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.433435                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     86946800                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     21235500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                855                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           855                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2430                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2430                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2430                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        77760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        77760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   77760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1215                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1630100                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6417800                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               866                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              360                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             360                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          380                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1002                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1480                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2482                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        47360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  80320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1227    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1227                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    111822300                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             131400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            145800                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
