--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.800 ns
From           : UART_RX5
To             : UART_RX:instRX5|syncRX[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 28.600 ns
From           : UARTTXBIG:instTX1|full
To             : test3
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.200 ns
From           : UART_RX3
To             : UART_RX:instRX3|syncRX[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 57.47 MHz ( period = 17.400 ns )
From           : romRqAdr2:instRomAdr2|lpm_rom:lpm_rom_component|altrom:srom|q[2]
To             : SlowPacker:instSlowPACK2|WrAddr[7]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 58.82 MHz ( period = 17.000 ns )
From           : M16:instM16|cntBit[2]
To             : M16:instM16|outWord[11]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX5|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 94

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 94

--------------------------------------------------------------------------------------

