Vivado Simulator 2020.2
Time resolution is 1 ps
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
                   2 reading data: rom32[40000000] => 0004402a
                   2 reg_file[ 4] =>          5 (Port 2)
                   2 reg_file[ 0] =>          0 (Port 1)
                   2 reg_file[ 4] =>          5 (Port 2)
                   6 reg_file[ 8] <=          1 (Write)
                   6 reading data: rom32[40000004] => 11000004
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                   6 reg_file[ 0] =>          0 (Port 2)
                   6 reg_file[ 8] =>          1 (Port 1)
                  10 reading data: rom32[40000008] => 20080006
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  10 reg_file[ 8] =>          1 (Port 2)
                  10 reg_file[ 0] =>          0 (Port 1)
                  14 reg_file[ 8] <=          6 (Write)
                  14 reg_file[ 8] =>          6 (Port 2)
                  14 reading data: rom32[4000000c] => 0088402a
                  14 reg_file[ 4] =>          5 (Port 1)
                  14 reg_file[ 4] =>          5 (Port 1)
                  18 reg_file[ 8] <=          1 (Write)
                  18 reg_file[ 8] =>          1 (Port 2)
                  18 reading data: rom32[40000010] => 11000001
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  18 reg_file[ 0] =>          0 (Port 2)
                  18 reg_file[ 8] =>          1 (Port 1)
                  22 reading data: rom32[40000014] => 0c000007
                  22 reg_file[ 0] =>          0 (Port 1)
                  22 reg_file[ 0] =>          0 (Port 1)
                  26 reg_file[31] <= 1073741848 (Write)
                  26 reading data: rom32[4000001c] => 20080001
                  26 reg_file[ 8] =>          1 (Port 2)
                  26 reg_file[ 8] =>          1 (Port 2)
                  30 reg_file[ 8] <=          1 (Write)
                  30 reading data: rom32[40000020] => 10880009
                  30 reg_file[ 4] =>          5 (Port 1)
                  30 reg_file[ 4] =>          5 (Port 1)
                  34 reading data: rom32[40000024] => 2084ffff
                  34 reg_file[ 4] =>          5 (Port 2)
                  34 reg_file[ 4] =>          5 (Port 2)
                  38 reg_file[ 4] <=          4 (Write)
                  38 reg_file[ 4] =>          4 (Port 1)
                  38 reg_file[ 4] =>          4 (Port 2)
                  38 reading data: rom32[40000028] => 23bdfffc
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  38 reg_file[29] => 2147483648 (Port 2)
                  38 reg_file[29] => 2147483648 (Port 1)
                  42 reg_file[29] <= 2147483644 (Write)
                  42 reg_file[29] => 2147483644 (Port 1)
                  42 reg_file[29] => 2147483644 (Port 2)
                  42 reading data: rom32[4000002c] => afbf0000
                  42 reg_file[31] => 1073741848 (Port 2)
                  42 reg_file[31] => 1073741848 (Port 2)
                  46 writing data: Mem[7ffffffc] <= 40000018
                  46 reading data: rom32[40000030] => 0c000007
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  46 reg_file[ 0] =>          0 (Port 2)
                  46 reg_file[ 0] =>          0 (Port 1)
                  50 reg_file[31] <= 1073741876 (Write)
                  50 reading data: rom32[4000001c] => 20080001
                  50 reg_file[ 8] =>          1 (Port 2)
                  50 reg_file[ 8] =>          1 (Port 2)
                  54 reg_file[ 8] <=          1 (Write)
                  54 reading data: rom32[40000020] => 10880009
                  54 reg_file[ 4] =>          4 (Port 1)
                  54 reg_file[ 4] =>          4 (Port 1)
                  58 reading data: rom32[40000024] => 2084ffff
                  58 reg_file[ 4] =>          4 (Port 2)
                  58 reg_file[ 4] =>          4 (Port 2)
                  62 reg_file[ 4] <=          3 (Write)
                  62 reg_file[ 4] =>          3 (Port 1)
                  62 reg_file[ 4] =>          3 (Port 2)
                  62 reading data: rom32[40000028] => 23bdfffc
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  62 reg_file[29] => 2147483644 (Port 2)
                  62 reg_file[29] => 2147483644 (Port 1)
                  66 reg_file[29] <= 2147483640 (Write)
                  66 reg_file[29] => 2147483640 (Port 1)
                  66 reg_file[29] => 2147483640 (Port 2)
                  66 reading data: rom32[4000002c] => afbf0000
                  66 reg_file[31] => 1073741876 (Port 2)
                  66 reg_file[31] => 1073741876 (Port 2)
                  70 writing data: Mem[7ffffff8] <= 40000034
                  70 reading data: rom32[40000030] => 0c000007
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  70 reg_file[ 0] =>          0 (Port 2)
                  70 reg_file[ 0] =>          0 (Port 1)
                  74 reg_file[31] <= 1073741876 (Write)
                  74 reading data: rom32[4000001c] => 20080001
                  74 reg_file[ 8] =>          1 (Port 2)
                  74 reg_file[ 8] =>          1 (Port 2)
                  78 reg_file[ 8] <=          1 (Write)
                  78 reading data: rom32[40000020] => 10880009
                  78 reg_file[ 4] =>          3 (Port 1)
                  78 reg_file[ 4] =>          3 (Port 1)
                  82 reading data: rom32[40000024] => 2084ffff
                  82 reg_file[ 4] =>          3 (Port 2)
                  82 reg_file[ 4] =>          3 (Port 2)
                  86 reg_file[ 4] <=          2 (Write)
                  86 reg_file[ 4] =>          2 (Port 1)
                  86 reg_file[ 4] =>          2 (Port 2)
                  86 reading data: rom32[40000028] => 23bdfffc
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  86 reg_file[29] => 2147483640 (Port 2)
                  86 reg_file[29] => 2147483640 (Port 1)
                  90 reg_file[29] <= 2147483636 (Write)
                  90 reg_file[29] => 2147483636 (Port 1)
                  90 reg_file[29] => 2147483636 (Port 2)
                  90 reading data: rom32[4000002c] => afbf0000
                  90 reg_file[31] => 1073741876 (Port 2)
                  90 reg_file[31] => 1073741876 (Port 2)
                  94 writing data: Mem[7ffffff4] <= 40000034
                  94 reading data: rom32[40000030] => 0c000007
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  94 reg_file[ 0] =>          0 (Port 2)
                  94 reg_file[ 0] =>          0 (Port 1)
                  98 reg_file[31] <= 1073741876 (Write)
                  98 reading data: rom32[4000001c] => 20080001
                  98 reg_file[ 8] =>          1 (Port 2)
                  98 reg_file[ 8] =>          1 (Port 2)
                 102 reg_file[ 8] <=          1 (Write)
                 102 reading data: rom32[40000020] => 10880009
                 102 reg_file[ 4] =>          2 (Port 1)
                 102 reg_file[ 4] =>          2 (Port 1)
                 106 reading data: rom32[40000024] => 2084ffff
                 106 reg_file[ 4] =>          2 (Port 2)
                 106 reg_file[ 4] =>          2 (Port 2)
                 110 reg_file[ 4] <=          1 (Write)
                 110 reg_file[ 4] =>          1 (Port 1)
                 110 reg_file[ 4] =>          1 (Port 2)
                 110 reading data: rom32[40000028] => 23bdfffc
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 110 reg_file[29] => 2147483636 (Port 2)
                 110 reg_file[29] => 2147483636 (Port 1)
                 114 reg_file[29] <= 2147483632 (Write)
                 114 reg_file[29] => 2147483632 (Port 1)
                 114 reg_file[29] => 2147483632 (Port 2)
                 114 reading data: rom32[4000002c] => afbf0000
                 114 reg_file[31] => 1073741876 (Port 2)
                 114 reg_file[31] => 1073741876 (Port 2)
                 118 writing data: Mem[7ffffff0] <= 40000034
                 118 reading data: rom32[40000030] => 0c000007
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 118 reg_file[ 0] =>          0 (Port 2)
                 118 reg_file[ 0] =>          0 (Port 1)
                 122 reg_file[31] <= 1073741876 (Write)
                 122 reading data: rom32[4000001c] => 20080001
                 122 reg_file[ 8] =>          1 (Port 2)
                 122 reg_file[ 8] =>          1 (Port 2)
                 126 reg_file[ 8] <=          1 (Write)
                 126 reading data: rom32[40000020] => 10880009
                 126 reg_file[ 4] =>          1 (Port 1)
                 126 reg_file[ 4] =>          1 (Port 1)
                 130 reading data: rom32[40000048] => 20020001
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 130 reg_file[ 2] =>          x (Port 2)
                 130 reg_file[ 0] =>          0 (Port 1)
                 134 reg_file[ 2] <=          1 (Write)
                 134 reg_file[ 2] =>          1 (Port 2)
                 134 reading data: rom32[4000004c] => 03e00008
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 134 reg_file[ 0] =>          0 (Port 2)
                 134 reg_file[31] => 1073741876 (Port 1)
                 138 reading data: rom32[40000034] => 00421020
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 138 reg_file[ 2] =>          1 (Port 2)
                 138 reg_file[ 2] =>          1 (Port 1)
                 142 reg_file[ 2] <=          2 (Write)
                 142 reg_file[ 2] =>          2 (Port 1)
                 142 reg_file[ 2] =>          2 (Port 2)
                 142 reading data: rom32[40000038] => 20420001
                 146 reg_file[ 2] <=          3 (Write)
                 146 reg_file[ 2] =>          3 (Port 1)
                 146 reg_file[ 2] =>          3 (Port 2)
                 146 reading data: rom32[4000003c] => 8fbf0000
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reg_file[31] => 1073741876 (Port 2)
                 146 reg_file[29] => 2147483632 (Port 1)
                 146 reading data: Mem[7ffffff0] => 40000034
                 146 reading data: Mem[7ffffff0] => 40000034
                 150 reg_file[31] <= 1073741876 (Write)
                 150 reading data: rom32[40000040] => 23bd0004
                 150 reg_file[29] => 2147483632 (Port 2)
                 150 reg_file[29] => 2147483632 (Port 2)
                 154 reg_file[29] <= 2147483636 (Write)
                 154 reg_file[29] => 2147483636 (Port 1)
                 154 reg_file[29] => 2147483636 (Port 2)
                 154 reading data: rom32[40000044] => 03e00008
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 154 reg_file[ 0] =>          0 (Port 2)
                 154 reg_file[31] => 1073741876 (Port 1)
                 158 reading data: rom32[40000034] => 00421020
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 158 reg_file[ 2] =>          3 (Port 2)
                 158 reg_file[ 2] =>          3 (Port 1)
                 162 reg_file[ 2] <=          6 (Write)
                 162 reg_file[ 2] =>          6 (Port 1)
                 162 reg_file[ 2] =>          6 (Port 2)
                 162 reading data: rom32[40000038] => 20420001
                 166 reg_file[ 2] <=          7 (Write)
                 166 reg_file[ 2] =>          7 (Port 1)
                 166 reg_file[ 2] =>          7 (Port 2)
                 166 reading data: rom32[4000003c] => 8fbf0000
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reg_file[31] => 1073741876 (Port 2)
                 166 reg_file[29] => 2147483636 (Port 1)
                 166 reading data: Mem[7ffffff4] => 40000034
                 166 reading data: Mem[7ffffff4] => 40000034
                 170 reg_file[31] <= 1073741876 (Write)
                 170 reading data: rom32[40000040] => 23bd0004
                 170 reg_file[29] => 2147483636 (Port 2)
                 170 reg_file[29] => 2147483636 (Port 2)
                 174 reg_file[29] <= 2147483640 (Write)
                 174 reg_file[29] => 2147483640 (Port 1)
                 174 reg_file[29] => 2147483640 (Port 2)
                 174 reading data: rom32[40000044] => 03e00008
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 174 reg_file[ 0] =>          0 (Port 2)
                 174 reg_file[31] => 1073741876 (Port 1)
                 178 reading data: rom32[40000034] => 00421020
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 178 reg_file[ 2] =>          7 (Port 2)
                 178 reg_file[ 2] =>          7 (Port 1)
                 182 reg_file[ 2] <=         14 (Write)
                 182 reg_file[ 2] =>         14 (Port 1)
                 182 reg_file[ 2] =>         14 (Port 2)
                 182 reading data: rom32[40000038] => 20420001
                 186 reg_file[ 2] <=         15 (Write)
                 186 reg_file[ 2] =>         15 (Port 1)
                 186 reg_file[ 2] =>         15 (Port 2)
                 186 reading data: rom32[4000003c] => 8fbf0000
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reg_file[31] => 1073741876 (Port 2)
                 186 reg_file[29] => 2147483640 (Port 1)
                 186 reading data: Mem[7ffffff8] => 40000034
                 186 reading data: Mem[7ffffff8] => 40000034
                 190 reg_file[31] <= 1073741876 (Write)
                 190 reading data: rom32[40000040] => 23bd0004
                 190 reg_file[29] => 2147483640 (Port 2)
                 190 reg_file[29] => 2147483640 (Port 2)
                 194 reg_file[29] <= 2147483644 (Write)
                 194 reg_file[29] => 2147483644 (Port 1)
                 194 reg_file[29] => 2147483644 (Port 2)
                 194 reading data: rom32[40000044] => 03e00008
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 194 reg_file[ 0] =>          0 (Port 2)
                 194 reg_file[31] => 1073741876 (Port 1)
                 198 reading data: rom32[40000034] => 00421020
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 198 reg_file[ 2] =>         15 (Port 2)
                 198 reg_file[ 2] =>         15 (Port 1)
                 202 reg_file[ 2] <=         30 (Write)
                 202 reg_file[ 2] =>         30 (Port 1)
                 202 reg_file[ 2] =>         30 (Port 2)
                 202 reading data: rom32[40000038] => 20420001
                 206 reg_file[ 2] <=         31 (Write)
                 206 reg_file[ 2] =>         31 (Port 1)
                 206 reg_file[ 2] =>         31 (Port 2)
                 206 reading data: rom32[4000003c] => 8fbf0000
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reg_file[31] => 1073741876 (Port 2)
                 206 reg_file[29] => 2147483644 (Port 1)
                 206 reading data: Mem[7ffffffc] => 40000018
                 206 reading data: Mem[7ffffffc] => 40000018
                 210 reg_file[31] <= 1073741848 (Write)
                 210 reg_file[31] => 1073741848 (Port 2)
                 210 reading data: rom32[40000040] => 23bd0004
                 210 reg_file[29] => 2147483644 (Port 2)
                 210 reg_file[29] => 2147483644 (Port 2)
                 214 reg_file[29] <= 2147483648 (Write)
                 214 reg_file[29] => 2147483648 (Port 1)
                 214 reg_file[29] => 2147483648 (Port 2)
                 214 reading data: rom32[40000044] => 03e00008
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 214 reg_file[ 0] =>          0 (Port 2)
                 214 reg_file[31] => 1073741848 (Port 1)
                 218 reading data: rom32[40000018] => 08000006
                 218 reg_file[ 0] =>          0 (Port 1)
                 218 reg_file[ 0] =>          0 (Port 1)
$stop called at time : 226 ns : File "C:/Xilinx/Prj_vivado_Team_25/Prj_vivado_Team_25.srcs/sources_1/imports/given_sources/tb_single_MIPS.v" Line 18
