[
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' causing unrecognized token syntax error"
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "input sigin",
		"error_description": "Missing semicolon at the end of the input declaration. VerilogA requires port declarations to end with a semicolon."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "module exponential (sigin sigout);",
		"error_description": "Missing comma between port identifiers 'sigin' and 'sigout' in the module declaration port list."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begine",
		"error_description": "Misspelled 'begin' as 'begine', causing an unrecognized keyword error in Verilog-A syntax."
	},
	{
		"original_line": "parameter real max_sigin = 180;", 
		"bug_line": "parameter real max_sigin = 180",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "module exponential (sigin, sigout;",
		"error_description": "Missing closing parenthesis for port list. The port list requires balanced parentheses, and removing the ')' creates an unclosed parameter list."
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout",
		"error_description": "Missing semicolon at the end of the discipline declaration statement"
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "input sigin",
		"error_description": "Missing semicolon at the end of the input port declaration, causing a syntax error as statements in VerilogA require semicolon terminators."
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg' which is not a valid Verilog-A keyword"
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout",
		"error_description": "Missing semicolon at the end of the net declaration statement. VerilogA requires semicolons to terminate declarations, and omitting it will cause a syntax error during compilation."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "module exponential (sigin, sigout;",
		"error_description": "Missing closing parenthesis for the port list. The unclosed parentheses and misplaced semicolon create invalid syntax for module declaration."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "module exponential sigin, sigout);",
		"error_description": "Missing parentheses around port list causes syntax error. VerilogA requires ports to be enclosed in parentheses when declared."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "moduel exponential (sigin, sigout);",
		"error_description": "Misspelled keyword 'module' as 'moduel'. Verilog-A requires correct keyword spelling for module declarations."
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "input sigin",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing a syntax error as Verilog-A requires statements to be properly terminated."
	},
	{
		"original_line": "module exponential (sigin, sigout);", 
		"bug_line": "module exponential (sigin sigout);",
		"error_description": "Missing comma between port identifiers in module declaration, causing invalid port list syntax"
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin, sigout",
		"error_description": "Missing semicolon at the end of the port type declaration"
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn', causing unrecognized statement"
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' causing unrecognized token error"
	},
	{
		"original_line": "electrical sigin, sigout;", 
		"bug_line": "electrical sigin sigout;",
		"error_description": "Missing comma between net identifiers in declaration. VerilogA requires commas to separate multiple identifiers in a single net declaration statement."
	}
]