strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76ba1f5790>",
		fillcolor=turquoise,
		label="14:BL
q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76ba116810>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"14:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76ba17d610>",
		fillcolor=turquoise,
		label="22:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76ba166950>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f76ba1f5e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset']"];
	"Leaf_11:AL" -> "11:AL";
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76ba163d10>",
		fillcolor=turquoise,
		label="18:BL
q <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76ba163210>]",
		style=filled,
		typ=Block];
	"18:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76ba166ad0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76ba1ead10>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76ba1f5410>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76ba163790>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "17:IF"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76ba17d4d0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76ba1ea110>",
		fillcolor=turquoise,
		label="26:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76bb9e8ad0>]",
		style=filled,
		typ=Block];
	"25:IF" -> "26:BL"	[cond="['q', 'q', 'q', 'q']",
		label="(q[3] && ~q[2] && ~q[1] && ~q[0])",
		lineno=25];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"17:IF" -> "18:BL"	[cond="['q']",
		label="(q == 4'b1111)",
		lineno=17];
	"26:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['q', 'q', 'q', 'q']",
		label="(~q[3] && q[2] && q[1] && q[0])",
		lineno=21];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
}
