INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:11:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 buffer13/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer13/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 1.508ns (17.186%)  route 7.267ns (82.814%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1467, unset)         0.508     0.508    buffer13/control/clk
    SLICE_X15Y145        FDRE                                         r  buffer13/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer13/control/outputValid_reg/Q
                         net (fo=35, routed)          0.797     1.521    buffer13/control/outputValid_reg_0
    SLICE_X22Y147        LUT4 (Prop_lut4_I1_O)        0.043     1.564 r  buffer13/control/dataReg[0]_i_2__1/O
                         net (fo=5, routed)           0.529     2.093    control_merge0/fork_valid/generateBlocks[1].regblock/Full_reg_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I2_O)        0.127     2.220 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_2/O
                         net (fo=8, routed)           0.204     2.425    buffer1/fifo/Full_reg_1
    SLICE_X20Y155        LUT5 (Prop_lut5_I2_O)        0.043     2.468 r  buffer1/fifo/fullReg_i_2__2/O
                         net (fo=48, routed)          1.095     3.563    buffer2/control/p_2_in
    SLICE_X11Y139        LUT6 (Prop_lut6_I2_O)        0.043     3.606 r  buffer2/control/outs[1]_i_2/O
                         net (fo=5, routed)           0.538     4.144    cmpi0/buffer2_outs[1]
    SLICE_X15Y147        LUT6 (Prop_lut6_I5_O)        0.043     4.187 r  cmpi0/i__i_64/O
                         net (fo=1, routed)           0.282     4.469    cmpi0/i__i_64_n_0
    SLICE_X15Y149        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.731 r  cmpi0/i__i_44/CO[3]
                         net (fo=1, routed)           0.001     4.732    cmpi0/i__i_44_n_0
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.781 r  cmpi0/i__i_27/CO[3]
                         net (fo=1, routed)           0.000     4.781    cmpi0/i__i_27_n_0
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.830 r  cmpi0/i__i_14/CO[3]
                         net (fo=1, routed)           0.000     4.830    cmpi0/i__i_14_n_0
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.879 r  cmpi0/i__i_11/CO[3]
                         net (fo=14, routed)          0.633     5.512    buffer8/fifo/result[0]
    SLICE_X20Y151        LUT3 (Prop_lut3_I0_O)        0.043     5.555 r  buffer8/fifo/ctrlEnd_ready_i_2/O
                         net (fo=12, routed)          0.269     5.824    control_merge2/tehb/control/transmitValue_reg_34
    SLICE_X20Y148        LUT6 (Prop_lut6_I2_O)        0.043     5.867 f  control_merge2/tehb/control/dataReg[31]_i_8/O
                         net (fo=19, routed)          0.338     6.205    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X21Y148        LUT6 (Prop_lut6_I0_O)        0.043     6.248 f  control_merge2/tehb/control/dataReg[31]_i_6__0/O
                         net (fo=90, routed)          0.981     7.229    control_merge2/tehb/control/transmitValue_reg
    SLICE_X3Y150         LUT5 (Prop_lut5_I1_O)        0.048     7.277 f  control_merge2/tehb/control/outs[25]_i_1/O
                         net (fo=2, routed)           0.768     8.045    cmpi1/outs_reg[0]_i_2_0[25]
    SLICE_X3Y149         LUT4 (Prop_lut4_I2_O)        0.137     8.182 r  cmpi1/outs[0]_i_8/O
                         net (fo=1, routed)           0.000     8.182    cmpi1/outs[0]_i_8_n_0
    SLICE_X3Y149         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     8.409 r  cmpi1/outs_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.831     9.240    control_merge2/tehb/control/outs_reg[0]_2[0]
    SLICE_X14Y144        LUT4 (Prop_lut4_I0_O)        0.043     9.283 r  control_merge2/tehb/control/outs[0]_i_1__4/O
                         net (fo=1, routed)           0.000     9.283    buffer13/outs_reg[0]_5
    SLICE_X14Y144        FDRE                                         r  buffer13/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=1467, unset)         0.483    14.683    buffer13/clk
    SLICE_X14Y144        FDRE                                         r  buffer13/outs_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.064    14.711    buffer13/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.429    




