[
    {
        "Repository": "CVE2",
        "URL": "https://github.com/openhwgroup/cve2",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "Single-issue ,2-pipeline stage RISC-V CPU",
        "Project": "TRISTAN",
        "WI": "WI2.2.5, WI2.2.8, WI2.5.8",
        "Partners": "NXP, Synthara, Politecnico di Torino, OpenHW Foundation",
        "Comment": ""
    },
    {
        "Repository": "RVB / RVP Standard Extensions support for CV32E40P core",
        "URL": "https://github.com/MPEZZIN/cv32e40p",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "Development of light-weight RISC-V Instruction Set Architecture (ISA) extensions to improve the energy efficiency of low-bit-width mixed-precision integer arithmetic",
        "Project": "TRISTAN",
        "WI": "WI2.3.2",
        "Partners": "CEA",
        "Comment": ""
    },
    {
        "Repository": "Extensions to the micro-architecture of CV32E40P core",
        "URL": "https://github.com/pulp-platform/cv32e40p",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "",
        "Project": "TRISTAN",
        "WI": "WI2.3.3",
        "Partners": "UNIBO",
        "Comment": ""
    },
    {
        "Repository": "VSRV: Simple 32-bit RISC-V Linux-Capable Core",
        "URL": "https://www.vlsi.fi/en/vsrv.html",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "32-bit compact RISC-V processor that runs off-the-shelf protocols under latest linux kernel",
        "Project": "TRISTAN",
        "WI": "WI2.3.5",
        "Partners": "VLSI Solution",
        "Comment": "VSRV1 Released"
    },
    {
        "Repository": "CVA6",
        "URL": "https://github.com/openhwgroup/cva6",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "A configurable family of RISC-V application/embedded cores targetting FPGA and ASIC technologies",
        "Project": "TRISTAN",
        "WI": "WI2.4.1, WI2.4.2, WI2.4.3, WI2.4.5",
        "Partners": "Thales, Sysgo, TU Darmstadt, Bosch",
        "Comment": ""
    },
    {
        "Repository": "RVV coprocessor for CVA6",
        "URL": "https://github.com/pulp-platform/ara",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "RVV (vector) co-processor for CVA6 with support for low precision integer arithmetic (down to 8-bit vector data types) and multi-precision floating-point operations ",
        "Project": "TRISTAN",
        "WI": "WI2.4.4",
        "Partners": "ETH",
        "Comment": ""
    },
    {
        "Repository": "Timing Channel Protection",
        "URL": "https://github.com/pulp-platform/cva6",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "Increasing the security features of CVA6. In particular, it provides support for timing channel protection in CVA6",
        "Project": "TRISTAN",
        "WI": "WI2.1.1",
        "Partners": "ETH",
        "Comment": ""
    },
    {
        "Repository": "UVM env for RISC-V verif",
        "URL": "https://github.com/openhwgroup/core-v-verif",
        "License": "Solderpad",
        "Status": "In progress",
        "Description": "Increase the maturity of the CVA6 core, specifically by more thorough verification ",
        "Project": "TRISTAN",
        "WI": "WI2.4.1",
        "Partners": "Thales",
        "Comment": ""
    },
    {
        "Repository": "Compression and decompression of digital waveforms",
        "URL": "https://github.com/semify-eda/tristan/tree/f6516af367ea9729658724e39aa83fa65c2aa884",
        "License": "TBD",
        "Status": "In progress",
        "Description": "Custom instructions for CV32E40X core to improve the performance of real-time compression and decompression of digital waveforms ",
        "Project": "TRISTAN",
        "WI": "WI2.5.11",
        "Partners": "semify",
        "Comment": ""
    },
    {
        "Repository": "TraceUnit",
        "URL": "",
        "License": "TBD",
        "Status": "In progress",
        "Description": "Architecture and design of RISC-V Trace IP",
        "Project": "TRISTAN",
        "WI": "WI2.1.4, WI2.2.1, WI2.3.4, WI2.5.4",
        "Partners": "ACCT, FHG, MNRS, SYSGO",
        "Comment": ""
    },
    {
        "Repository": "Hypervisor",
        "URL": "https://github.com/openhwgroup/cva6",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "Hypervisor support for CVA6 complying with the RISC-V hypervisor extension specifications",
        "Project": "TRISTAN",
        "WI": "WI2.5.10",
        "Partners": "ETH, Sysgo",
        "Comment": ""
    },
    {
        "Repository": "Riviera: RISC-V ISA Extensions for NFC Applications",
        "URL": "https://github.com/NXP-AT-RIVIERA/Riviera_core/tree/main",
        "License": "LA_OPT_NXP Software License",
        "Status": "Design and Verification completed",
        "Description": "CV-X-IF compliant RISC-V Co-processor for a NFC Receiver decoder custom DSP acceleration",
        "Project": "TRISTAN",
        "WI": "WI2.5.1",
        "Partners": "NXP Austria, Politecnico di Torino, Technical University of Graz",
        "Comment": ""
    }
]
