#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001f2df772b30 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001f2df7a3710_0 .var "btn", 0 0;
v000001f2df7a37b0_0 .var "clk", 0 0;
v000001f2df7a3850_0 .net "led", 5 0, v000001f2df772e50_0;  1 drivers
v000001f2df7a38f0_0 .var "uart_rx", 0 0;
o000001f2df7b5118 .functor BUFZ 1, C4<z>; HiZ drive
v000001f2df7a3990_0 .net "uart_tx", 0 0, o000001f2df7b5118;  0 drivers
S_000001f2df772cc0 .scope module, "u" "uart" 2 8, 3 2 0, S_000001f2df772b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 6 "led";
    .port_info 4 /INPUT 1 "btn1";
P_000001f2df7ac6f0 .param/l "DELAY_FRAMES" 0 3 4, C4<00001000>;
P_000001f2df7ac728 .param/l "HALF_DELAY_WAIT" 1 3 14, C4<00000000000000000000000000000100>;
P_000001f2df7ac760 .param/l "RX_STATE_IDLE" 1 3 22, +C4<00000000000000000000000000000000>;
P_000001f2df7ac798 .param/l "RX_STATE_READ" 1 3 25, +C4<00000000000000000000000000000011>;
P_000001f2df7ac7d0 .param/l "RX_STATE_READ_WAIT" 1 3 24, +C4<00000000000000000000000000000010>;
P_000001f2df7ac808 .param/l "RX_STATE_START_BIT" 1 3 23, +C4<00000000000000000000000000000001>;
P_000001f2df7ac840 .param/l "RX_STATE_STOP_BIT" 1 3 26, +C4<00000000000000000000000000000101>;
v000001f2df6eb4e0_0 .net "btn1", 0 0, v000001f2df7a3710_0;  1 drivers
v000001f2df7730c0_0 .var "byteReady", 0 0;
v000001f2df773400_0 .net "clk", 0 0, v000001f2df7a37b0_0;  1 drivers
v000001f2df6ebf40_0 .var "dataIn", 7 0;
v000001f2df772e50_0 .var "led", 5 0;
v000001f2df772ef0_0 .var "rxBitNumber", 2 0;
v000001f2df7ac880_0 .var "rxCounter", 12 0;
v000001f2df7ac920_0 .var "rxState", 3 0;
v000001f2df7ac9c0_0 .net "uart_rx", 0 0, v000001f2df7a38f0_0;  1 drivers
v000001f2df7aca60_0 .net "uart_tx", 0 0, o000001f2df7b5118;  alias, 0 drivers
E_000001f2df795670 .event posedge, v000001f2df773400_0;
    .scope S_000001f2df772cc0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f2df7ac920_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001f2df7ac880_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f2df772ef0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f2df6ebf40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7730c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001f2df772cc0;
T_1 ;
    %wait E_000001f2df795670;
    %load/vec4 v000001f2df7ac920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001f2df7ac9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f2df772ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2df7730c0_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001f2df7ac880_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001f2df7ac880_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001f2df7ac880_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %load/vec4 v000001f2df7ac880_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %load/vec4 v000001f2df7ac9c0_0;
    %load/vec4 v000001f2df6ebf40_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f2df6ebf40_0, 0;
    %load/vec4 v000001f2df772ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001f2df772ef0_0, 0;
    %load/vec4 v000001f2df772ef0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
T_1.13 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f2df7ac880_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %load/vec4 v000001f2df7ac880_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2df7ac920_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001f2df7ac880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2df7730c0_0, 0;
T_1.14 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f2df772cc0;
T_2 ;
    %wait E_000001f2df795670;
    %load/vec4 v000001f2df7730c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f2df6ebf40_0;
    %parti/s 6, 0, 2;
    %inv;
    %assign/vec4 v000001f2df772e50_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f2df772b30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a37b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a3710_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001f2df772b30;
T_4 ;
    %delay 1, 0;
    %load/vec4 v000001f2df7a37b0_0;
    %inv;
    %store/vec4 v000001f2df7a37b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f2df772b30;
T_5 ;
    %vpi_call 2 20 "$display", "Starting UART RX" {0 0 0};
    %vpi_call 2 21 "$monitor", "LED Value %b", v000001f2df7a3850_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2df7a38f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f2df772b30;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f2df772b30 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.sv";
    "top.sv";
