{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "main_bd_model_0_6",
    "cell_name": "model_0",
    "component_reference": "xilinx.com:hls:model:1.0",
    "ip_revision": "2113593442",
    "gen_directory": "../../../../../../ltc_acceleration.gen/sources_1/bd/main_bd/ip/main_bd_model_0_6",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "main_bd_model_0_6", "resolve_type": "user", "usage": "all" } ],
        "clk_period": [ { "value": "3.333", "enabled": false, "usage": "all" } ],
        "machine": [ { "value": "64", "enabled": false, "usage": "all" } ],
        "combinational": [ { "value": "0", "enabled": false, "usage": "all" } ],
        "latency": [ { "value": "4780", "enabled": false, "usage": "all" } ],
        "II": [ { "value": "x", "enabled": false, "usage": "all" } ]
      },
      "model_parameters": {
        "C_S_AXI_CONTROL_ADDR_WIDTH": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_CONTROL_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kv260_som:part0:1.4" } ],
        "BOARD_CONNECTIONS": [ { "value": "som240_1_connector xilinx.com:kv260_carrier:som240_1_connector:1.3" } ],
        "DEVICE": [ { "value": "xck26" } ],
        "PACKAGE": [ { "value": "sfvc784" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2LV" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "C" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2113593442" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../ltc_acceleration.gen/sources_1/bd/main_bd/ip/main_bd_model_0_6" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "s_axi_control_AWADDR": [ { "direction": "in", "size_left": "6", "size_right": "0" } ],
        "s_axi_control_AWVALID": [ { "direction": "in" } ],
        "s_axi_control_AWREADY": [ { "direction": "out" } ],
        "s_axi_control_WDATA": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "s_axi_control_WSTRB": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "s_axi_control_WVALID": [ { "direction": "in" } ],
        "s_axi_control_WREADY": [ { "direction": "out" } ],
        "s_axi_control_BRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_control_BVALID": [ { "direction": "out" } ],
        "s_axi_control_BREADY": [ { "direction": "in" } ],
        "s_axi_control_ARADDR": [ { "direction": "in", "size_left": "6", "size_right": "0" } ],
        "s_axi_control_ARVALID": [ { "direction": "in" } ],
        "s_axi_control_ARREADY": [ { "direction": "out" } ],
        "s_axi_control_RDATA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_control_RRESP": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_control_RVALID": [ { "direction": "out" } ],
        "s_axi_control_RREADY": [ { "direction": "in" } ],
        "ap_clk": [ { "direction": "in" } ],
        "ap_rst_n": [ { "direction": "in" } ],
        "interrupt": [ { "direction": "out" } ],
        "states": [ { "direction": "out", "size_left": "511", "size_right": "0" } ]
      },
      "interfaces": {
        "s_axi_control": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "s_axi_control",
          "parameters": {
            "ADDR_WIDTH": [ { "value": "7", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "214283569", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "value_src": "auto", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "main_bd_zynq_ultra_ps_e_0_1_pl_clk0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "AWADDR": [ { "physical_name": "s_axi_control_AWADDR" } ],
            "AWVALID": [ { "physical_name": "s_axi_control_AWVALID" } ],
            "AWREADY": [ { "physical_name": "s_axi_control_AWREADY" } ],
            "WDATA": [ { "physical_name": "s_axi_control_WDATA" } ],
            "WSTRB": [ { "physical_name": "s_axi_control_WSTRB" } ],
            "WVALID": [ { "physical_name": "s_axi_control_WVALID" } ],
            "WREADY": [ { "physical_name": "s_axi_control_WREADY" } ],
            "BRESP": [ { "physical_name": "s_axi_control_BRESP" } ],
            "BVALID": [ { "physical_name": "s_axi_control_BVALID" } ],
            "BREADY": [ { "physical_name": "s_axi_control_BREADY" } ],
            "ARADDR": [ { "physical_name": "s_axi_control_ARADDR" } ],
            "ARVALID": [ { "physical_name": "s_axi_control_ARVALID" } ],
            "ARREADY": [ { "physical_name": "s_axi_control_ARREADY" } ],
            "RDATA": [ { "physical_name": "s_axi_control_RDATA" } ],
            "RRESP": [ { "physical_name": "s_axi_control_RRESP" } ],
            "RVALID": [ { "physical_name": "s_axi_control_RVALID" } ],
            "RREADY": [ { "physical_name": "s_axi_control_RREADY" } ]
          }
        },
        "ap_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "s_axi_control", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "ap_rst_n", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "214283569", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "main_bd_zynq_ultra_ps_e_0_1_pl_clk0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ap_clk" } ]
          }
        },
        "ap_rst_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "ap_rst_n" } ]
          }
        },
        "interrupt": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "interrupt" } ]
          }
        },
        "states": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "states" } ]
          }
        }
      },
      "memory_maps": {
        "s_axi_control": {
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "65536",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S_AXI_CONTROL_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S_AXI_CONTROL_HIGHADDR" } ]
              },
              "registers": {
                "CTRL": {
                  "address_offset": "0",
                  "size": 32,
                  "display_name": "CTRL",
                  "description": "Control signals",
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "AP_START": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Control signal Register for 'ap_start'.",
                      "access": "read-write"
                    },
                    "AP_DONE": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "description": "Control signal Register for 'ap_done'.",
                      "access": "read-only"
                    },
                    "AP_IDLE": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "description": "Control signal Register for 'ap_idle'.",
                      "access": "read-only"
                    },
                    "AP_READY": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "description": "Control signal Register for 'ap_ready'.",
                      "access": "read-only"
                    },
                    "RESERVED_1": {
                      "bit_offset": 4,
                      "bit_width": 3,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    },
                    "AUTO_RESTART": {
                      "bit_offset": 7,
                      "bit_width": 1,
                      "description": "Control signal Register for 'auto_restart'.",
                      "access": "read-write"
                    },
                    "RESERVED_2": {
                      "bit_offset": 8,
                      "bit_width": 1,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    },
                    "INTERRUPT": {
                      "bit_offset": 9,
                      "bit_width": 1,
                      "description": "Control signal Register for 'interrupt'.",
                      "access": "read-only"
                    },
                    "RESERVED_3": {
                      "bit_offset": 10,
                      "bit_width": 22,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "GIER": {
                  "address_offset": "4",
                  "size": 32,
                  "display_name": "GIER",
                  "description": "Global Interrupt Enable Register",
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "Enable": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
                      "access": "read-write"
                    },
                    "RESERVED": {
                      "bit_offset": 1,
                      "bit_width": 31,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "IP_IER": {
                  "address_offset": "8",
                  "size": 32,
                  "display_name": "IP_IER",
                  "description": "IP Interrupt Enable Register",
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "CHAN0_INT_EN": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
                      "access": "read-write"
                    },
                    "CHAN1_INT_EN": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
                      "access": "read-write"
                    },
                    "RESERVED_0": {
                      "bit_offset": 2,
                      "bit_width": 30,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "IP_ISR": {
                  "address_offset": "12",
                  "size": 32,
                  "display_name": "IP_ISR",
                  "description": "IP Interrupt Status Register",
                  "access": "read-write",
                  "reset_value": "0",
                  "fields": {
                    "CHAN0_INT_ST": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.",
                      "access": "read-only"
                    },
                    "CHAN1_INT_ST": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.",
                      "access": "read-only"
                    },
                    "RESERVED_0": {
                      "bit_offset": 2,
                      "bit_width": 30,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "signalIn_reg_1": {
                  "address_offset": "16",
                  "size": 32,
                  "display_name": "signalIn_reg_1",
                  "description": "Data signal of signalIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "signalIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of signalIn_reg",
                      "access": "write-only"
                    }
                  }
                },
                "signalIn_reg_2": {
                  "address_offset": "20",
                  "size": 32,
                  "display_name": "signalIn_reg_2",
                  "description": "Data signal of signalIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "signalIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 63 to 32 of signalIn_reg",
                      "access": "write-only"
                    }
                  }
                },
                "signalIn_reg_3": {
                  "address_offset": "24",
                  "size": 32,
                  "display_name": "signalIn_reg_3",
                  "description": "Data signal of signalIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "signalIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 95 to 64 of signalIn_reg",
                      "access": "write-only"
                    }
                  }
                },
                "signalIn_reg_4": {
                  "address_offset": "28",
                  "size": 32,
                  "display_name": "signalIn_reg_4",
                  "description": "Data signal of signalIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "signalIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 127 to 96 of signalIn_reg",
                      "access": "write-only"
                    }
                  }
                },
                "signalIn_reg_5": {
                  "address_offset": "32",
                  "size": 32,
                  "display_name": "signalIn_reg_5",
                  "description": "Data signal of signalIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "signalIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "description": "Bit 135 to 128 of signalIn_reg",
                      "access": "write-only"
                    },
                    "RESERVED": {
                      "bit_offset": 8,
                      "bit_width": 24,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "timeIn_reg": {
                  "address_offset": "40",
                  "size": 32,
                  "display_name": "timeIn_reg",
                  "description": "Data signal of timeIn_reg",
                  "access": "write-only",
                  "reset_value": "0",
                  "fields": {
                    "timeIn_reg": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "description": "Bit 7 to 0 of timeIn_reg",
                      "access": "write-only"
                    },
                    "RESERVED": {
                      "bit_offset": 8,
                      "bit_width": 24,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_1": {
                  "address_offset": "48",
                  "size": 32,
                  "display_name": "output_reg_1",
                  "description": "Data signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 31 to 0 of output_reg",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_2": {
                  "address_offset": "52",
                  "size": 32,
                  "display_name": "output_reg_2",
                  "description": "Data signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 63 to 32 of output_reg",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_3": {
                  "address_offset": "56",
                  "size": 32,
                  "display_name": "output_reg_3",
                  "description": "Data signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 95 to 64 of output_reg",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_4": {
                  "address_offset": "60",
                  "size": 32,
                  "display_name": "output_reg_4",
                  "description": "Data signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "description": "Bit 127 to 96 of output_reg",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_5": {
                  "address_offset": "64",
                  "size": 32,
                  "display_name": "output_reg_5",
                  "description": "Data signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "description": "Bit 135 to 128 of output_reg",
                      "access": "read-only"
                    },
                    "RESERVED": {
                      "bit_offset": 8,
                      "bit_width": 24,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                },
                "output_reg_ctrl": {
                  "address_offset": "68",
                  "size": 32,
                  "display_name": "output_reg_ctrl",
                  "description": "Control signal of output_reg",
                  "access": "read-only",
                  "reset_value": "0",
                  "fields": {
                    "output_reg_ap_vld": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "description": "Control signal output_reg_ap_vld",
                      "access": "read-only"
                    },
                    "RESERVED": {
                      "bit_offset": 1,
                      "bit_width": 31,
                      "description": "Reserved.  0s on read.",
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}