# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_0_0/sim/adder_2bit_FA_0_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_FA_1_0/sim/adder_2bit_FA_1_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_0_0/sim/adder_2bit_xlslice_0_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_1_0/sim/adder_2bit_xlslice_1_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_2_0/sim/adder_2bit_xlslice_2_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlslice_3_0/sim/adder_2bit_xlslice_3_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlconstant_0_0/sim/adder_2bit_xlconstant_0_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/ip/adder_2bit_xlconcat_0_0/sim/adder_2bit_xlconcat_0_0.v" \
"../../../../lab1.ip_user_files/bd/adder_2bit/sim/adder_2bit.v" \
"../../../../lab1.gen/sources_1/bd/adder_2bit/hdl/adder_2bit_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
