- ğŸ‘‹ Hi, Iâ€™m @sidhantp1906
- ğŸ‘€ Iâ€™m interested in VLSI Systom on chip design
- ğŸŒ± Iâ€™m currently learning Verilog/SystemVerilog and other VLSI related works
- ğŸ’ï¸ Iâ€™m looking to collaborate on with VLSI teams/companies
- ğŸ“« How to reach me ..through linkedin -sidhant priyadarshi

<!---
sidhantp1906/sidhantp1906 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
