--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y9.BX       net (fanout=2)        0.855   ftop/clkN210/unlock2
    SLICE_X61Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.695ns logic, 0.855ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.029 - 0.032)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y7.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y9.G4       net (fanout=1)        0.343   ftop/clkN210/locked_d
    SLICE_X61Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (1.125ns logic, 0.343ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.036 - 0.025)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y7.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X61Y9.G4       net (fanout=1)        0.274   ftop/clkN210/locked_d
    SLICE_X61Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.825ns logic, 0.274ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X61Y9.BX       net (fanout=2)        0.684   ftop/clkN210/unlock2
    SLICE_X61Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.481ns logic, 0.684ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X92Y75.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X92Y75.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X92Y75.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X61Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y7.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 262666 paths analyzed, 4464 endpoints analyzed, 1554 failing endpoints
 1554 timing errors detected. (1544 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.072ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.072ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X106Y48.F4     net (fanout=43)       1.348   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X106Y48.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N46
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<29>_SW0
    SLICE_X107Y46.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcp_dcpRespF/N46
    SLICE_X107Y46.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     13.072ns (6.155ns logic, 6.917ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.795ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.416 - 0.425)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y50.F3     net (fanout=43)       0.815   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y50.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<14>_SW0
    SLICE_X109Y49.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X109Y49.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.795ns (6.155ns logic, 6.640ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.610ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (0.673 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X111Y42.F3     net (fanout=43)       0.669   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X111Y42.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N80
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<12>_SW0
    SLICE_X110Y37.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_dcpRespF/N80
    SLICE_X110Y37.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.610ns (6.116ns logic, 6.494ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.440ns (Levels of Logic = 16)
  Clock Path Skew:      -0.182ns (0.716 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y55.G3     net (fanout=69)       1.137   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y55.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<64>_SW0
    SLICE_X102Y55.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<64>_SW0/O
    SLICE_X102Y55.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    -------------------------------------------------  ---------------------------
    Total                                     12.440ns (6.421ns logic, 6.019ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.617ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X110Y42.F4     net (fanout=43)       0.362   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X110Y42.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<9>_SW0
    SLICE_X110Y49.SR     net (fanout=1)        1.240   ftop/gbe0/dcp_dcp_dcpRespF/N01
    SLICE_X110Y49.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     12.617ns (6.155ns logic, 6.462ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.643ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.465 - 0.425)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X109Y43.G2     net (fanout=43)       0.646   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X109Y43.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X108Y40.SR     net (fanout=1)        1.022   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X108Y40.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.643ns (6.115ns logic, 6.528ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.585ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.425 - 0.403)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y54.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X104Y55.F3     net (fanout=2)        0.557   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X106Y48.F4     net (fanout=43)       1.348   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X106Y48.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N46
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<29>_SW0
    SLICE_X107Y46.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcp_dcpRespF/N46
    SLICE_X107Y46.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.585ns (6.181ns logic, 6.404ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.510ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.690 - 0.720)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X107Y38.F3     net (fanout=43)       0.823   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X107Y38.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N78
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X107Y34.SR     net (fanout=1)        0.711   ftop/gbe0/dcp_dcp_dcpRespF/N78
    SLICE_X107Y34.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.510ns (6.116ns logic, 6.394ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.500ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.416 - 0.425)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X111Y50.F3     net (fanout=43)       0.815   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X111Y50.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N30
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<36>_SW0
    SLICE_X109Y48.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcp_dcpRespF/N30
    SLICE_X109Y48.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.500ns (6.116ns logic, 6.384ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.295ns (Levels of Logic = 16)
  Clock Path Skew:      -0.189ns (0.709 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X98Y58.G4      net (fanout=69)       0.978   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X98Y58.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0
    SLICE_X98Y58.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<74>_SW0/O
    SLICE_X98Y58.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<74>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_74
    -------------------------------------------------  ---------------------------
    Total                                     12.295ns (6.421ns logic, 5.874ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.261ns (Levels of Logic = 16)
  Clock Path Skew:      -0.222ns (0.676 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y56.G3      net (fanout=69)       0.944   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y56.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<42>_SW0
    SLICE_X96Y56.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<42>_SW0/O
    SLICE_X96Y56.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_42_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     12.261ns (6.421ns logic, 5.840ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.491ns (Levels of Logic = 9)
  Clock Path Skew:      0.022ns (0.425 - 0.403)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y54.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X104Y55.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X106Y48.F4     net (fanout=43)       1.348   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X106Y48.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N46
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<29>_SW0
    SLICE_X107Y46.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcp_dcpRespF/N46
    SLICE_X107Y46.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     12.491ns (6.256ns logic, 6.235ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.247ns (Levels of Logic = 16)
  Clock Path Skew:      -0.222ns (0.676 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y57.G3      net (fanout=69)       0.944   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y57.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X96Y57.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<22>_SW0/O
    SLICE_X96Y57.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.247ns (6.421ns logic, 5.826ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.305ns (Levels of Logic = 16)
  Clock Path Skew:      -0.161ns (0.737 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X104Y56.G2     net (fanout=69)       0.988   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X104Y56.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<35>_SW0
    SLICE_X104Y56.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<35>_SW0/O
    SLICE_X104Y56.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     12.305ns (6.421ns logic, 5.884ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.486ns (Levels of Logic = 9)
  Clock Path Skew:      0.025ns (0.450 - 0.425)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y58.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X104Y55.F1     net (fanout=4)        1.070   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X104Y55.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.F2     net (fanout=1)        0.986   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X103Y51.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X103Y48.F4     net (fanout=3)        0.500   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X103Y48.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.F2     net (fanout=1)        0.294   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X102Y46.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.G4     net (fanout=1)        0.024   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X103Y47.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X107Y44.G2     net (fanout=19)       0.725   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X107Y44.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.F4     net (fanout=58)       0.637   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X107Y44.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X110Y42.G2     net (fanout=7)        0.624   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X110Y42.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X111Y43.G1     net (fanout=43)       0.456   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X111Y43.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N72
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<8>_SW0
    SLICE_X111Y44.SR     net (fanout=1)        1.055   ftop/gbe0/dcp_dcp_dcpRespF/N2
    SLICE_X111Y44.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.486ns (6.115ns logic, 6.371ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_51 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.266ns (Levels of Logic = 16)
  Clock Path Skew:      -0.193ns (0.705 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y60.G3      net (fanout=69)       0.949   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y60.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<51>_SW0
    SLICE_X96Y60.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<51>_SW0/O
    SLICE_X96Y60.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_51_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_51
    -------------------------------------------------  ---------------------------
    Total                                     12.266ns (6.421ns logic, 5.845ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.256ns (Levels of Logic = 18)
  Clock Path Skew:      -0.200ns (0.716 - 0.916)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_1 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y109.XQ    Tcko                  0.521   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_1
    SLICE_X109Y109.F1    net (fanout=2)        0.860   ftop/gbe0/macAddress<1>
    SLICE_X109Y109.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y110.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X109Y110.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y111.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X109Y111.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y55.G3     net (fanout=69)       1.137   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y55.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<64>_SW0
    SLICE_X102Y55.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<64>_SW0/O
    SLICE_X102Y55.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    -------------------------------------------------  ---------------------------
    Total                                     12.256ns (6.698ns logic, 5.558ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.266ns (Levels of Logic = 16)
  Clock Path Skew:      -0.186ns (0.712 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y62.G3      net (fanout=69)       0.949   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y62.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X96Y62.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X96Y62.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.266ns (6.421ns logic, 5.845ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.291ns (Levels of Logic = 16)
  Clock Path Skew:      -0.161ns (0.737 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X104Y57.G2     net (fanout=69)       0.988   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X104Y57.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X104Y57.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0/O
    SLICE_X104Y57.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     12.291ns (6.421ns logic, 5.870ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_75 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.287ns (Levels of Logic = 16)
  Clock Path Skew:      -0.164ns (0.734 - 0.898)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_75 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_75
    SLICE_X109Y111.G2    net (fanout=3)        1.321   ftop/gbe0/rxHdr_sV<75>
    SLICE_X109Y111.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X109Y112.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X109Y113.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X109Y114.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X109Y115.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X109Y116.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X109Y117.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X109Y118.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X109Y119.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X109Y120.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.G4    net (fanout=3)        0.951   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X104Y108.Y     Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X104Y68.G2     net (fanout=3)        1.480   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X104Y68.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X104Y68.F4     net (fanout=2)        0.038   ftop/gbe0/N72
    SLICE_X104Y68.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y58.G3     net (fanout=7)        1.071   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y58.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X98Y62.G2      net (fanout=69)       0.970   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X98Y62.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0
    SLICE_X98Y62.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<8>_SW0/O
    SLICE_X98Y62.CLK     Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<8>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.287ns (6.421ns logic, 5.866ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 0)
  Clock Path Skew:      6.213ns (6.936 - 0.723)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y166.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X99Y176.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X99Y176.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.212ns logic, 0.468ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      6.213ns (6.936 - 0.723)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y167.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y176.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y176.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.252ns logic, 0.468ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      6.207ns (6.926 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y165.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X98Y180.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X98Y180.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.252ns logic, 0.468ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      6.135ns (6.932 - 0.797)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y169.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X98Y178.BX     net (fanout=1)        0.468   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X98Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (1.252ns logic, 0.468ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.217ns (6.932 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y162.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X98Y178.BY     net (fanout=1)        0.640   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X98Y178.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.287ns logic, 0.640ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.182ns (6.935 - 0.753)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y169.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y178.BY    net (fanout=1)        0.640   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y178.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.287ns logic, 0.640ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 0)
  Clock Path Skew:      6.139ns (6.936 - 0.797)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y168.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y176.BY     net (fanout=1)        0.633   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y176.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.287ns logic, 0.633ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.225ns (Levels of Logic = 0)
  Clock Path Skew:      6.211ns (6.926 - 0.715)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y163.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X98Y180.BY     net (fanout=1)        3.938   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X98Y180.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (1.287ns logic, 3.938ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.438ns (Levels of Logic = 0)
  Clock Path Skew:      6.179ns (6.936 - 0.757)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y177.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X99Y176.BY     net (fanout=1)        4.166   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X99Y176.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (1.272ns logic, 4.166ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 0)
  Clock Path Skew:      6.196ns (6.935 - 0.739)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y178.BX    net (fanout=1)        4.385   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y178.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.252ns logic, 4.385ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X100Y83.BX     net (fanout=2)        0.314   ftop/gbe0/rxDCPMesg<25>
    SLICE_X100Y83.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.244ns logic, 0.314ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.423 - 0.366)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y38.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47
    SLICE_X96Y39.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
    SLICE_X96Y39.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<47>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.423 - 0.366)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y38.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47
    SLICE_X96Y39.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
    SLICE_X96Y39.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<47>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.639 - 0.620)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y39.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25
    SLICE_X90Y40.BY      net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
    SLICE_X90Y40.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<25>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.639 - 0.620)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y39.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25
    SLICE_X90Y40.BY      net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
    SLICE_X90Y40.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<25>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.093 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y44.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39
    SLICE_X92Y46.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
    SLICE_X92Y46.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<39>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.093 - 0.094)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y44.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39
    SLICE_X92Y46.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
    SLICE_X92Y46.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<39>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.406 - 0.348)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y34.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X96Y35.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X96Y35.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.406 - 0.348)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y34.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_34
    SLICE_X96Y35.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<34>
    SLICE_X96Y35.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<34>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X100Y83.BY     net (fanout=2)        0.340   ftop/gbe0/rxDCPMesg<24>
    SLICE_X100Y83.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X96Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X96Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X96Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X96Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X92Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X92Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y22.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y22.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y22.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y22.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y95.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X106Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X104Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X104Y93.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.502ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.499 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (3.034ns logic, 4.276ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.499 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (3.034ns logic, 4.276ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.249ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.249 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y67.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X106Y67.G2     net (fanout=3)        0.662   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.F2     net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (3.089ns logic, 4.160ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.249ns (Levels of Logic = 4)
  Clock Path Skew:      -0.182ns (0.249 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y67.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X106Y67.G2     net (fanout=3)        0.662   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.F2     net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.249ns (3.089ns logic, 4.160ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.488 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y57.G2      net (fanout=34)       2.272   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y57.CLK     Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (2.934ns logic, 4.259ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.178ns (0.249 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X105Y66.G1     net (fanout=3)        0.894   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (3.106ns logic, 4.062ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.178ns (0.249 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X105Y66.G1     net (fanout=3)        0.894   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y53.CE      net (fanout=18)       1.906   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (3.106ns logic, 4.062ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.488 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y57.F2      net (fanout=34)       2.236   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y57.CLK     Tfck                  0.656   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.919ns logic, 4.223ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (0.238 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y67.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X106Y67.G2     net (fanout=3)        0.662   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.F2     net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y57.G2      net (fanout=34)       2.272   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y57.CLK     Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (2.989ns logic, 4.143ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.491 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y55.CE      net (fanout=18)       1.695   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y55.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (3.034ns logic, 4.065ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.200ns (0.491 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y55.CE      net (fanout=18)       1.695   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y55.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (3.034ns logic, 4.065ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.496 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y53.CE      net (fanout=18)       1.684   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (3.034ns logic, 4.054ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.488 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X91Y57.G3      net (fanout=34)       2.229   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X91Y57.CLK     Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (2.864ns logic, 4.216ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.081ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (0.238 - 0.431)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y67.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X106Y67.G2     net (fanout=3)        0.662   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X106Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.F2     net (fanout=1)        0.351   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y57.F2      net (fanout=34)       2.236   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y57.CLK     Tfck                  0.656   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (2.974ns logic, 4.107ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.496 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y53.CE      net (fanout=18)       1.672   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.034ns logic, 4.042ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.496 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y52.CE      net (fanout=18)       1.672   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y52.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.034ns logic, 4.042ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.496 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y53.CE      net (fanout=18)       1.672   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y53.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.034ns logic, 4.042ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.496 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y52.CE      net (fanout=18)       1.672   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y52.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.076ns (3.034ns logic, 4.042ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.488 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y57.CE      net (fanout=18)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y57.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.034ns logic, 4.033ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.488 - 0.691)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y66.G4     net (fanout=20)       1.108   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y66.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X105Y66.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/N161
    SLICE_X105Y66.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X96Y65.G2      net (fanout=4)        0.858   ftop/gbe0/gmac/N31
    SLICE_X96Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X98Y65.G2      net (fanout=34)       0.383   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X98Y65.Y       Tilo                  0.616   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y57.CE      net (fanout=18)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y57.CLK     Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (3.034ns logic, 4.033ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.055 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X105Y75.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X105Y75.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.405 - 0.340)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y69.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X104Y69.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X104Y69.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.702 - 0.592)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y73.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X105Y70.BY     net (fanout=6)        0.342   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X105Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.518ns logic, 0.342ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.308 - 0.270)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y59.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X93Y58.BX      net (fanout=2)        0.315   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X93Y58.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y71.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X103Y70.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X103Y70.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.458ns logic, 0.319ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.308 - 0.277)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y60.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X93Y59.BX      net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X93Y59.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.447 - 0.381)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y72.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X103Y72.BX     net (fanout=4)        0.389   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X103Y72.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.458ns logic, 0.389ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y58.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X92Y58.BX      net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X92Y58.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.007 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y59.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X93Y57.BX      net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X93Y57.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.007 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y59.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X92Y57.BX      net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X92Y57.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.405 - 0.340)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y69.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X104Y69.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X104Y69.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.005 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y58.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X94Y57.BX      net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X94Y57.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.686 - 0.596)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y70.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y77.G1     net (fanout=10)       0.496   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.418ns logic, 0.496ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.686 - 0.596)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y70.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y77.G1     net (fanout=10)       0.496   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.418ns logic, 0.496ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.055 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y77.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X105Y75.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X105Y75.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.702 - 0.592)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y73.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X105Y70.BX     net (fanout=7)        0.496   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X105Y70.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.481ns logic, 0.496ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.007 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y59.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X92Y57.BY      net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X92Y57.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y71.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X103Y70.BY     net (fanout=2)        0.343   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X103Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.541ns logic, 0.343ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y58.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X92Y58.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X92Y58.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.883ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y57.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X94Y56.BX      net (fanout=2)        0.365   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X94Y56.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.519ns logic, 0.365ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X90Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X90Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y82.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y82.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X101Y71.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X101Y71.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X105Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X105Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X105Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X105Y77.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X105Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X105Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X105Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X105Y75.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585300 paths analyzed, 41333 endpoints analyzed, 1081 failing endpoints
 1081 timing errors detected. (1081 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.269ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.122ns (Levels of Logic = 16)
  Clock Path Skew:      -0.147ns (0.632 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y32.G2      net (fanout=40)       0.962   ftop/cp/cpRespF/d0h
    SLICE_X72Y32.Y       Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X72Y32.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X72Y32.CLK     Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.122ns (7.282ns logic, 7.840ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.200ns (Levels of Logic = 16)
  Clock Path Skew:      -0.057ns (0.722 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y35.G2      net (fanout=40)       0.899   ftop/cp/cpRespF/d0h
    SLICE_X71Y35.Y       Tilo                  0.561   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X71Y35.F3      net (fanout=1)        0.285   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X71Y35.CLK     Tfck                  0.602   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     15.200ns (7.173ns logic, 8.027ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.995ns (Levels of Logic = 16)
  Clock Path Skew:      -0.141ns (0.343 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y43.G4      net (fanout=40)       0.957   ftop/cp/cpRespF/d0h
    SLICE_X75Y43.Y       Tilo                  0.561   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X75Y43.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<12>_SW0/O
    SLICE_X75Y43.CLK     Tfck                  0.602   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12_rstpot
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     14.995ns (7.173ns logic, 7.822ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.957ns (Levels of Logic = 16)
  Clock Path Skew:      -0.147ns (0.632 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y33.G3      net (fanout=40)       0.919   ftop/cp/cpRespF/d0h
    SLICE_X73Y33.Y       Tilo                  0.561   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X73Y33.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X73Y33.CLK     Tfck                  0.602   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     14.957ns (7.173ns logic, 7.784ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.934ns (Levels of Logic = 16)
  Clock Path Skew:      -0.160ns (0.619 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y36.G1      net (fanout=40)       0.897   ftop/cp/cpRespF/d0h
    SLICE_X75Y36.Y       Tilo                  0.561   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y36.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X75Y36.CLK     Tfck                  0.602   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.934ns (7.173ns logic, 7.761ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.894ns (Levels of Logic = 16)
  Clock Path Skew:      -0.199ns (0.580 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y34.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X76Y34.Y       Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X76Y34.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X76Y34.CLK     Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     14.894ns (7.282ns logic, 7.612ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.953ns (Levels of Logic = 16)
  Clock Path Skew:      -0.135ns (0.349 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y40.G2      net (fanout=40)       0.793   ftop/cp/cpRespF/d0h
    SLICE_X74Y40.Y       Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X74Y40.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X74Y40.CLK     Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.953ns (7.282ns logic, 7.671ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.894ns (Levels of Logic = 16)
  Clock Path Skew:      -0.189ns (0.590 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y38.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X76Y38.Y       Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X76Y38.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X76Y38.CLK     Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     14.894ns (7.282ns logic, 7.612ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.880ns (Levels of Logic = 16)
  Clock Path Skew:      -0.199ns (0.580 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y35.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X76Y35.Y       Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X76Y35.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X76Y35.CLK     Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     14.880ns (7.282ns logic, 7.598ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.894ns (Levels of Logic = 16)
  Clock Path Skew:      -0.180ns (0.599 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y32.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X74Y32.Y       Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X74Y32.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X74Y32.CLK     Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     14.894ns (7.282ns logic, 7.612ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.880ns (Levels of Logic = 16)
  Clock Path Skew:      -0.180ns (0.599 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y33.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X74Y33.Y       Tilo                  0.616   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X74Y33.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X74Y33.CLK     Tfck                  0.656   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     14.880ns (7.282ns logic, 7.598ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.908ns (Levels of Logic = 16)
  Clock Path Skew:      -0.134ns (0.632 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y62.G2      net (fanout=8)        0.960   ftop/cp/cpReq<25>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y32.G2      net (fanout=40)       0.962   ftop/cp/cpRespF/d0h
    SLICE_X72Y32.Y       Tilo                  0.616   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X72Y32.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X72Y32.CLK     Tfck                  0.656   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     14.908ns (7.207ns logic, 7.701ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.921ns (Levels of Logic = 16)
  Clock Path Skew:      -0.119ns (0.660 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y37.G4      net (fanout=40)       0.775   ftop/cp/cpRespF/d0h
    SLICE_X72Y37.Y       Tilo                  0.616   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_or0000<4>_SW0
    SLICE_X72Y37.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<4>_SW0/O
    SLICE_X72Y37.CLK     Tfck                  0.656   ftop/cp_server_response_get<4>
                                                       ftop/cp/cpRespF/data0_reg_4_rstpot
                                                       ftop/cp/cpRespF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     14.921ns (7.282ns logic, 7.639ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.993ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.738 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y39.G3      net (fanout=40)       0.847   ftop/cp/cpRespF/d0h
    SLICE_X70Y39.Y       Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X70Y39.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X70Y39.CLK     Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.993ns (7.282ns logic, 7.711ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.986ns (Levels of Logic = 16)
  Clock Path Skew:      -0.044ns (0.722 - 0.766)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y62.G2      net (fanout=8)        0.960   ftop/cp/cpReq<25>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y35.G2      net (fanout=40)       0.899   ftop/cp/cpRespF/d0h
    SLICE_X71Y35.Y       Tilo                  0.561   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X71Y35.F3      net (fanout=1)        0.285   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X71Y35.CLK     Tfck                  0.602   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.986ns (7.098ns logic, 7.888ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.880ns (Levels of Logic = 16)
  Clock Path Skew:      -0.133ns (0.351 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y41.G3      net (fanout=40)       0.734   ftop/cp/cpRespF/d0h
    SLICE_X76Y41.Y       Tilo                  0.616   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X76Y41.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<32>_SW0/O
    SLICE_X76Y41.CLK     Tfck                  0.656   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32_rstpot
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     14.880ns (7.282ns logic, 7.598ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.813ns (Levels of Logic = 16)
  Clock Path Skew:      -0.180ns (0.599 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y33.G4      net (fanout=40)       0.775   ftop/cp/cpRespF/d0h
    SLICE_X75Y33.Y       Tilo                  0.561   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X75Y33.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<16>_SW0/O
    SLICE_X75Y33.CLK     Tfck                  0.602   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16_rstpot
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.813ns (7.173ns logic, 7.640ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.897ns (Levels of Logic = 16)
  Clock Path Skew:      -0.065ns (0.419 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y42.G3      net (fanout=40)       0.737   ftop/cp/cpRespF/d0h
    SLICE_X72Y42.Y       Tilo                  0.616   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X72Y42.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X72Y42.CLK     Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.897ns (7.282ns logic, 7.615ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.898ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.738 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y39.G3      net (fanout=40)       0.860   ftop/cp/cpRespF/d0h
    SLICE_X71Y39.Y       Tilo                  0.561   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X71Y39.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X71Y39.CLK     Tfck                  0.602   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.898ns (7.173ns logic, 7.725ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.897ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.738 - 0.779)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y62.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y62.G3      net (fanout=10)       1.099   ftop/cp/cpReq<24>
    SLICE_X67Y62.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X61Y63.F4      net (fanout=2)        0.763   ftop/cp/N681
    SLICE_X61Y63.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y57.G2      net (fanout=7)        0.835   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X57Y56.F1      net (fanout=7)        0.720   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X57Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.F4      net (fanout=4)        0.787   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X63Y56.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y57.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y58.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y59.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X68Y49.G2      net (fanout=12)       1.645   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X68Y49.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X73Y37.G3      net (fanout=7)        0.994   ftop/cp/cpRespF_ENQ
    SLICE_X73Y37.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y38.G3      net (fanout=40)       0.860   ftop/cp/cpRespF/d0h
    SLICE_X71Y38.Y       Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X71Y38.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X71Y38.CLK     Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     14.897ns (7.173ns logic, 7.724ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.540 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X46Y46.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X46Y46.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.540 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X46Y46.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_6_MData<14>
    SLICE_X46Y46.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.290ns logic, 0.330ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.448 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X66Y117.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X66Y117.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_19 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.448 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_19 to ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y117.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<19>
                                                       ftop/cp/wci_reqF_q_0_19
    SLICE_X66Y117.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<19>
    SLICE_X66Y117.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.091 - 0.053)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y82.YQ      Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X84Y81.BY      net (fanout=2)        0.286   ftop/cp/td<6>
    SLICE_X84Y81.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.289ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.091 - 0.053)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y82.YQ      Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X84Y81.BY      net (fanout=2)        0.286   ftop/cp/td<6>
    SLICE_X84Y81.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.290ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.328 - 0.259)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y11.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X72Y11.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X72Y11.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.328 - 0.259)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y11.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X72Y11.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X72Y11.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.394 - 0.323)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_6
    SLICE_X36Y17.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X36Y17.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.394 - 0.323)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y16.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/wci_reqF_3_q_0_6
    SLICE_X36Y17.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X36Y17.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.058 - 0.044)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X76Y110.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X76Y110.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.058 - 0.044)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X76Y110.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X76Y110.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.442 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y5.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X66Y4.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X66Y4.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.442 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y5.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X66Y4.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X66Y4.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.291 - 0.246)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X80Y110.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X80Y110.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.291 - 0.246)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y109.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X80Y110.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X80Y110.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.039 - 0.019)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X72Y114.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X72Y114.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.303 - 0.254)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y84.XQ      Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X76Y85.BY      net (fanout=2)        0.326   ftop/cp/td<1>
    SLICE_X76Y85.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.039 - 0.019)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X72Y114.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X72Y114.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.303 - 0.254)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y84.XQ      Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X76Y85.BY      net (fanout=2)        0.326   ftop/cp/td<1>
    SLICE_X76Y85.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X80Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X80Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X80Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X80Y195.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sDataSyncIn<0>/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sDataSyncIn_0/SR
  Location pin: SLICE_X8Y51.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sDataSyncIn<0>/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sDataSyncIn_0/SR
  Location pin: SLICE_X8Y51.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_11/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<11>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_10/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_15/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_15/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_14/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn<15>/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sDataSyncIn_14/SR
  Location pin: SLICE_X16Y37.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X64Y117.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X64Y117.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_1/SR
  Location pin: SLICE_X44Y8.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_1/SR
  Location pin: SLICE_X44Y8.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_0/SR
  Location pin: SLICE_X44Y8.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_9/rstSync/reset_hold_0/SR
  Location pin: SLICE_X44Y8.SR
  Clock network: ftop/cp/wci_mReset_9/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.269ns|            0|         1081|            2|      2585300|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.269ns|          N/A|         1081|            0|      2585300|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.502|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.072|         |    3.383|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.269|         |         |         |
sys0_clkp      |   15.269|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.269|         |         |         |
sys0_clkp      |   15.269|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2635  Score: 3895844  (Setup/Max: 3862866, Hold: 32978)

Constraints cover 2850490 paths, 0 nets, and 81984 connections

Design statistics:
   Minimum period:  15.269ns{1}   (Maximum frequency:  65.492MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 25 15:03:25 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



