

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 17:53:51 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  126382387|  126383050|  1.264 sec|  1.264 sec|  126382387|  126383050|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |               |    Latency (cycles)   |     Iteration     |  Initiation Interval  |  Trip |          |
        |   Loop Name   |    min    |    max    |      Latency      |  achieved |   target  | Count | Pipelined|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |- TILE_ROW     |  126382386|  126383049|  2478086 ~ 2478099|          -|          -|     51|        no|
        | + LOAD_INPUT  |     227008|     227008|               7094|          -|          -|     32|        no|
        |  ++ BH        |       7092|       7092|                788|          -|          -|      9|        no|
        |   +++ PAD     |          2|          2|                  1|          -|          -|      2|        no|
        |   +++ BH.2    |        765|        765|                  3|          -|          -|    255|        no|
        | + IN_ROW_COL  |    2244000|    2244000|                 55|          -|          -|  40800|        no|
        | + BH          |       4701|       4709|               1567|          -|          -|      3|        no|
        | + BH          |       1554|       1557|                777|          -|          -|      2|        no|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 41 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 42 49 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 58 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 59 61 
59 --> 60 
60 --> 61 
61 --> 62 2 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 64 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 65 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 66 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 67 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 68 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 69 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_24, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_8, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_1, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 74 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 75 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 0, i8 %h_2" [src/conv3.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln37 = br void %TILE_IN" [src/conv3.cpp:37]   --->   Operation 77 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h_2" [src/conv3.cpp:37]   --->   Operation 78 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln37 = icmp_eq  i8 %h_3, i8 255" [src/conv3.cpp:37]   --->   Operation 79 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %TILE_IN.split, void %for.end84" [src/conv3.cpp:37]   --->   Operation 80 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h_3" [src/conv3.cpp:131->src/conv3.cpp:68]   --->   Operation 81 'zext' 'zext_ln131' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i8 %h_3" [src/conv3.cpp:131->src/conv3.cpp:68]   --->   Operation 82 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:37]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv3.cpp:37]   --->   Operation 84 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln90 = br void %BH.i" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 85 'br' 'br_ln90' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [src/conv3.cpp:71]   --->   Operation 86 'ret' 'ret_ln71' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln90, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 87 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln90_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 88 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.92ns)   --->   "%add_ln90_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 89 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %bin" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 90 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i9 %tmp_s" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 92 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln102 = add i10 %zext_ln102_1, i10 %zext_ln102" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 93 'add' 'add_ln102' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln90 = add i6 %bin, i6 1" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 95 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %BH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 96 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 98 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i23 %phi_mul" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 99 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln91 = br void %PAD.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 100 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln91, void %for.inc42.i, i4 0, void %BH.i.split" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 101 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i4 %bh" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 102 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln102_1 = add i10 %add_ln102, i10 %zext_ln102_2" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 103 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i10 %add_ln102_1" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 104 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.11ns)   --->   "%mul_ln91 = mul i17 %zext_ln91_1, i17 259" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 105 'mul' 'mul_ln91' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln91 = icmp_eq  i4 %bh, i4 9" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 106 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln91 = add i4 %bh, i4 1" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 107 'add' 'add_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 108 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln94 = add i4 %bh, i4 14" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 109 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i4 %add_ln94" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 110 'sext' 'sext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln94_1 = add i10 %sext_ln94, i10 %zext_ln131" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 111 'add' 'add_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln94_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 113 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 114 'bitselect' 'tmp_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_7, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 115 'select' 'select_ln55' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 116 'or' 'or_ln55' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln94_1" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 117 'select' 'hclamp' <Predicate = (!icmp_ln91)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 119 'bitconcatenate' 'shl_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i12 %shl_ln96_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 120 'sext' 'sext_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.89ns)   --->   "%sub_ln96 = sub i20 %shl_ln, i20 %sext_ln96" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 121 'sub' 'sub_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i20 %sub_ln96" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 122 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i64 %sext_ln96_2, i64 %input_ftmap_read" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 123 'add' 'add_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_1 = add i64 %add_ln96, i64 %zext_ln91" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 124 'add' 'add_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln96_1, i32 2, i32 63" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 125 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i62 %trunc_ln5" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 126 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln96_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 127 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %add_ln96_1, i64 1016" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 128 'add' 'add_ln97' <Predicate = (!icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97, i32 2, i32 63" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 129 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i62 %trunc_ln6" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 130 'sext' 'sext_ln97' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln97" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 131 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln90 = br void %BH.i" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 132 'br' 'br_ln90' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 133 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 134 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 135 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 137 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 138 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 139 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 141 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 142 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 142 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 143 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 145 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 147 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 148 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 149 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 151 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 152 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr_1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 153 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 154 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 155 'br' 'br_ln100' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln100, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 156 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i2 %p" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 157 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.86ns)   --->   "%add_ln102_2 = add i17 %mul_ln91, i17 %zext_ln102_3" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 158 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i17 %add_ln102_2" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 159 'zext' 'zext_ln102_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln102_4" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 160 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %p" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 161 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.54ns)   --->   "%icmp_ln100 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 162 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.54ns)   --->   "%add_ln100 = add i2 %p, i2 1" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 163 'add' 'add_ln100' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 164 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 166 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 %left, i17 %input_fm_buffer_addr" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 167 'store' 'store_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 168 [1/1] (0.77ns)   --->   "%add_ln103 = add i9 %zext_ln100, i9 257" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 168 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %add_ln103" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 169 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln103_1 = add i17 %mul_ln91, i17 %zext_ln103" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 170 'add' 'add_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i17 %add_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 171 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 172 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %right, i17 %input_fm_buffer_addr_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 173 'store' 'store_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 174 'br' 'br_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln107 = br void %load-store-loop.i" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 183 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_79, void %load-store-loop.i.split"   --->   Operation 184 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 185 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.76ns)   --->   "%exitcond277 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 186 'icmp' 'exitcond277' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.76ns)   --->   "%empty_79 = add i8 %loop_index_i, i8 1"   --->   Operation 187 'add' 'empty_79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond277, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 189 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond277)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast314 = zext i9 %arrayidx36612_sum_i"   --->   Operation 190 'zext' 'arrayidx36612_sum_i_cast314' <Predicate = (!exitcond277)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.86ns)   --->   "%empty_81 = add i17 %mul_ln91, i17 %arrayidx36612_sum_i_cast314" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 191 'add' 'empty_81' <Predicate = (!exitcond277)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln91 = br void %PAD.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 192 'br' 'br_ln91' <Predicate = (exitcond277)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 193 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i3_addr" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 193 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %i3_addr_read" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 195 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast319 = zext i17 %empty_81" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 196 'zext' 'p_cast319' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast319" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 197 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %empty_80, i17 %input_fm_buffer_addr_2" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 198 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 199 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 200 [8/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 200 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 201 [7/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 201 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 202 [6/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 202 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 203 [5/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 203 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 204 [4/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 204 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 205 [3/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 205 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 206 [2/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 206 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 207 [1/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 207 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 11> <Delay = 0.00>
ST_35 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 208 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 12> <Delay = 0.42>
ST_36 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 209 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln44 = br void %KR" [src/conv3.cpp:44]   --->   Operation 210 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 37 <SV = 13> <Delay = 4.03>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i16 %add_ln44_1, void %for.inc70, i16 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:44]   --->   Operation 211 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln44_1, void %for.inc70, i6 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:44]   --->   Operation 212 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i11 %select_ln46_2, void %for.inc70, i11 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 213 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%r = phi i3 %select_ln46_1, void %for.inc70, i3 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 214 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%c = phi i8 %indvars_iv_next48, void %for.inc70, i8 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 215 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln44 = icmp_eq  i16 %indvar_flatten56, i16 40800" [src/conv3.cpp:44]   --->   Operation 216 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.85ns)   --->   "%add_ln44_1 = add i16 %indvar_flatten56, i16 1" [src/conv3.cpp:44]   --->   Operation 217 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc70, void %RELU.0.i.preheader" [src/conv3.cpp:44]   --->   Operation 218 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln44 = add i6 %i, i6 1" [src/conv3.cpp:44]   --->   Operation 219 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten41, i11 1275" [src/conv3.cpp:46]   --->   Operation 220 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.20ns)   --->   "%select_ln44 = select i1 %icmp_ln46, i3 0, i3 %r" [src/conv3.cpp:44]   --->   Operation 221 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (0.38ns)   --->   "%select_ln44_1 = select i1 %icmp_ln46, i6 %add_ln44, i6 %i" [src/conv3.cpp:44]   --->   Operation 222 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln46, i1 1" [src/conv3.cpp:44]   --->   Operation 223 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_eq  i8 %c, i8 255" [src/conv3.cpp:47]   --->   Operation 224 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln47, i1 %xor_ln44" [src/conv3.cpp:44]   --->   Operation 225 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (0.67ns)   --->   "%add_ln46 = add i3 %select_ln44, i3 1" [src/conv3.cpp:46]   --->   Operation 226 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %and_ln44, i1 %icmp_ln46" [src/conv3.cpp:46]   --->   Operation 227 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 228 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i8 0, i8 %c" [src/conv3.cpp:46]   --->   Operation 228 'select' 'select_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 229 [1/1] (0.20ns)   --->   "%select_ln46_1 = select i1 %and_ln44, i3 %add_ln46, i3 %select_ln44" [src/conv3.cpp:46]   --->   Operation 229 'select' 'select_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%select_ln46_1_cast = zext i3 %select_ln46_1" [src/conv3.cpp:46]   --->   Operation 230 'zext' 'select_ln46_1_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln46_1, i8 0" [src/conv3.cpp:46]   --->   Operation 231 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_84 = sub i11 %p_shl, i11 %select_ln46_1_cast" [src/conv3.cpp:46]   --->   Operation 232 'sub' 'empty_84' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%select_ln46_cast = zext i8 %select_ln46" [src/conv3.cpp:46]   --->   Operation 233 'zext' 'select_ln46_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_85 = add i11 %empty_84, i11 %select_ln46_cast" [src/conv3.cpp:46]   --->   Operation 234 'add' 'empty_85' <Predicate = (!icmp_ln44)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_85" [src/conv3.cpp:46]   --->   Operation 235 'zext' 'p_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast" [src/conv3.cpp:46]   --->   Operation 236 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 237 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 237 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_37 : Operation 238 [1/1] (0.79ns)   --->   "%add_ln46_1 = add i11 %indvar_flatten41, i11 1" [src/conv3.cpp:46]   --->   Operation 238 'add' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 239 [1/1] (0.38ns)   --->   "%select_ln46_2 = select i1 %icmp_ln46, i11 1, i11 %add_ln46_1" [src/conv3.cpp:46]   --->   Operation 239 'select' 'select_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 240 'br' 'br_ln135' <Predicate = (icmp_ln44)> <Delay = 0.42>

State 38 <SV = 14> <Delay = 1.66>
ST_38 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %select_ln44_1" [src/conv3.cpp:60]   --->   Operation 241 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln44_1, i1 0" [src/conv3.cpp:60]   --->   Operation 242 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln44_1, i3 0" [src/conv3.cpp:44]   --->   Operation 243 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i9 %tmp_9" [src/conv3.cpp:44]   --->   Operation 244 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (0.77ns)   --->   "%empty_83 = add i10 %tmp_23_cast, i10 %zext_ln60" [src/conv3.cpp:44]   --->   Operation 245 'add' 'empty_83' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (0.76ns)   --->   "%indvars_iv_next48 = add i8 %select_ln46, i8 1" [src/conv3.cpp:46]   --->   Operation 246 'add' 'indvars_iv_next48' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 247 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_38 : Operation 248 [2/2] (0.42ns)   --->   "%call_ln63 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i7 %tmp_8, i3 %select_ln46_1, i10 %empty_83, i8 %select_ln46, i8 %indvars_iv_next48, i32 %p_loc, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:63]   --->   Operation 248 'call' 'call_ln63' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 15> <Delay = 0.00>
ST_39 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i7 %tmp_8, i3 %select_ln46_1, i10 %empty_83, i8 %select_ln46, i8 %indvars_iv_next48, i32 %p_loc, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:63]   --->   Operation 249 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 16> <Delay = 1.23>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 250 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 251 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:47]   --->   Operation 253 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 254 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %p_loc_load, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 255 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln47 = br void %KR" [src/conv3.cpp:47]   --->   Operation 256 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 41 <SV = 14> <Delay = 2.83>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%bh_1 = phi i3 %add_ln135, void %for.body8.1.i.preheader, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 257 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.67ns)   --->   "%icmp_ln135 = icmp_ult  i3 %bh_1, i3 5" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 258 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 259 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %bh_1" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 260 'zext' 'zext_ln141' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %bh_1, i8 0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 261 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.79ns)   --->   "%sub_ln141 = sub i11 %tmp_10, i11 %zext_ln141" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 262 'sub' 'sub_ln141' <Predicate = (icmp_ln135)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %bh_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 263 'zext' 'zext_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 264 [2/2] (2.03ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU, i11 %sub_ln141, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 264 'call' 'call_ln141' <Predicate = (icmp_ln135)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 265 [1/1] (0.76ns)   --->   "%add_ln138 = add i9 %zext_ln135, i9 %zext_ln131_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 265 'add' 'add_ln138' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138, i10 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 266 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i19 %shl_ln1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 267 'zext' 'zext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138, i2 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 268 'bitconcatenate' 'shl_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %shl_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 269 'zext' 'zext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.88ns)   --->   "%sub_ln138 = sub i20 %zext_ln138, i20 %zext_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 270 'sub' 'sub_ln138' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i20 %sub_ln138" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 271 'sext' 'sext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln138_1 = add i64 %sext_ln138, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 272 'add' 'add_ln138_1' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_1, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 273 'partselect' 'trunc_ln8' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln138 = or i3 %bh_1, i3 1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 274 'or' 'or_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i3 %or_ln138" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 275 'zext' 'zext_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln138_2 = add i9 %zext_ln138_2, i9 %zext_ln131_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 276 'add' 'add_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_2, i10 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 277 'bitconcatenate' 'shl_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i19 %shl_ln138_2" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 278 'zext' 'zext_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_2, i2 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 279 'bitconcatenate' 'shl_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i11 %shl_ln138_3" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 280 'zext' 'zext_ln138_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (0.88ns)   --->   "%sub_ln138_1 = sub i20 %zext_ln138_3, i20 %zext_ln138_4" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 281 'sub' 'sub_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i20 %sub_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 282 'sext' 'sext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln138_3 = add i64 %sext_ln138_1, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 283 'add' 'add_ln138_3' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU, i11 %sub_ln141, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 284 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i62 %trunc_ln8" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 285 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln148" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 286 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (7.30ns)   --->   "%empty_86 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 287 'writereq' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 16> <Delay = 2.03>
ST_43 : Operation 288 [2/2] (2.03ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i11 %sub_ln141, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 288 'call' 'call_ln148' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.00>
ST_44 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i11 %sub_ln141, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 289 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 290 [5/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 290 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 291 [4/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 291 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 292 [3/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 292 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 293 [2/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 293 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 294 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 295 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 296 [1/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 296 'writeresp' 'empty_87' <Predicate = (icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i3 %or_ln138" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 297 'zext' 'zext_ln141_8' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %or_ln138, i8 0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 298 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.79ns)   --->   "%sub_ln141_2 = sub i11 %tmp_11, i11 %zext_ln141_8" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 299 'sub' 'sub_ln141_2' <Predicate = (icmp_ln135)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 300 [1/1] (0.67ns)   --->   "%icmp_ln135_1 = icmp_ult  i3 %or_ln138, i3 5" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 300 'icmp' 'icmp_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 301 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 302 [2/2] (2.03ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU4, i11 %sub_ln141_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 302 'call' 'call_ln141' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_3, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 303 'partselect' 'trunc_ln148_1' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.00>
ST_49 : Operation 304 [1/1] (0.67ns)   --->   "%add_ln135 = add i3 %bh_1, i3 2" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 304 'add' 'add_ln135' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 305 [1/1] (0.42ns)   --->   "%br_ln75 = br void %BW.0.i.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 305 'br' 'br_ln75' <Predicate = (!icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.42>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 306 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU4, i11 %sub_ln141_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 306 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i62 %trunc_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 307 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 308 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (7.30ns)   --->   "%empty_88 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 309 'writereq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 24> <Delay = 2.03>
ST_51 : Operation 310 [2/2] (2.03ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i11 %sub_ln141_2, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 310 'call' 'call_ln148' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 25> <Delay = 0.00>
ST_52 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i11 %sub_ln141_2, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 311 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 26> <Delay = 7.30>
ST_53 : Operation 312 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 312 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 27> <Delay = 7.30>
ST_54 : Operation 313 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 313 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 28> <Delay = 7.30>
ST_55 : Operation 314 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 314 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 29> <Delay = 7.30>
ST_56 : Operation 315 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 315 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 30> <Delay = 7.30>
ST_57 : Operation 316 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 316 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 317 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 58 <SV = 23> <Delay = 2.83>
ST_58 : Operation 318 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln75_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 318 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 319 [1/1] (0.67ns)   --->   "%icmp_ln75 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 319 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %BW.0.i.i.split" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 320 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %h" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 321 'zext' 'zext_ln79' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_58 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %h, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 322 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_58 : Operation 323 [1/1] (0.79ns)   --->   "%sub_ln79 = sub i11 %tmp_12, i11 %zext_ln79" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 323 'sub' 'sub_ln79' <Predicate = (icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 324 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW, i11 %sub_ln79, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 324 'call' 'call_ln79' <Predicate = (icmp_ln75)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 24> <Delay = 0.00>
ST_59 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW, i11 %sub_ln79, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 325 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 25> <Delay = 3.50>
ST_60 : Operation 326 [1/1] (0.67ns)   --->   "%add_ln75 = add i3 %h, i3 1" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 326 'add' 'add_ln75' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i3 %add_ln75" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 327 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln75, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 328 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 329 [1/1] (0.79ns)   --->   "%sub_ln79_1 = sub i11 %tmp_13, i11 %zext_ln79_4" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 329 'sub' 'sub_ln79_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 330 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW5, i11 %sub_ln79_1, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 330 'call' 'call_ln79' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 26> <Delay = 1.77>
ST_61 : Operation 331 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 331 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 332 'specloopname' 'specloopname_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW5, i11 %sub_ln79_1, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 333 'call' 'call_ln79' <Predicate = (icmp_ln75)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 334 [1/1] (0.67ns)   --->   "%add_ln75_1 = add i3 %h, i3 2" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 334 'add' 'add_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i3 %add_ln75_1" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 335 'zext' 'zext_ln79_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln75_1, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 336 'bitconcatenate' 'tmp_14' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 337 [1/1] (0.79ns)   --->   "%sub_ln79_2 = sub i11 %tmp_14, i11 %zext_ln79_5" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 337 'sub' 'sub_ln79_2' <Predicate = (icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 338 [1/1] (0.67ns)   --->   "%icmp_ln75_1 = icmp_ult  i3 %add_ln75_1, i3 5" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 338 'icmp' 'icmp_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 339 'br' 'br_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 340 [1/1] (0.67ns)   --->   "%add_ln75_2 = add i3 %h, i3 3" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 340 'add' 'add_ln75_2' <Predicate = (icmp_ln75 & icmp_ln75_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 341 [1/1] (0.76ns)   --->   "%add_ln37 = add i8 %h_3, i8 5" [src/conv3.cpp:37]   --->   Operation 341 'add' 'add_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 %add_ln37, i8 %h_2" [src/conv3.cpp:37]   --->   Operation 342 'store' 'store_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.42>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln37 = br void %TILE_IN" [src/conv3.cpp:37]   --->   Operation 343 'br' 'br_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.00>

State 62 <SV = 27> <Delay = 2.03>
ST_62 : Operation 344 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW6, i11 %sub_ln79_2, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 344 'call' 'call_ln79' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 28> <Delay = 0.00>
ST_63 : Operation 345 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW6, i11 %sub_ln79_2, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 345 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln75 = br void %BW.0.i.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 346 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [16]  (0.000 ns)
	'store' operation ('store_ln37', src/conv3.cpp:37) of constant 0 on local variable 'h' [28]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:37) on local variable 'h' [31]  (0.000 ns)
	'icmp' operation ('icmp_ln37', src/conv3.cpp:37) [32]  (0.765 ns)

 <State 3>: 0.924ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv3.cpp:90->src/conv3.cpp:40) with incoming values : ('add_ln90_1', src/conv3.cpp:90->src/conv3.cpp:40) [42]  (0.000 ns)
	'add' operation ('add_ln90_1', src/conv3.cpp:90->src/conv3.cpp:40) [43]  (0.924 ns)

 <State 4>: 5.550ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:94->src/conv3.cpp:40) with incoming values : ('add_ln91', src/conv3.cpp:91->src/conv3.cpp:40) [57]  (0.000 ns)
	'add' operation ('add_ln94', src/conv3.cpp:94->src/conv3.cpp:40) [68]  (0.797 ns)
	'add' operation ('add_ln94_1', src/conv3.cpp:94->src/conv3.cpp:40) [70]  (0.765 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv3.cpp:94->src/conv3.cpp:40) [72]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40) [75]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40) [76]  (0.403 ns)
	'sub' operation ('sub_ln96', src/conv3.cpp:96->src/conv3.cpp:40) [80]  (0.894 ns)
	'add' operation ('add_ln96', src/conv3.cpp:96->src/conv3.cpp:40) [82]  (0.000 ns)
	'add' operation ('add_ln96_1', src/conv3.cpp:96->src/conv3.cpp:40) [83]  (0.819 ns)
	'add' operation ('add_ln97', src/conv3.cpp:97->src/conv3.cpp:40) [90]  (1.085 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [87]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read_1', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [88]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_1_read', src/conv3.cpp:97->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:97->src/conv3.cpp:40) [95]  (7.300 ns)

 <State 15>: 2.876ns
The critical path consists of the following:
	'phi' operation ('p', src/conv3.cpp:100->src/conv3.cpp:40) with incoming values : ('add_ln100', src/conv3.cpp:100->src/conv3.cpp:40) [99]  (0.000 ns)
	'add' operation ('add_ln103', src/conv3.cpp:103->src/conv3.cpp:40) [112]  (0.776 ns)
	'add' operation ('add_ln103_1', src/conv3.cpp:103->src/conv3.cpp:40) [114]  (0.863 ns)
	'getelementptr' operation ('input_fm_buffer_addr_1', src/conv3.cpp:103->src/conv3.cpp:40) [116]  (0.000 ns)
	'store' operation ('store_ln103', src/conv3.cpp:103->src/conv3.cpp:40) of variable 'right', src/conv3.cpp:97->src/conv3.cpp:40 on array 'input_fm_buffer' [117]  (1.237 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:107->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:107->src/conv3.cpp:40) [120]  (7.300 ns)

 <State 24>: 1.628ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_79') [123]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [132]  (0.765 ns)
	'add' operation ('empty_81', src/conv3.cpp:91->src/conv3.cpp:40) [134]  (0.863 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read', src/conv3.cpp:96->src/conv3.cpp:40) on port 'i3' (src/conv3.cpp:96->src/conv3.cpp:40) [130]  (7.300 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln96', src/conv3.cpp:96->src/conv3.cpp:40) of variable 'empty_80', src/conv3.cpp:96->src/conv3.cpp:40 on array 'input_fm_buffer' [137]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_82', src/conv3.cpp:118->src/conv3.cpp:41) on port 'w3' (src/conv3.cpp:118->src/conv3.cpp:41) [144]  (7.300 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten56', src/conv3.cpp:44) with incoming values : ('add_ln44_1', src/conv3.cpp:44) [148]  (0.427 ns)

 <State 37>: 4.038ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten41', src/conv3.cpp:46) with incoming values : ('select_ln46_2', src/conv3.cpp:46) [150]  (0.000 ns)
	'icmp' operation ('icmp_ln46', src/conv3.cpp:46) [160]  (0.798 ns)
	'select' operation ('select_ln44', src/conv3.cpp:44) [161]  (0.208 ns)
	'add' operation ('add_ln46', src/conv3.cpp:46) [171]  (0.673 ns)
	'select' operation ('select_ln46_1', src/conv3.cpp:46) [175]  (0.208 ns)
	'sub' operation ('empty_84', src/conv3.cpp:46) [178]  (0.000 ns)
	'add' operation ('empty_85', src/conv3.cpp:46) [180]  (0.914 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr', src/conv3.cpp:46) [182]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:63) on array 'output_fm_buffer_0' [185]  (1.237 ns)

 <State 38>: 1.664ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:63) on array 'output_fm_buffer_0' [185]  (1.237 ns)
	'call' operation ('call_ln63', src/conv3.cpp:63) to 'conv3_Pipeline_KR_KC' [186]  (0.427 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [187]  (0.000 ns)
	'store' operation ('store_ln63', src/conv3.cpp:63) of variable 'p_loc_load' on array 'output_fm_buffer_0' [188]  (1.237 ns)

 <State 41>: 2.833ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:135->src/conv3.cpp:68) with incoming values : ('add_ln135', src/conv3.cpp:135->src/conv3.cpp:68) [195]  (0.000 ns)
	'sub' operation ('sub_ln141', src/conv3.cpp:141->src/conv3.cpp:68) [201]  (0.798 ns)
	'call' operation ('call_ln141', src/conv3.cpp:141->src/conv3.cpp:68) to 'conv3_Pipeline_RELU' [205]  (2.035 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr', src/conv3.cpp:148->src/conv3.cpp:68) [216]  (0.000 ns)
	bus request operation ('empty_86', src/conv3.cpp:148->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:148->src/conv3.cpp:68) [217]  (7.300 ns)

 <State 43>: 2.035ns
The critical path consists of the following:
	'call' operation ('call_ln148', src/conv3.cpp:148->src/conv3.cpp:68) to 'conv3_Pipeline_4' [218]  (2.035 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_87', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [229]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_87', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [229]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_87', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [229]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_87', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [229]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_87', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [229]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr_1', src/conv3.cpp:148->src/conv3.cpp:68) [239]  (0.000 ns)
	bus request operation ('empty_88', src/conv3.cpp:148->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:148->src/conv3.cpp:68) [240]  (7.300 ns)

 <State 51>: 2.035ns
The critical path consists of the following:
	'call' operation ('call_ln148', src/conv3.cpp:148->src/conv3.cpp:68) to 'conv3_Pipeline_6' [241]  (2.035 ns)

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [242]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [242]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [242]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [242]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_89', src/conv3.cpp:135->src/conv3.cpp:68) on port 'o' (src/conv3.cpp:135->src/conv3.cpp:68) [242]  (7.300 ns)

 <State 58>: 2.833ns
The critical path consists of the following:
	'phi' operation ('h', src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68) with incoming values : ('add_ln75_2', src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68) [248]  (0.000 ns)
	'sub' operation ('sub_ln79', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) [254]  (0.798 ns)
	'call' operation ('call_ln79', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) to 'conv3_Pipeline_BW' [257]  (2.035 ns)

 <State 59>: 0.000ns
The critical path consists of the following:

 <State 60>: 3.506ns
The critical path consists of the following:
	'add' operation ('add_ln75', src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68) [258]  (0.673 ns)
	'sub' operation ('sub_ln79_1', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) [261]  (0.798 ns)
	'call' operation ('call_ln79', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) to 'conv3_Pipeline_BW5' [262]  (2.035 ns)

 <State 61>: 1.772ns
The critical path consists of the following:
	'add' operation ('add_ln75_1', src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68) [263]  (0.673 ns)
	'sub' operation ('sub_ln79_2', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) [266]  (0.798 ns)
	blocking operation 0.3015 ns on control path)

 <State 62>: 2.035ns
The critical path consists of the following:
	'call' operation ('call_ln79', src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68) to 'conv3_Pipeline_BW6' [270]  (2.035 ns)

 <State 63>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
