# system info HSys_tb on 2021.05.04.22:17:30
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1620177415
#
#
# Files generated for HSys_tb on 2021.05.04.22:17:30
files:
filepath,kind,attributes,module,is_top
HSys/testbench/HSys_tb/simulation/HSys_tb.vhd,VHDL,,HSys_tb,true
HSys/testbench/HSys_tb/simulation/submodules/HSys.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_memory_s1_translator.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_top_avalon1_0_avalon_slave_0_translator.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_memory_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_width_adapter.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_width_adapter_001.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_cpu_instruction_master_translator.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/hsys_cpu_data_master_translator.vhd,VHDL,,HSys,false
HSys/testbench/HSys_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
HSys/testbench/HSys_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_memory.hex,HEX,,HSys_memory,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_memory.vhd,VHDL,,HSys_memory,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu.vhd,VHDL,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_nios2_waves.do,OTHER,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_a.dat,DAT,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_a.hex,HEX,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_a.mif,MIF,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_b.dat,DAT,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_b.hex,HEX,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_rf_ram_b.mif,MIF,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cpu_test_bench.vhd,VHDL,,HSys_cpu,false
HSys/testbench/HSys_tb/simulation/submodules/bram.vhd,VHDL,,top_avalon,false
HSys/testbench/HSys_tb/simulation/submodules/reg32.vhd,VHDL,,top_avalon,false
HSys/testbench/HSys_tb/simulation/submodules/top_avalon.vhd,VHDL,,top_avalon,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HSys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HSys_top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_addr_router.vho,VHDL,,HSys_addr_router,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_id_router.vho,VHDL,,HSys_id_router,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_id_router_001.vho,VHDL,,HSys_id_router_001,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cmd_xbar_demux.vho,VHDL,,HSys_cmd_xbar_demux,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_cmd_xbar_mux.vho,VHDL,,HSys_cmd_xbar_mux,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_rsp_xbar_mux.vho,VHDL,,HSys_rsp_xbar_mux,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HSys/testbench/HSys_tb/simulation/submodules/HSys_irq_mapper.vho,VHDL,,HSys_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
HSys_tb.HSys_inst,HSys
HSys_tb.HSys_inst.memory,HSys_memory
HSys_tb.HSys_inst.cpu,HSys_cpu
HSys_tb.HSys_inst.top_avalon1_0,top_avalon
HSys_tb.HSys_inst.cpu_instruction_master_translator,altera_merlin_master_translator
HSys_tb.HSys_inst.cpu_data_master_translator,altera_merlin_master_translator
HSys_tb.HSys_inst.cpu_instruction_master_translator,altera_merlin_master_translator
HSys_tb.HSys_inst.cpu_data_master_translator,altera_merlin_master_translator
HSys_tb.HSys_inst.memory_s1_translator,altera_merlin_slave_translator
HSys_tb.HSys_inst.top_avalon1_0_avalon_slave_0_translator,altera_merlin_slave_translator
HSys_tb.HSys_inst.memory_s1_translator,altera_merlin_slave_translator
HSys_tb.HSys_inst.top_avalon1_0_avalon_slave_0_translator,altera_merlin_slave_translator
HSys_tb.HSys_inst.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HSys_tb.HSys_inst.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HSys_tb.HSys_inst.memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HSys_tb.HSys_inst.top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HSys_tb.HSys_inst.memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HSys_tb.HSys_inst.top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HSys_tb.HSys_inst.memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,HSys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
HSys_tb.HSys_inst.top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,HSys_top_avalon1_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
HSys_tb.HSys_inst.addr_router,HSys_addr_router
HSys_tb.HSys_inst.addr_router_001,HSys_addr_router
HSys_tb.HSys_inst.id_router,HSys_id_router
HSys_tb.HSys_inst.id_router_001,HSys_id_router_001
HSys_tb.HSys_inst.rst_controller,altera_reset_controller
HSys_tb.HSys_inst.cmd_xbar_demux,HSys_cmd_xbar_demux
HSys_tb.HSys_inst.cmd_xbar_demux_001,HSys_cmd_xbar_demux
HSys_tb.HSys_inst.rsp_xbar_demux,HSys_cmd_xbar_demux
HSys_tb.HSys_inst.rsp_xbar_demux_001,HSys_cmd_xbar_demux
HSys_tb.HSys_inst.cmd_xbar_mux,HSys_cmd_xbar_mux
HSys_tb.HSys_inst.cmd_xbar_mux_001,HSys_cmd_xbar_mux
HSys_tb.HSys_inst.rsp_xbar_mux,HSys_rsp_xbar_mux
HSys_tb.HSys_inst.rsp_xbar_mux_001,HSys_rsp_xbar_mux
HSys_tb.HSys_inst.width_adapter,altera_merlin_width_adapter
HSys_tb.HSys_inst.width_adapter_001,altera_merlin_width_adapter
HSys_tb.HSys_inst.width_adapter,altera_merlin_width_adapter
HSys_tb.HSys_inst.width_adapter_001,altera_merlin_width_adapter
HSys_tb.HSys_inst.irq_mapper,HSys_irq_mapper
HSys_tb.HSys_inst_clk_bfm,altera_avalon_clock_source
HSys_tb.HSys_inst_reset_bfm,altera_avalon_reset_source
