WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251889 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251889 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 12 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 6222991 heartbeat IPC: 1.607 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 38 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 4971103 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 38 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 4971103 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.006 instructions: 5000000 cycles: 4971103
CPU 0 Branch Prediction Accuracy: 96.24% MPKI: 11.76 Average ROB Occupancy at Mispredict: 35.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 8.78
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52564 HIT:      35834 MISS:      16730
LLC LOAD         ACCESS:      23992 HIT:      15244 MISS:       8748
LLC RFO          ACCESS:       3729 HIT:        975 MISS:       2754
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16301 HIT:      16299 MISS:          2
LLC TRANSLATION  ACCESS:       8542 HIT:       3316 MISS:       5226
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 369.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1373910 HIT:    1286688 MISS:      87222
cpu0_DTLB LOAD         ACCESS:    1373910 HIT:    1286688 MISS:      87222
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 42.18 cycles
cpu0_ITLB TOTAL        ACCESS:     163782 HIT:     154959 MISS:       8823
cpu0_ITLB LOAD         ACCESS:     163782 HIT:     154959 MISS:       8823
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.653 cycles
cpu0_L1D TOTAL        ACCESS:    1572477 HIT:    1444981 MISS:     127496
cpu0_L1D LOAD         ACCESS:    1157580 HIT:    1060250 MISS:      97330
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     401352 HIT:     381830 MISS:      19522
cpu0_L1D TRANSLATION  ACCESS:      13545 HIT:       2901 MISS:      10644
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 55.66 cycles
cpu0_L1I TOTAL        ACCESS:     178851 HIT:     167239 MISS:      11612
cpu0_L1I LOAD         ACCESS:     178851 HIT:     167239 MISS:      11612
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 32.24 cycles
cpu0_L2C TOTAL        ACCESS:      89438 HIT:      53133 MISS:      36305
cpu0_L2C LOAD         ACCESS:      56386 HIT:      32394 MISS:      23992
cpu0_L2C RFO          ACCESS:       5069 HIT:       1340 MISS:       3729
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17421 HIT:      17379 MISS:         42
cpu0_L2C TRANSLATION  ACCESS:      10562 HIT:       2020 MISS:       8542
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 190.7 cycles
cpu0_STLB TOTAL        ACCESS:      53387 HIT:      44293 MISS:       9094
cpu0_STLB LOAD         ACCESS:      53387 HIT:      44293 MISS:       9094
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 391.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4746
  ROW_BUFFER_MISS:      11979
 AVG DBUS CONGESTED CYCLE: 3.896
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        490
  FULL:       2212
