{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573218308107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573218308109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 10:05:07 2019 " "Processing started: Fri Nov  8 10:05:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573218308109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573218308109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sinaleira -c sinaleira " "Command: quartus_map --read_settings_files=on --write_settings_files=off sinaleira -c sinaleira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573218308109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573218308305 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(38) " "VHDL syntax error at sinaleira.vhd(38) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308749 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(40) " "VHDL syntax error at sinaleira.vhd(40) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308749 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(43) " "VHDL syntax error at sinaleira.vhd(43) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(44) " "VHDL syntax error at sinaleira.vhd(44) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(45) " "VHDL syntax error at sinaleira.vhd(45) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement sinaleira.vhd(47) " "VHDL syntax error at sinaleira.vhd(47) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(49) " "VHDL syntax error at sinaleira.vhd(49) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(53) " "VHDL syntax error at sinaleira.vhd(53) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(54) " "VHDL syntax error at sinaleira.vhd(54) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(55) " "VHDL syntax error at sinaleira.vhd(55) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement sinaleira.vhd(57) " "VHDL syntax error at sinaleira.vhd(57) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(59) " "VHDL syntax error at sinaleira.vhd(59) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"(\", or an identifier, or  unary operator sinaleira.vhd(62) " "VHDL syntax error at sinaleira.vhd(62) near text \".\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "sinaleira.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/sinaleira-06_11/sinaleira.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573218308750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinaleira.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sinaleira.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573218308752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573218308848 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov  8 10:05:08 2019 " "Processing ended: Fri Nov  8 10:05:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573218308848 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573218308848 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573218308848 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573218308848 ""}
