// Seed: 2383114304
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  logic id_7, id_8;
  wire  id_9;
  logic id_10;
  logic id_11 = id_7 ? id_0 : id_9[1];
endmodule
