

================================================================
== Vivado HLS Report for 'init_3d_mem'
================================================================
* Date:           Sat Nov 30 21:04:40 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.305 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      577|      577| 5.770 us | 5.770 us |  577|  577|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_3D_MEM_LOOP_2   |      576|      576|         6|          -|          -|    96|    no    |
        | + INIT_3D_MEM_LOOP_3  |        4|        4|         1|          -|          -|     4|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1848)" [./layer.h:50]   --->   Operation 4 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:50]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%j_0_0 = phi i7 [ 0, %INIT_3D_MEM_LOOP_1_begin ], [ %add_ln50, %INIT_3D_MEM_LOOP_2_end ]" [./layer.h:50]   --->   Operation 6 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.48ns)   --->   "%icmp_ln50 = icmp eq i7 %j_0_0, -32" [./layer.h:50]   --->   Operation 7 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 8 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.87ns)   --->   "%add_ln50 = add i7 %j_0_0, 1" [./layer.h:50]   --->   Operation 9 'add' 'add_ln50' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %INIT_3D_MEM_LOOP_1_end, label %INIT_3D_MEM_LOOP_2_begin" [./layer.h:50]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1849) nounwind" [./layer.h:51]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1849)" [./layer.h:51]   --->   Operation 12 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %j_0_0 to i64" [./layer.h:52]   --->   Operation 13 'zext' 'zext_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%mem_0_0_V_addr = getelementptr [96 x i8]* %mem_0_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 14 'getelementptr' 'mem_0_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%mem_1_0_V_addr = getelementptr [96 x i8]* %mem_1_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 15 'getelementptr' 'mem_1_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mem_2_0_V_addr = getelementptr [96 x i8]* %mem_2_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 16 'getelementptr' 'mem_2_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mem_3_0_V_addr = getelementptr [96 x i8]* %mem_3_0_V, i64 0, i64 %zext_ln52" [./layer.h:52]   --->   Operation 17 'getelementptr' 'mem_3_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:51]   --->   Operation 18 'br' <Predicate = (!icmp_ln50)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1848, i32 %tmp)" [./layer.h:52]   --->   Operation 19 'specregionend' 'empty' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [./layer.h:53]   --->   Operation 20 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %INIT_3D_MEM_LOOP_2_begin ], [ %add_ln51, %3 ]" [./layer.h:51]   --->   Operation 21 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln51 = icmp eq i3 %k_0_0, -4" [./layer.h:51]   --->   Operation 22 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln51 = add i3 %k_0_0, 1" [./layer.h:51]   --->   Operation 24 'add' 'add_ln51' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %INIT_3D_MEM_LOOP_2_end, label %2" [./layer.h:51]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1850) nounwind" [./layer.h:52]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i3 %k_0_0 to i2" [./layer.h:52]   --->   Operation 27 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln180, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:52]   --->   Operation 28 'switch' <Predicate = (!icmp_ln51)> <Delay = 1.30>
ST_3 : Operation 29 [1/1] (2.30ns)   --->   "store i8 0, i8* %mem_2_0_V_addr, align 1" [./layer.h:52]   --->   Operation 29 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 30 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.30ns)   --->   "store i8 0, i8* %mem_1_0_V_addr, align 1" [./layer.h:52]   --->   Operation 31 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 32 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.30ns)   --->   "store i8 0, i8* %mem_0_0_V_addr, align 1" [./layer.h:52]   --->   Operation 33 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 0)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 34 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 0)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.30ns)   --->   "store i8 0, i8* %mem_3_0_V_addr, align 1" [./layer.h:52]   --->   Operation 35 'store' <Predicate = (!icmp_ln51 & trunc_ln180 == 3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:52]   --->   Operation 36 'br' <Predicate = (!icmp_ln51 & trunc_ln180 == 3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:51]   --->   Operation 37 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1849, i32 %tmp_s)" [./layer.h:52]   --->   Operation 38 'specregionend' 'empty_98' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:50]   --->   Operation 39 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (specregionbegin  ) [ 0011]
br_ln50           (br               ) [ 0111]
j_0_0             (phi              ) [ 0010]
icmp_ln50         (icmp             ) [ 0011]
empty_97          (speclooptripcount) [ 0000]
add_ln50          (add              ) [ 0111]
br_ln50           (br               ) [ 0000]
specloopname_ln51 (specloopname     ) [ 0000]
tmp_s             (specregionbegin  ) [ 0001]
zext_ln52         (zext             ) [ 0000]
mem_0_0_V_addr    (getelementptr    ) [ 0001]
mem_1_0_V_addr    (getelementptr    ) [ 0001]
mem_2_0_V_addr    (getelementptr    ) [ 0001]
mem_3_0_V_addr    (getelementptr    ) [ 0001]
br_ln51           (br               ) [ 0011]
empty             (specregionend    ) [ 0000]
ret_ln53          (ret              ) [ 0000]
k_0_0             (phi              ) [ 0001]
icmp_ln51         (icmp             ) [ 0011]
empty_99          (speclooptripcount) [ 0000]
add_ln51          (add              ) [ 0011]
br_ln51           (br               ) [ 0000]
specloopname_ln52 (specloopname     ) [ 0000]
trunc_ln180       (trunc            ) [ 0011]
switch_ln52       (switch           ) [ 0000]
store_ln52        (store            ) [ 0000]
br_ln52           (br               ) [ 0000]
store_ln52        (store            ) [ 0000]
br_ln52           (br               ) [ 0000]
store_ln52        (store            ) [ 0000]
br_ln52           (br               ) [ 0000]
store_ln52        (store            ) [ 0000]
br_ln52           (br               ) [ 0000]
br_ln51           (br               ) [ 0011]
empty_98          (specregionend    ) [ 0000]
br_ln50           (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_0_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem_1_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_1_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_2_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_2_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mem_3_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_3_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1848"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1849"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1850"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="mem_0_0_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_0_0_V_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="mem_1_0_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="7" slack="0"/>
<pin id="59" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mem_2_0_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_2_0_V_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="mem_3_0_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="7" slack="0"/>
<pin id="73" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_3_0_V_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln52_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="1"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln52_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="1"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln52_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="1"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln52_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="1"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="1"/>
<pin id="102" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="7" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="k_0_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_0_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln50_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln50_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln52_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln51_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln51_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln180_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="add_ln50_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="166" class="1005" name="mem_0_0_V_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_0_0_V_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="mem_1_0_V_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_1_0_V_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="mem_2_0_V_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="1"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_2_0_V_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="mem_3_0_V_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="1"/>
<pin id="183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mem_3_0_V_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="add_ln51_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="104" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="104" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="104" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="146"><net_src comp="115" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="115" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="115" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="128" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="169"><net_src comp="48" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="174"><net_src comp="55" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="179"><net_src comp="62" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="184"><net_src comp="69" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="192"><net_src comp="148" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem_0_0_V | {3 }
	Port: mem_1_0_V | {3 }
	Port: mem_2_0_V | {3 }
	Port: mem_3_0_V | {3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln50 : 1
		add_ln50 : 1
		br_ln50 : 2
		zext_ln52 : 1
		mem_0_0_V_addr : 2
		mem_1_0_V_addr : 2
		mem_2_0_V_addr : 2
		mem_3_0_V_addr : 2
	State 3
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		trunc_ln180 : 1
		switch_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln50_fu_128  |    0    |    15   |
|          |   add_ln51_fu_148  |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln50_fu_122  |    0    |    11   |
|          |  icmp_ln51_fu_142  |    0    |    9    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln52_fu_134  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln180_fu_154 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    47   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln50_reg_161   |    7   |
|   add_ln51_reg_189   |    3   |
|     j_0_0_reg_100    |    7   |
|     k_0_0_reg_111    |    3   |
|mem_0_0_V_addr_reg_166|    7   |
|mem_1_0_V_addr_reg_171|    7   |
|mem_2_0_V_addr_reg_176|    7   |
|mem_3_0_V_addr_reg_181|    7   |
+----------------------+--------+
|         Total        |   48   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   47   |
+-----------+--------+--------+
