-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_process_udp_64_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_ip2udpFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    rx_ip2udpFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_ip2udpFifo_empty_n : IN STD_LOGIC;
    rx_ip2udpFifo_read : OUT STD_LOGIC;
    rx_udpMetaFifo_din : OUT STD_LOGIC_VECTOR (48 downto 0);
    rx_udpMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_udpMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_udpMetaFifo_full_n : IN STD_LOGIC;
    rx_udpMetaFifo_write : OUT STD_LOGIC;
    rx_udp2shiftFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    rx_udp2shiftFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_udp2shiftFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rx_udp2shiftFifo_full_n : IN STD_LOGIC;
    rx_udp2shiftFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_process_udp_64_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_12B7 : STD_LOGIC_VECTOR (15 downto 0) := "0001001010110111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_78_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_2_load_reg_354 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_332_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_reg_365 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal pu_header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pu_header_idx : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pu_header_header_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal metaWritten_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rx_ip2udpFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_udp2shiftFifo_blk_n : STD_LOGIC;
    signal rx_udpMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rx_ip2udpFifo_read_reg_336 : STD_LOGIC_VECTOR (127 downto 0);
    signal rx_ip2udpFifo_read_reg_336_pp0_iter1_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln55_fu_171_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln368_fu_175_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal pu_header_ready_load_load_fu_159_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_2_load_load_fu_192_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln53_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 : STD_LOGIC_VECTOR (47 downto 0);
    signal xor_ln73_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln73_fu_208_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal currWord_data_V_fu_147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln73_1_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal currWord_last_V_fu_151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_i_fu_250_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_250_fu_240_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_260_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1019_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_i_fu_293_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_303_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln628_fu_289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_i_fu_279_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_149 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_149)) then
                if (((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= trunc_ln368_fu_175_p1;
                elsif (((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= trunc_ln55_fu_171_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138 <= ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_332 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln53_reg_365 <= and_ln53_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln73_1_fu_216_p2 = ap_const_lv1_1))) then
                metaWritten_2 <= xor_ln73_fu_202_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                metaWritten_2_load_reg_354 <= metaWritten_2;
                rx_ip2udpFifo_read_reg_336 <= rx_ip2udpFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_0))) then
                pu_header_header_V <= currWord_data_V_fu_147_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln73_fu_196_p2 = ap_const_lv1_1))) then
                pu_header_idx <= select_ln73_fu_208_p3;
                pu_header_ready <= xor_ln73_fu_202_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rx_ip2udpFifo_read_reg_336_pp0_iter1_reg <= rx_ip2udpFifo_read_reg_336;
                tmp_i_reg_332 <= tmp_i_nbreadreq_fu_78_p3;
                tmp_i_reg_332_pp0_iter1_reg <= tmp_i_reg_332;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln67_fu_185_p2 <= std_logic_vector(unsigned(pu_header_idx) + unsigned(ap_const_lv16_1));
    and_ln53_fu_274_p2 <= (metaWritten_2_load_reg_354 and icmp_ln1019_fu_268_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_ip2udpFifo_empty_n, tmp_i_nbreadreq_fu_78_p3, ap_done_reg, rx_udpMetaFifo_full_n, ap_predicate_op61_write_state2, rx_udp2shiftFifo_full_n, ap_predicate_op62_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_write_state3 = ap_const_boolean_1) and (rx_udp2shiftFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_udpMetaFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (rx_ip2udpFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_ip2udpFifo_empty_n, tmp_i_nbreadreq_fu_78_p3, ap_done_reg, rx_udpMetaFifo_full_n, ap_predicate_op61_write_state2, rx_udp2shiftFifo_full_n, ap_predicate_op62_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_write_state3 = ap_const_boolean_1) and (rx_udp2shiftFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_udpMetaFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (rx_ip2udpFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, rx_ip2udpFifo_empty_n, tmp_i_nbreadreq_fu_78_p3, ap_done_reg, rx_udpMetaFifo_full_n, ap_predicate_op61_write_state2, rx_udp2shiftFifo_full_n, ap_predicate_op62_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op62_write_state3 = ap_const_boolean_1) and (rx_udp2shiftFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_udpMetaFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (rx_ip2udpFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_ip2udpFifo_empty_n, tmp_i_nbreadreq_fu_78_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (rx_ip2udpFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rx_udpMetaFifo_full_n, ap_predicate_op61_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (rx_udpMetaFifo_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rx_udp2shiftFifo_full_n, ap_predicate_op62_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op62_write_state3 = ap_const_boolean_1) and (rx_udp2shiftFifo_full_n = ap_const_logic_0));
    end process;


    ap_condition_149_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_149 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4_assign_proc : process(tmp_i_nbreadreq_fu_78_p3, metaWritten_2_load_load_fu_192_p1, ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127)
    begin
        if ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1)) then
            if ((metaWritten_2_load_load_fu_192_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 <= ap_const_lv1_1;
            elsif ((metaWritten_2_load_load_fu_192_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 <= ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127;
            end if;
        else 
            ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4 <= ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127;
        end if; 
    end process;


    ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4_assign_proc : process(tmp_i_nbreadreq_fu_78_p3, pu_header_ready_load_load_fu_159_p1, add_ln67_fu_185_p2, ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117)
    begin
        if (((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_0))) then 
            ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4 <= add_ln67_fu_185_p2;
        else 
            ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4 <= ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117;
        end if; 
    end process;


    ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4_assign_proc : process(tmp_i_nbreadreq_fu_78_p3, pu_header_ready_load_load_fu_159_p1, ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106)
    begin
        if ((tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1)) then
            if ((pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 <= ap_const_lv1_1;
            elsif ((pu_header_ready_load_load_fu_159_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 <= ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106;
            end if;
        else 
            ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4 <= ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_metaWritten_6_flag_0_i_reg_127 <= "X";
    ap_phi_reg_pp0_iter0_p_Val2_11_in_i_in_reg_138 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pu_header_idx_new_0_i_reg_117 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pu_header_ready_flag_0_i_reg_106 <= "X";

    ap_predicate_op61_write_state2_assign_proc : process(tmp_i_reg_332, metaWritten_2_load_reg_354)
    begin
                ap_predicate_op61_write_state2 <= ((metaWritten_2_load_reg_354 = ap_const_lv1_0) and (tmp_i_reg_332 = ap_const_lv1_1));
    end process;


    ap_predicate_op62_write_state3_assign_proc : process(tmp_i_reg_332_pp0_iter1_reg, and_ln53_reg_365)
    begin
                ap_predicate_op62_write_state3 <= ((tmp_i_reg_332_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln53_reg_365));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_147_p1 <= rx_ip2udpFifo_dout(64 - 1 downto 0);
    currWord_last_V_fu_151_p3 <= rx_ip2udpFifo_dout(72 downto 72);
    icmp_ln1019_fu_268_p2 <= "1" when (p_Result_s_fu_260_p3 = ap_const_lv16_12B7) else "0";
    metaWritten_2_load_load_fu_192_p1 <= metaWritten_2;
    or_ln73_1_fu_216_p2 <= (currWord_last_V_fu_151_p3 or ap_phi_mux_metaWritten_6_flag_0_i_phi_fu_130_p4);
    or_ln73_fu_196_p2 <= (currWord_last_V_fu_151_p3 or ap_phi_mux_pu_header_ready_flag_0_i_phi_fu_109_p4);
    p_Result_s_fu_260_p3 <= (tmp_120_i_fu_250_p4 & tmp_i_250_fu_240_p4);
    pu_header_ready_load_load_fu_159_p1 <= pu_header_ready;

    rx_ip2udpFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_ip2udpFifo_empty_n, tmp_i_nbreadreq_fu_78_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ip2udpFifo_blk_n <= rx_ip2udpFifo_empty_n;
        else 
            rx_ip2udpFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_ip2udpFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_78_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_78_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_ip2udpFifo_read <= ap_const_logic_1;
        else 
            rx_ip2udpFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_udp2shiftFifo_full_n, ap_predicate_op62_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op62_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            rx_udp2shiftFifo_blk_n <= rx_udp2shiftFifo_full_n;
        else 
            rx_udp2shiftFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_udp2shiftFifo_din <= rx_ip2udpFifo_read_reg_336_pp0_iter1_reg;

    rx_udp2shiftFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op62_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op62_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            rx_udp2shiftFifo_write <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udpMetaFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udpMetaFifo_full_n, ap_predicate_op61_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_udpMetaFifo_blk_n <= rx_udpMetaFifo_full_n;
        else 
            rx_udpMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_udpMetaFifo_din <= ((((((icmp_ln1019_fu_268_p2 & tmp_124_i_fu_293_p4) & tmp_fu_303_p4) & tmp_120_i_fu_250_p4) & tmp_i_250_fu_240_p4) & trunc_ln628_fu_289_p1) & tmp_121_i_fu_279_p4);

    rx_udpMetaFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op61_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op61_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_udpMetaFifo_write <= ap_const_logic_1;
        else 
            rx_udpMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln73_fu_208_p3 <= 
        ap_const_lv16_0 when (currWord_last_V_fu_151_p3(0) = '1') else 
        ap_phi_mux_pu_header_idx_new_0_i_phi_fu_120_p4;
    tmp_120_i_fu_250_p4 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(23 downto 16);
    tmp_121_i_fu_279_p4 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(15 downto 8);
    tmp_124_i_fu_293_p4 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(39 downto 32);
    tmp_fu_303_p4 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(47 downto 40);
    tmp_i_250_fu_240_p4 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(31 downto 24);
    tmp_i_nbreadreq_fu_78_p3 <= (0=>(rx_ip2udpFifo_empty_n), others=>'-');
    trunc_ln368_fu_175_p1 <= rx_ip2udpFifo_dout(48 - 1 downto 0);
    trunc_ln55_fu_171_p1 <= pu_header_header_V(48 - 1 downto 0);
    trunc_ln628_fu_289_p1 <= ap_phi_reg_pp0_iter1_p_Val2_11_in_i_in_reg_138(8 - 1 downto 0);
    xor_ln73_fu_202_p2 <= (currWord_last_V_fu_151_p3 xor ap_const_lv1_1);
end behav;
