Test case 28

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 3977ce0f
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=00001111000000000111011100111001
    Iverilog=00001111110011100111011100111001
    CXXRTL=00001111110011100111011100111001
    CXXSLG=00001111110011100111011100111001
    CXXSLG_SV2V=00001111110011100111011100111001
    Xcelium=00001111110011100111011100111001
