## Hi there ðŸ‘‹

<!--
**jedidiah-m/jedidiah-m** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
- ðŸ”­ Iâ€™m currently studying for a Master's in Embedded Electronics Engineering.
- ðŸŒ± Iâ€™m currently learning to develop digital hardware with VHDL [learning verilog], EDA tools such as Cadence [Virtuoso, Genus, Innovus], EasyEDA, and other schematic design tools.
- âš¡ I'm interested in computer architecture as well as ASIC and SOC design, and I would be excited to collaborate on projects in the space.
