
{ 
    crc :  6285849990213590646  , 
    ccp_crc :  0  , 
    cmdline : " -wto 5d0508c4f05d4dd7b17af2651b87dade --incr --debug all --relax --mt 8 -d UHD_FPGA_DIR=/home/spectrum/chdr_difi/rfnoc-difi/uhddev/fpga/usrp3/top/../.. -d WORKING_DIR=/home/spectrum/chdr_difi/rfnoc-difi/oot_rfnoc_difi/fpga/rfnoc_block_difi -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rfnoc_block_difi_tb_behav xil_defaultlib.rfnoc_block_difi_tb xil_defaultlib.glbl -timescale 1ns/1ns" , 
    buildDate : "Jun 29 2019" , 
    buildTime : "08:14:02" , 
    linkCmd : "/usr/bin/gcc -Wa,-W  -O -fPIC  -m64  -Wl,--no-as-needed  -Wl,--unresolved-symbols=ignore-all  -o \"xsim.dir/rfnoc_block_difi_tb_behav/xsimk\"   \"xsim.dir/rfnoc_block_difi_tb_behav/obj/xsim_0.lnx64.o\" \"xsim.dir/rfnoc_block_difi_tb_behav/obj/xsim_1.lnx64.o\" \"xsim.dir/rfnoc_block_difi_tb_behav/obj/xsim_2.lnx64.o\" \"xsim.dir/rfnoc_block_difi_tb_behav/obj/xsim_3.lnx64.o\" \"xsim.dir/rfnoc_block_difi_tb_behav/obj/xsim_4.lnx64.o\" -L\"/tools/Xilinx/Vivado/2019.1/lib/lnx64.o\" -lrdi_simulator_kernel   -lrdi_simbridge_kernel" , 
    aggregate_nets : 
    [ 
    ] 
} 