<div id="pf30" class="pf w0 h0" data-page-no="30"><div class="pc pc30 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg30.png"/><div class="t m0 x9 he ybe ff1 fs1 fc0 sc0 ls0 ws0">3.2.2<span class="_ _b"> </span>Analog reference options</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">Several analog blocks have selectable reference voltages as shown in the below table.</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">These options allow analog peripherals to share or have separate analog references. Care</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">should be taken when selecting analog references to avoid cross talk noise.</div><div class="t m0 x7a h9 y284 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-2.<span class="_ _1a"> </span>Analog reference options</div><div class="t m0 x45 h10 y285 ff1 fs4 fc0 sc0 ls0 ws0">Module<span class="_ _65"> </span>Reference option<span class="_ _31"> </span>Comment/ Reference selection</div><div class="t m0 x7b h7 y286 ff2 fs4 fc0 sc0 ls0 ws0">16-bit SAR ADC<span class="_ _66"> </span>1 - VREFH</div><div class="t m0 x14 h7 y287 ff2 fs4 fc0 sc0 ls0 ws0">2 - VDDA</div><div class="t m0 x7c h7 y288 ff2 fs4 fc0 sc0 ls0 ws0">3 - Reserved</div><div class="t m0 x7d h7 y286 ff2 fs4 fc0 sc0 ls0 ws0">Selected by ADCx_SC2[REFSEL] bits</div><div class="t m0 x7e h7 y289 ff2 fs4 fc0 sc0 ls0 ws0">12-bit DAC<span class="_ _67"> </span>1 - VREFH</div><div class="t m0 x7f h17 y23f ff2 fs4 fc0 sc0 ls0 ws0">2 - VDDA<span class="fs9 fc1 v4">1</span></div><div class="t m0 x80 h7 y289 ff2 fs4 fc0 sc0 ls0 ws0">Selected by DACx_C0[DACRFS] bit</div><div class="t m0 x81 h7 y28a ff2 fs4 fc0 sc0 ls0 ws0">CMP with 6-bit DAC<span class="_ _20"> </span>Vin1 - VREFH</div><div class="t m0 x13 h17 y28b ff2 fs4 fc0 sc0 ls0 ws0">Vin2 - VDD<span class="fs9 fc1 v4">1</span></div><div class="t m0 x82 h7 y28a ff2 fs4 fc0 sc0 ls0 ws0">Selected by CMPx_DACCR[VRSEL] bit</div><div class="t m0 x9 h7 y28c ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>Use this option for the best ADC operation.</div><div class="t m0 x2 hd y28d ff1 fs7 fc0 sc0 ls0 ws0">Core Modules</div><div class="t m0 x9 he y28e ff1 fs1 fc0 sc0 ls0 ws0">3.3.1<span class="_ _b"> </span>ARM Cortex-M0+ Core Configuration</div><div class="t m0 x9 hf y28f ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. Full</div><div class="t m0 x9 hf y290 ff3 fs5 fc0 sc0 ls0 ws0">documentation for this module is provided by ARM and can be found at <span class="fc1 ws1a6">www.arm.com</span>.</div><div class="t m0 x9 hd y28d ff1 fs7 fc0 sc0 ls0">3.3</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Core Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">48<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="http://www.arm.com"><div class="d m1" style="border-style:none;position:absolute;left:461.904000px;bottom:294.500000px;width:83.202000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30" data-dest-detail='[48,"XYZ",null,449.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:323.127000px;bottom:505.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30" data-dest-detail='[48,"XYZ",null,449.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:323.127000px;bottom:505.641000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf30" data-dest-detail='[48,"XYZ",null,449.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:326.628000px;bottom:473.741000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
