Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 47c594f95b36406ab45ef3675efd38f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3818] variable 'swi' is driven by invalid combination of procedural drivers [C:/Users/ThePhonkey/Documents/GitHub/Team-ELO212/SESION5/SESION5.srcs/sim_1/new/popo.sv:24]
WARNING: [VRFC 10-2921] 'swi' driven by this always_ff block should not be driven by any other process [C:/Users/ThePhonkey/Documents/GitHub/Team-ELO212/SESION5/SESION5.srcs/sim_1/new/popo.sv:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
