# Vertical-Edge-Detection-Algorithm-For-Xilinx-FPGA-Board-in-VHDL
It is a 1x3 Vertical Edge detection filter.Here is a link to more generalized 3x3 filter https://github.com/sarthak-panda/Image-Filter-For-Xilinx-FPGA-Board-in-VHDL
