{"top":"global.matmul_tiny",
"namespaces":{
  "global":{
    "modules":{
      "aff__U119":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d06"]}
          },
          "mul_d0__U121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U121.out","add_all__U127.in0"],
          ["mul_d1__U123.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["mul_d2__U125.out","add_all__U128.in1"],
          ["add_all__U129.in0","add_all__U128.out"],
          ["const_term_U126.out","add_all__U129.in1"],
          ["self.out","add_all__U129.out"],
          ["mul_d0__U121.in0","coeff_0_U120.out"],
          ["mul_d1__U123.in0","coeff_1_U122.out"],
          ["mul_d2__U125.in0","coeff_2_U124.out"],
          ["self.d.0","mul_d0__U121.in1"],
          ["self.d.1","mul_d1__U123.in1"],
          ["self.d.2","mul_d2__U125.in1"]
        ]
      },
      "aff__U146":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_3_U153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U148.out","add_all__U156.in0"],
          ["mul_d1__U150.out","add_all__U156.in1"],
          ["add_all__U157.in0","add_all__U156.out"],
          ["mul_d2__U152.out","add_all__U157.in1"],
          ["add_all__U158.in0","add_all__U157.out"],
          ["mul_d3__U154.out","add_all__U158.in1"],
          ["add_all__U159.in0","add_all__U158.out"],
          ["const_term_U155.out","add_all__U159.in1"],
          ["self.out","add_all__U159.out"],
          ["mul_d0__U148.in0","coeff_0_U147.out"],
          ["mul_d1__U150.in0","coeff_1_U149.out"],
          ["mul_d2__U152.in0","coeff_2_U151.out"],
          ["mul_d3__U154.in0","coeff_3_U153.out"],
          ["self.d.0","mul_d0__U148.in1"],
          ["self.d.1","mul_d1__U150.in1"],
          ["self.d.2","mul_d2__U152.in1"],
          ["self.d.3","mul_d3__U154.in1"]
        ]
      },
      "aff__U161":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_3_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U163.out","add_all__U171.in0"],
          ["mul_d1__U165.out","add_all__U171.in1"],
          ["add_all__U172.in0","add_all__U171.out"],
          ["mul_d2__U167.out","add_all__U172.in1"],
          ["add_all__U173.in0","add_all__U172.out"],
          ["mul_d3__U169.out","add_all__U173.in1"],
          ["add_all__U174.in0","add_all__U173.out"],
          ["const_term_U170.out","add_all__U174.in1"],
          ["self.out","add_all__U174.out"],
          ["mul_d0__U163.in0","coeff_0_U162.out"],
          ["mul_d1__U165.in0","coeff_1_U164.out"],
          ["mul_d2__U167.in0","coeff_2_U166.out"],
          ["mul_d3__U169.in0","coeff_3_U168.out"],
          ["self.d.0","mul_d0__U163.in1"],
          ["self.d.1","mul_d1__U165.in1"],
          ["self.d.2","mul_d2__U167.in1"],
          ["self.d.3","mul_d3__U169.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U178.out","add_all__U184.in0"],
          ["mul_d1__U180.out","add_all__U184.in1"],
          ["add_all__U185.in0","add_all__U184.out"],
          ["mul_d2__U182.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["const_term_U183.out","add_all__U186.in1"],
          ["self.out","add_all__U186.out"],
          ["mul_d0__U178.in0","coeff_0_U177.out"],
          ["mul_d1__U180.in0","coeff_1_U179.out"],
          ["mul_d2__U182.in0","coeff_2_U181.out"],
          ["self.d.0","mul_d0__U178.in1"],
          ["self.d.1","mul_d1__U180.in1"],
          ["self.d.2","mul_d2__U182.in1"]
        ]
      },
      "aff__U192":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0ab8"]}
          },
          "coeff_1_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c4"]}
          },
          "coeff_2_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_3_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U194.out","add_all__U202.in0"],
          ["mul_d1__U196.out","add_all__U202.in1"],
          ["add_all__U203.in0","add_all__U202.out"],
          ["mul_d2__U198.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d3__U200.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["const_term_U201.out","add_all__U205.in1"],
          ["self.out","add_all__U205.out"],
          ["mul_d0__U194.in0","coeff_0_U193.out"],
          ["mul_d1__U196.in0","coeff_1_U195.out"],
          ["mul_d2__U198.in0","coeff_2_U197.out"],
          ["mul_d3__U200.in0","coeff_3_U199.out"],
          ["self.d.0","mul_d0__U194.in1"],
          ["self.d.1","mul_d1__U196.in1"],
          ["self.d.2","mul_d2__U198.in1"],
          ["self.d.3","mul_d3__U200.in1"]
        ]
      },
      "aff__U217":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_3_U224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U219.out","add_all__U227.in0"],
          ["mul_d1__U221.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d2__U223.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["mul_d3__U225.out","add_all__U229.in1"],
          ["add_all__U230.in0","add_all__U229.out"],
          ["const_term_U226.out","add_all__U230.in1"],
          ["self.out","add_all__U230.out"],
          ["mul_d0__U219.in0","coeff_0_U218.out"],
          ["mul_d1__U221.in0","coeff_1_U220.out"],
          ["mul_d2__U223.in0","coeff_2_U222.out"],
          ["mul_d3__U225.in0","coeff_3_U224.out"],
          ["self.d.0","mul_d0__U219.in1"],
          ["self.d.1","mul_d1__U221.in1"],
          ["self.d.2","mul_d2__U223.in1"],
          ["self.d.3","mul_d3__U225.in1"]
        ]
      },
      "aff__U233":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U235.out","add_all__U243.in0"],
          ["mul_d1__U237.out","add_all__U243.in1"],
          ["add_all__U244.in0","add_all__U243.out"],
          ["mul_d2__U239.out","add_all__U244.in1"],
          ["add_all__U245.in0","add_all__U244.out"],
          ["mul_d3__U241.out","add_all__U245.in1"],
          ["add_all__U246.in0","add_all__U245.out"],
          ["const_term_U242.out","add_all__U246.in1"],
          ["self.out","add_all__U246.out"],
          ["mul_d0__U235.in0","coeff_0_U234.out"],
          ["mul_d1__U237.in0","coeff_1_U236.out"],
          ["mul_d2__U239.in0","coeff_2_U238.out"],
          ["mul_d3__U241.in0","coeff_3_U240.out"],
          ["self.d.0","mul_d0__U235.in1"],
          ["self.d.1","mul_d1__U237.in1"],
          ["self.d.2","mul_d2__U239.in1"],
          ["self.d.3","mul_d3__U241.in1"]
        ]
      },
      "aff__U249":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U251.out","add_all__U259.in0"],
          ["mul_d1__U253.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d2__U255.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["mul_d3__U257.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["const_term_U258.out","add_all__U262.in1"],
          ["self.out","add_all__U262.out"],
          ["mul_d0__U251.in0","coeff_0_U250.out"],
          ["mul_d1__U253.in0","coeff_1_U252.out"],
          ["mul_d2__U255.in0","coeff_2_U254.out"],
          ["mul_d3__U257.in0","coeff_3_U256.out"],
          ["self.d.0","mul_d0__U251.in1"],
          ["self.d.1","mul_d1__U253.in1"],
          ["self.d.2","mul_d2__U255.in1"],
          ["self.d.3","mul_d3__U257.in1"]
        ]
      },
      "aff__U35":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c6"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U39":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U37.out","add_all__U43.in0"],
          ["mul_d1__U39.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d2__U41.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["const_term_U42.out","add_all__U45.in1"],
          ["self.out","add_all__U45.out"],
          ["mul_d0__U37.in0","coeff_0_U36.out"],
          ["mul_d1__U39.in0","coeff_1_U38.out"],
          ["mul_d2__U41.in0","coeff_2_U40.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U39.in1"],
          ["self.d.2","mul_d2__U41.in1"]
        ]
      },
      "aff__U61":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U71":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h018a"]}
          },
          "mul_d0__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U63.out","add_all__U69.in0"],
          ["mul_d1__U65.out","add_all__U69.in1"],
          ["add_all__U70.in0","add_all__U69.out"],
          ["mul_d2__U67.out","add_all__U70.in1"],
          ["add_all__U71.in0","add_all__U70.out"],
          ["const_term_U68.out","add_all__U71.in1"],
          ["self.out","add_all__U71.out"],
          ["mul_d0__U63.in0","coeff_0_U62.out"],
          ["mul_d1__U65.in0","coeff_1_U64.out"],
          ["mul_d2__U67.in0","coeff_2_U66.out"],
          ["self.d.0","mul_d0__U63.in1"],
          ["self.d.1","mul_d1__U65.in1"],
          ["self.d.2","mul_d2__U67.in1"]
        ]
      },
      "aff__U87":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c4"]}
          },
          "coeff_2_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_3_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h024e"]}
          },
          "mul_d0__U89":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U91":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U93":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U95":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U99.out","add_all__U100.in0"],
          ["const_term_U96.out","add_all__U100.in1"],
          ["self.out","add_all__U100.out"],
          ["mul_d0__U89.out","add_all__U97.in0"],
          ["mul_d1__U91.out","add_all__U97.in1"],
          ["add_all__U98.in0","add_all__U97.out"],
          ["mul_d2__U93.out","add_all__U98.in1"],
          ["add_all__U99.in0","add_all__U98.out"],
          ["mul_d3__U95.out","add_all__U99.in1"],
          ["mul_d0__U89.in0","coeff_0_U88.out"],
          ["mul_d1__U91.in0","coeff_1_U90.out"],
          ["mul_d2__U93.in0","coeff_2_U92.out"],
          ["mul_d3__U95.in0","coeff_3_U94.out"],
          ["self.d.0","mul_d0__U89.in1"],
          ["self.d.1","mul_d1__U91.in1"],
          ["self.d.2","mul_d2__U93.in1"],
          ["self.d.3","mul_d3__U95.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U17":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U18":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U19":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "coeff_2_U14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U11":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U15":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U11.out","add_all__U17.in0"],
          ["mul_d1__U13.out","add_all__U17.in1"],
          ["add_all__U18.in0","add_all__U17.out"],
          ["mul_d2__U15.out","add_all__U18.in1"],
          ["add_all__U19.in0","add_all__U18.out"],
          ["const_term_U16.out","add_all__U19.in1"],
          ["self.out","add_all__U19.out"],
          ["mul_d0__U11.in0","coeff_0_U10.out"],
          ["mul_d1__U13.in0","coeff_1_U12.out"],
          ["mul_d2__U15.in0","coeff_2_U14.out"],
          ["self.d.0","mul_d0__U11.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U15.in1"]
        ]
      },
      "affine_controller__U118":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U119"
          },
          "and_all__U132":{
            "modref":"corebit.and"
          },
          "and_all__U133":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U134":{
            "modref":"corebit.and"
          },
          "d_0_am__U135":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U136":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U130.out"],
          ["d_1_inc.in1","_U130.out"],
          ["d_2_inc.in1","_U130.out"],
          ["inc_time_value.in0","_U130.out"],
          ["cmp_time.in1","_U131.out"],
          ["inc_time_value.in1","_U131.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U132.in0"],
          ["readyInvert.out","and_all__U132.in1"],
          ["inc_time_value.sel","and_all__U132.out"],
          ["cmp_time.out","and_all__U133.in0"],
          ["self.ready","and_all__U133.in1"],
          ["d_0_reg.en","and_all__U133.out"],
          ["d_1_reg.en","and_all__U133.out"],
          ["d_2_reg.en","and_all__U133.out"],
          ["self.valid","and_all__U133.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U134.in0"],
          ["d_1_at_max.out","d_0_am__U134.in1"],
          ["d_0_am__U135.in0","d_0_am__U134.out"],
          ["d_2_at_max.out","d_0_am__U135.in1"],
          ["d_0_next_value.sel","d_0_am__U135.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U136.in0"],
          ["d_2_at_max.out","d_1_am__U136.in1"],
          ["d_1_next_value.sel","d_1_am__U136.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U191":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U192"
          },
          "and_all__U208":{
            "modref":"corebit.and"
          },
          "and_all__U209":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U210":{
            "modref":"corebit.and"
          },
          "d_0_am__U211":{
            "modref":"corebit.and"
          },
          "d_0_am__U212":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U213":{
            "modref":"corebit.and"
          },
          "d_1_am__U214":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U215":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U206.out"],
          ["d_1_inc.in1","_U206.out"],
          ["d_2_inc.in1","_U206.out"],
          ["d_3_inc.in1","_U206.out"],
          ["inc_time_value.in0","_U206.out"],
          ["cmp_time.in1","_U207.out"],
          ["inc_time_value.in1","_U207.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U208.in0"],
          ["readyInvert.out","and_all__U208.in1"],
          ["inc_time_value.sel","and_all__U208.out"],
          ["cmp_time.out","and_all__U209.in0"],
          ["self.ready","and_all__U209.in1"],
          ["d_0_reg.en","and_all__U209.out"],
          ["d_1_reg.en","and_all__U209.out"],
          ["d_2_reg.en","and_all__U209.out"],
          ["d_3_reg.en","and_all__U209.out"],
          ["self.valid","and_all__U209.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U210.in0"],
          ["d_1_at_max.out","d_0_am__U210.in1"],
          ["d_0_am__U211.in0","d_0_am__U210.out"],
          ["d_2_at_max.out","d_0_am__U211.in1"],
          ["d_0_am__U212.in0","d_0_am__U211.out"],
          ["d_3_at_max.out","d_0_am__U212.in1"],
          ["d_0_next_value.sel","d_0_am__U212.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U213.in0"],
          ["d_2_at_max.out","d_1_am__U213.in1"],
          ["d_1_am__U214.in0","d_1_am__U213.out"],
          ["d_3_at_max.out","d_1_am__U214.in1"],
          ["d_1_next_value.sel","d_1_am__U214.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U215.in0"],
          ["d_3_at_max.out","d_2_am__U215.in1"],
          ["d_2_next_value.sel","d_2_am__U215.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.d.3","d_3_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U35"
          },
          "and_all__U48":{
            "modref":"corebit.and"
          },
          "and_all__U49":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U50":{
            "modref":"corebit.and"
          },
          "d_0_am__U51":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U52":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U46.out"],
          ["d_1_inc.in1","_U46.out"],
          ["d_2_inc.in1","_U46.out"],
          ["inc_time_value.in0","_U46.out"],
          ["cmp_time.in1","_U47.out"],
          ["inc_time_value.in1","_U47.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U48.in0"],
          ["readyInvert.out","and_all__U48.in1"],
          ["inc_time_value.sel","and_all__U48.out"],
          ["cmp_time.out","and_all__U49.in0"],
          ["self.ready","and_all__U49.in1"],
          ["d_0_reg.en","and_all__U49.out"],
          ["d_1_reg.en","and_all__U49.out"],
          ["d_2_reg.en","and_all__U49.out"],
          ["self.valid","and_all__U49.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U50.in0"],
          ["d_1_at_max.out","d_0_am__U50.in1"],
          ["d_0_am__U51.in0","d_0_am__U50.out"],
          ["d_2_at_max.out","d_0_am__U51.in1"],
          ["d_0_next_value.sel","d_0_am__U51.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U52.in0"],
          ["d_2_at_max.out","d_1_am__U52.in1"],
          ["d_1_next_value.sel","d_1_am__U52.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U60":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U61"
          },
          "and_all__U74":{
            "modref":"corebit.and"
          },
          "and_all__U75":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U76":{
            "modref":"corebit.and"
          },
          "d_0_am__U77":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U78":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U72.out"],
          ["d_1_inc.in1","_U72.out"],
          ["d_2_inc.in1","_U72.out"],
          ["inc_time_value.in0","_U72.out"],
          ["cmp_time.in1","_U73.out"],
          ["inc_time_value.in1","_U73.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U74.in0"],
          ["readyInvert.out","and_all__U74.in1"],
          ["inc_time_value.sel","and_all__U74.out"],
          ["cmp_time.out","and_all__U75.in0"],
          ["self.ready","and_all__U75.in1"],
          ["d_0_reg.en","and_all__U75.out"],
          ["d_1_reg.en","and_all__U75.out"],
          ["d_2_reg.en","and_all__U75.out"],
          ["self.valid","and_all__U75.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U76.in0"],
          ["d_1_at_max.out","d_0_am__U76.in1"],
          ["d_0_am__U77.in0","d_0_am__U76.out"],
          ["d_2_at_max.out","d_0_am__U77.in1"],
          ["d_0_next_value.sel","d_0_am__U77.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U78.in0"],
          ["d_2_at_max.out","d_1_am__U78.in1"],
          ["d_1_next_value.sel","d_1_am__U78.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U9"
          },
          "and_all__U22":{
            "modref":"corebit.and"
          },
          "and_all__U23":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U24":{
            "modref":"corebit.and"
          },
          "d_0_am__U25":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U26":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U20.out"],
          ["d_1_inc.in1","_U20.out"],
          ["d_2_inc.in1","_U20.out"],
          ["inc_time_value.in0","_U20.out"],
          ["cmp_time.in1","_U21.out"],
          ["inc_time_value.in1","_U21.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U22.in0"],
          ["readyInvert.out","and_all__U22.in1"],
          ["inc_time_value.sel","and_all__U22.out"],
          ["cmp_time.out","and_all__U23.in0"],
          ["self.ready","and_all__U23.in1"],
          ["d_0_reg.en","and_all__U23.out"],
          ["d_1_reg.en","and_all__U23.out"],
          ["d_2_reg.en","and_all__U23.out"],
          ["self.valid","and_all__U23.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U24.in0"],
          ["d_1_at_max.out","d_0_am__U24.in1"],
          ["d_0_am__U25.in0","d_0_am__U24.out"],
          ["d_2_at_max.out","d_0_am__U25.in1"],
          ["d_0_next_value.sel","d_0_am__U25.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U26.in0"],
          ["d_2_at_max.out","d_1_am__U26.in1"],
          ["d_1_next_value.sel","d_1_am__U26.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U86":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U87"
          },
          "and_all__U103":{
            "modref":"corebit.and"
          },
          "and_all__U104":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U105":{
            "modref":"corebit.and"
          },
          "d_0_am__U106":{
            "modref":"corebit.and"
          },
          "d_0_am__U107":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U108":{
            "modref":"corebit.and"
          },
          "d_1_am__U109":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U110":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U101.out"],
          ["d_1_inc.in1","_U101.out"],
          ["d_2_inc.in1","_U101.out"],
          ["d_3_inc.in1","_U101.out"],
          ["inc_time_value.in0","_U101.out"],
          ["cmp_time.in1","_U102.out"],
          ["inc_time_value.in1","_U102.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U103.in0"],
          ["readyInvert.out","and_all__U103.in1"],
          ["inc_time_value.sel","and_all__U103.out"],
          ["cmp_time.out","and_all__U104.in0"],
          ["self.ready","and_all__U104.in1"],
          ["d_0_reg.en","and_all__U104.out"],
          ["d_1_reg.en","and_all__U104.out"],
          ["d_2_reg.en","and_all__U104.out"],
          ["d_3_reg.en","and_all__U104.out"],
          ["self.valid","and_all__U104.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U105.in0"],
          ["d_1_at_max.out","d_0_am__U105.in1"],
          ["d_0_am__U106.in0","d_0_am__U105.out"],
          ["d_2_at_max.out","d_0_am__U106.in1"],
          ["d_0_am__U107.in0","d_0_am__U106.out"],
          ["d_3_at_max.out","d_0_am__U107.in1"],
          ["d_0_next_value.sel","d_0_am__U107.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U108.in0"],
          ["d_2_at_max.out","d_1_am__U108.in1"],
          ["d_1_am__U109.in0","d_1_am__U108.out"],
          ["d_3_at_max.out","d_1_am__U109.in1"],
          ["d_1_next_value.sel","d_1_am__U109.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U110.in0"],
          ["d_3_at_max.out","d_2_am__U110.in1"],
          ["d_2_next_value.sel","d_2_am__U110.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.d.3","d_3_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U188_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U216":{
            "modref":"global.affine_controller__U191"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U160":{
            "modref":"global.aff__U146"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U231":{
            "modref":"global.aff__U217"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U175":{
            "modref":"global.aff__U161"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U187":{
            "modref":"global.aff__U176"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U144"
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U145"
          },
          "or_all__U189":{
            "modref":"corebit.or"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U187.out","_U188_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U175.out","_U188_mux.in1"],
          ["bank_0.read_idx","_U188_mux.out"],
          ["self.op_hcompute_conv_stencil_1_read_ren","_U188_mux.sel"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_net.in","bank_0.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["or_all__U189.out","bank_0.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.update_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_0.update_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U231.out","bank_0.update_idx"],
          ["ctrl__U216.valid","bank_0.update_idx_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_1_7"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_1_7"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_conv_stencil_1_read.0","conv_stencil_op_hcompute_conv_stencil_1_7_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_1_7_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_1_7_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U231.d","ctrl__U216.d"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","ctrl__U216.ready"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U160.d"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U175.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U187.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_ren","or_all__U189.in0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","or_all__U189.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U1"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U7"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U1":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U144":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U145":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U2":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U3.out"]
        ]
      },
      "flow_ctrl__U232":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U248":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "flow_ctrl__U4":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U5":{
            "modref":"corebit.and"
          },
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "inv_0":{
            "modref":"corebit.not"
          },
          "inv_1":{
            "modref":"corebit.not"
          },
          "inv_2":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_and_1":{
            "modref":"corebit.and"
          },
          "valid_check_and_2":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          },
          "valid_check_or_1":{
            "modref":"corebit.or"
          },
          "valid_check_or_2":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","and_all__U5.in0"],
          ["self.valid_in_1","and_all__U5.in1"],
          ["and_all__U6.in0","and_all__U5.out"],
          ["self.valid_in_2","and_all__U6.in1"],
          ["self.valid_out_0","and_all__U6.out"],
          ["valid_check_and_0.in0","and_all__U6.out"],
          ["valid_check_and_1.in0","and_all__U6.out"],
          ["valid_check_and_2.in0","and_all__U6.out"],
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["self.valid_in_1","inv_1.in"],
          ["valid_check_or_1.in1","inv_1.out"],
          ["self.valid_in_2","inv_2.in"],
          ["valid_check_or_2.in1","inv_2.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_or_1.out","self.ready_in_1"],
          ["valid_check_or_2.out","self.ready_in_2"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["valid_check_and_1.in1","self.ready_out_0"],
          ["valid_check_and_2.in1","self.ready_out_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"],
          ["valid_check_or_1.in0","valid_check_and_1.out"],
          ["valid_check_or_2.in0","valid_check_and_2.out"]
        ]
      },
      "flow_ctrl__U7":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "inv_0":{
            "modref":"corebit.not"
          },
          "valid_check_and_0":{
            "modref":"corebit.and"
          },
          "valid_check_or_0":{
            "modref":"corebit.or"
          }
        },
        "connections":[
          ["self.valid_in_0","inv_0.in"],
          ["valid_check_or_0.in1","inv_0.out"],
          ["valid_check_or_0.out","self.ready_in_0"],
          ["valid_check_and_0.in1","self.ready_out_0"],
          ["self.valid_out_0","self.valid_in_0"],
          ["valid_check_and_0.in0","self.valid_in_0"],
          ["valid_check_or_0.in0","valid_check_and_0.out"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__662.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_666_667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_666_667.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.out","add_conv_stencil_1_666_667.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_666_667.out"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "smax_conv_stencil_2_677_678":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_conv_stencil_2_677_678.in1","const_p0__677.out"],
          ["smax_conv_stencil_2_677_678.in0","self.in0_conv_stencil.0"],
          ["smax_conv_stencil_2_677_678.out","self.out_hw_output_stencil"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U247":{
            "modref":"global.aff__U233"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U232"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.in","bank_0.read_data"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U247.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U247.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.out","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.in","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U247.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U263":{
            "modref":"global.aff__U249"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U248"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.in","bank_0.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U263.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U263.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.out","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.in","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U263.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "matmul_tiny":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U114"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U115"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U86"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U111"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U112"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U113"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U116"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U117"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U82"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U83"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U60"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U79"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U80"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U81"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U84"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U85"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U30"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U31"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U8"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U27"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U28"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U29"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U32"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U33"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U56"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U57"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U34"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U53"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U54"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U55"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U58"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U59"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U140"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U141"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U118"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U137"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U138"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U139"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U142"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U143"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read","conv_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","conv_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read_ready","conv_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read_valid","conv_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","conv_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_ready","conv_stencil.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_valid","conv_stencil.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_in_hw_kernel_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U111":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U113":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U83":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U82":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U79":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U81":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U80":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U85":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U84":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U31":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U30":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U27":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U29":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U33":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U57":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U56":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U53":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U55":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U54":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U59":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U58":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U141":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U140":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U137":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U139":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U138":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U143":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U264":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U264.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U265":{
            "modref":"corebit.and"
          },
          "and_all__U266":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U265.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U265.in1"],
          ["and_all__U266.in0","and_all__U265.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U266.in1"],
          ["self.ready_out","and_all__U266.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_kernel_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_1_7","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_1_7","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0ab8"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2940], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U190.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_1_7","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_1_7","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
