Return-Path: <linux-kernel+bounces-431088-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [IPv6:2604:1380:40f1:3f00::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 291EB9E397A
	for <lists+linux-kernel@lfdr.de>; Wed,  4 Dec 2024 13:06:37 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 13413B39169
	for <lists+linux-kernel@lfdr.de>; Wed,  4 Dec 2024 11:28:22 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 386181B392F;
	Wed,  4 Dec 2024 11:28:11 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VRA1QLCJ"
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C4D43192D70;
	Wed,  4 Dec 2024 11:28:08 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1733311690; cv=none; b=QnnnY7fzAaEzcJq8AoAEfg+eoEHVo5yoe0UxBwQqjK22ckMHADr7Sr3MeGwoCzzW7O1NpuhdBg7ywR/WVjIyJBFvIGFmA4jZBum6SIv4pnG+/MMHmg7qvSVLU7sZ5rWgkPsRNnGx0Poe4Sn1qdL22AbT9xXhEQtGCLB6Os795Tc=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1733311690; c=relaxed/simple;
	bh=Q7aM5qbdrloLoy1Q7xMa9hF0lw5MaNLPllMOv2N2L3I=;
	h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From:
	 In-Reply-To:Content-Type; b=RkeGjQlj/0IOjdQBslH4hxiGUq3+8fUjNZaBu8OPcUc+2SFiMinFCrGjug1aj07RNnFGP9bSCsKyiUYA3dp6Ql6qLxlgjCXzmxHOM5+Qi3sojADWdxrxzN6Og03PG03rnMrkgZJTvWq4CHeEahWGXcpQ5C7ezzwPRnhkj3mJKWE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=VRA1QLCJ; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com
Received: from pps.filterd (m0279867.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4B46sGne006403;
	Wed, 4 Dec 2024 11:27:52 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	Q+FKyJxHoYdcOU47HfAMtzCUGv0aHjwVhylo4l34JnA=; b=VRA1QLCJWpEh/kde
	xnD9ekZBn/XLoBEjMiyM7vG+QCoLUX6bwoZABL0rgIoTkuqAMJvYVxqUvx34fdNx
	CYjy2m7QwQjDGnCM8jjrkSKv9JG8WQWMFldKzDkrdNGKo1Vtw5Bdc9v59GTHHX28
	D4+/VAFjtxfDIKLIzmWJjdaTpKa6s5maiqkiDxyagBdzvqL75ZtRxoXyIID3u9/6
	StWZmCzjlG4ira8m54/zmGW7XZUIHGHhdNA1fKZHk4lCJ05DIGehHrbQ9ns9xdsW
	SyEge7bwJHpFFG4NKQzJOpRfLBsT/rSkIv9GD7tOm60jidUWxp7wr9fqUgjR6xW+
	kfhWjw==
Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 439w3em1ef-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Wed, 04 Dec 2024 11:27:51 +0000 (GMT)
Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250])
	by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4B4BRp4U003836
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Wed, 4 Dec 2024 11:27:51 GMT
Received: from [10.214.66.253] (10.80.80.8) by nasanex01b.na.qualcomm.com
 (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 4 Dec 2024
 03:27:46 -0800
Message-ID: <04da6036-56c4-4b8c-b75b-b5e96a089efc@quicinc.com>
Date: Wed, 4 Dec 2024 16:57:45 +0530
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH RESEND v17 3/5] iommu/arm-smmu: add support for PRR bit
 setup
To: Rob Clark <robdclark@gmail.com>
CC: <will@kernel.org>, <robin.murphy@arm.com>, <joro@8bytes.org>,
        <jgg@ziepe.ca>, <jsnitsel@redhat.com>, <robh@kernel.org>,
        <krzysztof.kozlowski@linaro.org>, <quic_c_gdjako@quicinc.com>,
        <dmitry.baryshkov@linaro.org>, <iommu@lists.linux.dev>,
        <linux-arm-msm@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>,
        Connor Abbott <cwabbott0@gmail.com>,
        "Rob
 Clark" <robdclark@chromium.org>
References: <20241114160721.1527934-1-quic_bibekkum@quicinc.com>
 <20241114160721.1527934-4-quic_bibekkum@quicinc.com>
 <CAF6AEGuwWsAkRyF-h5Aj3KzM7iksb12HsfJ5Ks+-P8hv60MWFg@mail.gmail.com>
 <CAF6AEGvVteuOOMod6yw9_6eOn2PxAx+BR8sVOHAHp7Ts8XigBw@mail.gmail.com>
 <5696afa2-c4ab-42fe-b29a-6ecee622fbb4@quicinc.com>
 <CAF6AEGuMmdnOmATMy8f+YgGxfrYb5mkG_qgy870wZPebKaZjVQ@mail.gmail.com>
Content-Language: en-US
From: Bibek Kumar Patro <quic_bibekkum@quicinc.com>
In-Reply-To: <CAF6AEGuMmdnOmATMy8f+YgGxfrYb5mkG_qgy870wZPebKaZjVQ@mail.gmail.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 8bit
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
 nasanex01b.na.qualcomm.com (10.46.141.250)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085
X-Proofpoint-GUID: Fi6VghVyqKTvxsJVJVAs5QRCVuNOmw2I
X-Proofpoint-ORIG-GUID: Fi6VghVyqKTvxsJVJVAs5QRCVuNOmw2I
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29
 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0
 bulkscore=0 mlxscore=0 adultscore=0 priorityscore=1501 mlxlogscore=999
 spamscore=0 malwarescore=0 suspectscore=0 phishscore=0 lowpriorityscore=0
 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000
 definitions=main-2412040089



On 11/22/2024 10:04 PM, Rob Clark wrote:
> On Fri, Nov 22, 2024 at 8:20 AM Bibek Kumar Patro
> <quic_bibekkum@quicinc.com> wrote:
>>
>>
>>
>> On 11/21/2024 3:40 AM, Rob Clark wrote:
>>> On Wed, Nov 20, 2024 at 9:17 AM Rob Clark <robdclark@gmail.com> wrote:
>>>>
>>>> On Thu, Nov 14, 2024 at 8:10 AM Bibek Kumar Patro
>>>> <quic_bibekkum@quicinc.com> wrote:
>>>>>
>>>>> Add an adreno-smmu-priv interface for drm/msm to call
>>>>> into arm-smmu-qcom and initiate the PRR bit setup or reset
>>>>> sequence as per request.
>>>>>
>>>>> This will be used by GPU to setup the PRR bit and related
>>>>> configuration registers through adreno-smmu private
>>>>> interface instead of directly poking the smmu hardware.
>>>>>
>>>>> Suggested-by: Rob Clark <robdclark@gmail.com>
>>>>> Signed-off-by: Bibek Kumar Patro <quic_bibekkum@quicinc.com>
>>>>> ---
>>>>>    drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 37 ++++++++++++++++++++++
>>>>>    drivers/iommu/arm/arm-smmu/arm-smmu.h      |  2 ++
>>>>>    include/linux/adreno-smmu-priv.h           | 14 ++++++++
>>>>>    3 files changed, 53 insertions(+)
>>>>>
>>>>> diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c
>>>>> index d26f5aea248e..0e4f3fbda961 100644
>>>>> --- a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c
>>>>> +++ b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c
>>>>> @@ -16,6 +16,8 @@
>>>>>
>>>>>    #define QCOM_DUMMY_VAL -1
>>>>>
>>>>> +#define GFX_ACTLR_PRR          (1 << 5)
>>>>> +
>>>>>    static struct qcom_smmu *to_qcom_smmu(struct arm_smmu_device *smmu)
>>>>>    {
>>>>>           return container_of(smmu, struct qcom_smmu, smmu);
>>>>> @@ -99,6 +101,32 @@ static void qcom_adreno_smmu_resume_translation(const void *cookie, bool termina
>>>>>           arm_smmu_cb_write(smmu, cfg->cbndx, ARM_SMMU_CB_RESUME, reg);
>>>>>    }
>>>>>
>>>>> +static void qcom_adreno_smmu_set_prr_bit(const void *cookie, bool set)
>>>>> +{
>>>>> +       struct arm_smmu_domain *smmu_domain = (void *)cookie;
>>>>> +       struct arm_smmu_device *smmu = smmu_domain->smmu;
>>>>> +       struct arm_smmu_cfg *cfg = &smmu_domain->cfg;
>>>>> +       u32 reg = 0;
>>>>> +
>>>>> +       reg =  arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_ACTLR);
>>>>> +       reg &= ~GFX_ACTLR_PRR;
>>>>> +       if (set)
>>>>> +               reg |= FIELD_PREP(GFX_ACTLR_PRR, 1);
>>>>> +       arm_smmu_cb_write(smmu, cfg->cbndx, ARM_SMMU_CB_ACTLR, reg);
>>>>> +}
>>>>> +
>>>>> +static void qcom_adreno_smmu_set_prr_addr(const void *cookie, phys_addr_t page_addr)
>>>>> +{
>>>>> +       struct arm_smmu_domain *smmu_domain = (void *)cookie;
>>>>> +       struct arm_smmu_device *smmu = smmu_domain->smmu;
>>>>> +
>>>>> +       writel_relaxed(lower_32_bits(page_addr),
>>>>> +                               smmu->base + ARM_SMMU_GFX_PRR_CFG_LADDR);
>>>>> +
>>>>> +       writel_relaxed(upper_32_bits(page_addr),
>>>>> +                               smmu->base + ARM_SMMU_GFX_PRR_CFG_UADDR);
>>>>> +}
>>>>> +
>>>>>    #define QCOM_ADRENO_SMMU_GPU_SID 0
>>>>>
>>>>>    static bool qcom_adreno_smmu_is_gpu_device(struct device *dev)
>>>>> @@ -210,6 +238,7 @@ static bool qcom_adreno_can_do_ttbr1(struct arm_smmu_device *smmu)
>>>>>    static int qcom_adreno_smmu_init_context(struct arm_smmu_domain *smmu_domain,
>>>>>                   struct io_pgtable_cfg *pgtbl_cfg, struct device *dev)
>>>>>    {
>>>>> +       const struct device_node *np = smmu_domain->smmu->dev->of_node;
>>>>>           struct adreno_smmu_priv *priv;
>>>>>
>>>>>           smmu_domain->cfg.flush_walk_prefer_tlbiasid = true;
>>>>> @@ -239,6 +268,14 @@ static int qcom_adreno_smmu_init_context(struct arm_smmu_domain *smmu_domain,
>>>>>           priv->get_fault_info = qcom_adreno_smmu_get_fault_info;
>>>>>           priv->set_stall = qcom_adreno_smmu_set_stall;
>>>>>           priv->resume_translation = qcom_adreno_smmu_resume_translation;
>>>>> +       priv->set_prr_bit = NULL;
>>>>> +       priv->set_prr_addr = NULL;
>>>>> +
>>>>> +       if (of_device_is_compatible(np, "qcom,smmu-500") &&
>>>>> +                       of_device_is_compatible(np, "qcom,adreno-smmu")) {
>>>>
>>>> fwiw, it seems like PRR actually works on sc7180, which is _not_
>>>> mmu-500, so I guess the support actually goes back further.
>>>>
>>>> I'm curious if we can just rely on this being supported by any hw that
>>>> has a6xx or newer?
>>>
>>>
>>> Also, unrelated, but we can't assume the smmu is powered when drm
>>> driver calls set_prr_bit/addr, could you add in runpm get/put around
>>> the register access?
>>>
>>
>> I see, thanks for this observation.
>> It's surely a possible case, when they access these registers
>> SMMU state is off.
>> I will add the suggested runpm ops around the register access.
>>
>>> Otherwise Conner and I have vk sparse residency working now
>>>
>>
>> Sorry, could not get this. Did you mean that vk sparse residency
>> is working now using this patch?
> 
> Yes, vk sparse residency is working with this patch (plus addition of
> runpm get/put, plus drm/msm patches plus turnip patches) ;-)
> 

Thanks for testing the sparse residency feature with our patch Rob,
I have an additional query regarding the adreno private interfaces. 
Specifically, I was referring to other interfaces such as 
qcom_adreno_smmu_get_fault_info [1]. It appears that we do not have a 
runpm get/put around the register access in this context.

Could you please clarify whether we need an SMMU vote around register 
access in the case of PRR? IMO, should the users of this callback ensure 
they put a vote before accessing the cb?

[1]: 
https://lore.kernel.org/all/20210610214431.539029-1-robdclark@gmail.com/

Thanks & regards,
Bibek

> BR,
> -R
> 
>> Thanks & regards,
>> Bibek
>>
>>> BR,
>>> -R
>>>
>>>>
>>>>> +               priv->set_prr_bit = qcom_adreno_smmu_set_prr_bit;
>>>>> +               priv->set_prr_addr = qcom_adreno_smmu_set_prr_addr;
>>>>> +       }
>>>>>
>>>>>           return 0;
>>>>>    }
>>>>> diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu.h b/drivers/iommu/arm/arm-smmu/arm-smmu.h
>>>>> index e2aeb511ae90..2dbf3243b5ad 100644
>>>>> --- a/drivers/iommu/arm/arm-smmu/arm-smmu.h
>>>>> +++ b/drivers/iommu/arm/arm-smmu/arm-smmu.h
>>>>> @@ -154,6 +154,8 @@ enum arm_smmu_cbar_type {
>>>>>    #define ARM_SMMU_SCTLR_M               BIT(0)
>>>>>
>>>>>    #define ARM_SMMU_CB_ACTLR              0x4
>>>>> +#define ARM_SMMU_GFX_PRR_CFG_LADDR     0x6008
>>>>> +#define ARM_SMMU_GFX_PRR_CFG_UADDR     0x600C
>>>>>
>>>>>    #define ARM_SMMU_CB_RESUME             0x8
>>>>>    #define ARM_SMMU_RESUME_TERMINATE      BIT(0)
>>>>> diff --git a/include/linux/adreno-smmu-priv.h b/include/linux/adreno-smmu-priv.h
>>>>> index c637e0997f6d..614665153b3e 100644
>>>>> --- a/include/linux/adreno-smmu-priv.h
>>>>> +++ b/include/linux/adreno-smmu-priv.h
>>>>> @@ -50,6 +50,18 @@ struct adreno_smmu_fault_info {
>>>>>     *                 the GPU driver must call resume_translation()
>>>>>     * @resume_translation: Resume translation after a fault
>>>>>     *
>>>>> + * *CAUTION* : PRR callbacks (set_prr_bit/set_prr_addr) are NULL terminated for
>>>>> + *             targets without PRR support. Exercise caution and verify target
>>>>> + *             capabilities before invoking these callbacks to prevent potential
>>>>> + *             runtime errors or unexpected behavior.
>>>>> + *
>>>>> + * @set_prr_bit:   Extendible interface to be used by GPU to modify the
>>>>> + *                ACTLR register bits, currently used to configure
>>>>> + *                Partially-Resident-Region (PRR) bit for feature's
>>>>> + *                setup and reset sequence as requested.
>>>>> + * @set_prr_addr:  Configure the PRR_CFG_*ADDR register with the
>>>>> + *                physical address of PRR page passed from
>>>>> + *                GPU driver.
>>>>>     *
>>>>>     * The GPU driver (drm/msm) and adreno-smmu work together for controlling
>>>>>     * the GPU's SMMU instance.  This is by necessity, as the GPU is directly
>>>>> @@ -67,6 +79,8 @@ struct adreno_smmu_priv {
>>>>>        void (*get_fault_info)(const void *cookie, struct adreno_smmu_fault_info *info);
>>>>>        void (*set_stall)(const void *cookie, bool enabled);
>>>>>        void (*resume_translation)(const void *cookie, bool terminate);
>>>>> +    void (*set_prr_bit)(const void *cookie, bool set);
>>>>> +    void (*set_prr_addr)(const void *cookie, phys_addr_t page_addr);
>>>>>    };
>>>>>
>>>>>    #endif /* __ADRENO_SMMU_PRIV_H */
>>>>> --
>>>>> 2.34.1
>>>>>
>>


