// Seed: 560907708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1'b0 == id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd80,
    parameter id_13 = 32'd56,
    parameter id_8  = 32'd73
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  output logic [7:0] id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  inout supply0 id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  module_0 modCall_1 (
      id_7,
      id_25,
      id_28,
      id_11
  );
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire _id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output reg id_9;
  input wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3[id_8] = 1;
  assign id_26 = -1;
  assign id_30[id_13-1 : 1'd0] = id_7;
  assign id_20 = id_5;
  task id_32;
    input [id_1 : id_1] id_33;
    id_9 = 1;
  endtask
  assign id_29 = id_7;
  assign id_32 = 1;
  wire id_34;
  supply1 id_35, id_36;
  assign id_35 = -1;
endmodule
