###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 06:19:02 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_place
###############################################################
Path 1: MET (3.627 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.173
            Slack:=          3.627
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  F     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   F     ICP             6  0.003   0.330    0.530  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     F     OA21X0          3  0.033   0.171    0.701  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.151   0.150    0.851  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q     F     AO221X0         1  0.059   0.367    1.218  
  minimips_core_instance/U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.125   0.155    1.373  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.053   0.000    1.373  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.785 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.015
            Slack:=          3.785
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.470    0.670  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     R     OA21X0          3  0.036   0.222    0.892  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.219   0.128    1.021  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q     R     OR2X1           1  0.095   0.100    1.120  
  minimips_core_instance/U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.053   0.095    1.215  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.056   0.000    1.215  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.882 ns) Latch Borrowed Time Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.918
            Slack:=          3.882
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                   -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                   -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                               -      PAD->Y   R     ICP             6  0.003   0.470    0.670  
  ram_ack_I                                                 -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                            -      C->Q     R     OA21X0          3  0.036   0.222    0.892  
  minimips_core_instance/n_144                              -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2682/Q                            -      B->Q     R     OR2X1           1  0.219   0.130    1.022  
  minimips_core_instance/U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.054   0.095    1.118  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.056   0.000    1.118  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                    -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.076 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.725
            Slack:=          4.076
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.470    0.670  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2680/Q                           -      A->Q     R     AO31X1          1  0.036   0.157    0.827  
  minimips_core_instance/U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     R     OR2X1           1  0.064   0.097    0.924  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        R     DLLQX1          1  0.056   0.000    0.924  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.104 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.696
            Slack:=          4.104
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.470    0.670  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2926/Q                           -      B->Q     F     ON21X1          1  0.036   0.062    0.732  
  minimips_core_instance/stop_all                          -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7405/Q                     -      A->Q     R     NA2X1           1  0.133   0.066    0.798  
  minimips_core_instance/U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     R     OR2X1           1  0.065   0.098    0.896  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        R     DLLQX1          1  0.056   0.000    0.896  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1        151  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                          -      ram_data[17]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[17]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_228                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2493/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_229                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2327/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_249                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 7: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[25]                                          -      ram_data[25]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[25]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_25/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[25]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2666/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_210                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2503/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_211                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2336/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_242                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 8: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                          -      ram_data[16]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[16]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_226                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2494/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_227                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2326/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_250                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 9: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                          -      ram_data[20]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[20]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_220                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2498/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_221                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2331/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_246                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 10: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                          -      ram_data[22]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[22]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_216                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2500/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_217                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2333/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_244                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 11: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                          -      ram_data[21]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[21]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_218                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2499/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_219                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2332/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_245                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 12: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                          -      ram_data[19]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[19]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_222                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2496/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_223                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2329/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_234                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 13: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                          -      ram_data[18]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[18]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_224                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2495/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_225                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2328/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_248                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 14: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[11]                                          -      ram_data[11]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[11]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_11/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[11]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2953/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_232                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2490/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_233                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2324/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_237                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 15: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[28]                                          -      ram_data[28]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[28]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_28/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[28]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2663/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_204                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2506/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_205                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2339/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_240                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 16: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[23]                                          -      ram_data[23]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_23/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[23]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2668/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_214                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2501/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_215                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2334/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_243                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 17: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[27]                                          -      ram_data[27]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[27]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_27/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[27]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2664/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_180                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2505/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_181                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2338/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_260                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 18: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[26]                                          -      ram_data[26]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[26]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_26/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[26]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2665/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_208                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2504/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_209                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2337/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_241                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 19: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[13]                                          -      ram_data[13]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[13]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_13/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[13]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2954/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_230                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2492/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_231                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2325/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_239                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 20: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[24]                                          -      ram_data[24]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[24]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_24/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[24]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2667/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_212                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2502/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_213                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2335/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_236                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 21: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                          -      ram_data[5]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[5]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_196                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2513/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_197                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2346/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_257                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 22: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[29]                                          -      ram_data[29]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[29]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_29/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[29]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2662/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_202                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2507/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_203                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2341/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_247                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 23: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                          -      ram_data[6]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[6]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_194                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2514/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_195                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2347/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_259                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 24: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[30]                                          -      ram_data[30]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_30/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[30]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2660/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_200                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2509/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_201                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2342/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_238                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 25: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[31]                                          -      ram_data[31]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_31/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[31]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2659/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_198                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2510/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_199                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2343/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_235                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 26: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                          -      ram_data[0]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[0]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_533                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2491/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_534                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2323/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_539                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                          -      ram_data[1]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[1]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_531                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2497/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_532                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2330/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_538                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 28: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                          -      ram_data[2]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[2]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_527                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2508/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_528                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2340/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_537                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 29: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                          -      ram_data[3]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[3]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_525                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2511/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_526                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2344/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_535                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                          -      ram_data[4]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[4]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_523                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2512/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_524                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2345/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_536                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 31: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                          -      ram_data[7]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[7]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_182                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2976/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_183                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2966/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_258                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 32: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[14]                                          -      ram_data[14]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_14/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[14]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2983/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_190                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2972/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_191                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2963/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_255                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 33: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[10]                                          -      ram_data[10]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[10]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_10/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[10]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2977/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_206                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2970/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_207                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2969/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_252                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[12]                                          -      ram_data[12]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[12]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_12/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[12]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2982/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_192                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2971/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_193                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2965/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_256                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 35: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[15]                                          -      ram_data[15]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_15/Y                      -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[15]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2980/Q                        -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_184                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2975/Q                        -      A->Q          F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_185                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2968/Q                        -      A->Q          R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_251                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.116   0.000    1.021  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C  -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 36: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[9]                                          -      ram_data[9]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[9]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_9/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[9]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2979/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_186                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2974/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_187                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2964/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_254                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 37: MET (8.857 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.857
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                          -      ram_data[8]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                      -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[8]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                       -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_188                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2973/Q                       -      A->Q         F     AN22X1          1  0.133   0.093    0.909  
  minimips_core_instance/n_189                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2967/Q                       -      A->Q         R     NO2X1           1  0.307   0.112    1.021  
  minimips_core_instance/n_253                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.116   0.000    1.021  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q    R     AND2X1        191  0.000   0.000   10.000  
  minimips_core_instance/rc_gclk                        -      -       -     (net)         191      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C   -      C       R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 38: MET (8.884 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.135
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.781
            Slack:=          8.884
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[26]                                     -      ram_data[26]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[26]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_26/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[26]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2665/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_208                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2436/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_268                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2268/Q                   -      A->Q          R     NO2X1           1  0.297   0.108    0.981  
  minimips_core_instance/n_292                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX2          1  0.113   0.000    0.981  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[26]/C      -      C       R     DFRQX2         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 39: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                     -      ram_data[19]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[19]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_222                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2428/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_275                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2260/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_296                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 40: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                     -      ram_data[8]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                 -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[8]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                  -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_188                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2418/Q                  -      D->Q         F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_284                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2250/Q                  -      A->Q         R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_311                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[8]/D  -      D            R     DFRQX1          1  0.115   0.000    0.983  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[8]/C       -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 41: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[9]                                     -      ram_data[9]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[9]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_9/Y                 -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[9]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2979/Q                  -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_186                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2419/Q                  -      D->Q         F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_283                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2251/Q                  -      A->Q         R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_310                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[9]/D  -      D            R     DFRQX1          1  0.115   0.000    0.983  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[9]/C       -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 42: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[29]                                     -      ram_data[29]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[29]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_29/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[29]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2662/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_202                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2439/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_265                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2271/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_294                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[29]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 43: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[31]                                     -      ram_data[31]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_31/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[31]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2659/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_198                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2442/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_263                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2274/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_298                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 44: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[28]                                     -      ram_data[28]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[28]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_28/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[28]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2663/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_204                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2438/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_266                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2270/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_297                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[28]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 45: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[24]                                     -      ram_data[24]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[24]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_24/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[24]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2667/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_212                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2434/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_270                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2266/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_302                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[24]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 46: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                     -      ram_data[20]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[20]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_220                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2430/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_274                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2262/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_291                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 47: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                     -      ram_data[17]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[17]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_228                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2426/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_277                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2258/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_304                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 48: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[12]                                     -      ram_data[12]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[12]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_12/Y                 -      PAD->Y        R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[12]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2982/Q                   -      A->Q          R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_192                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2422/Q                   -      D->Q          F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_281                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2254/Q                   -      A->Q          R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_308                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.115   0.000    0.983  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[12]/C      -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 49: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                     -      ram_data[7]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                 -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[7]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                  -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_182                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2417/Q                  -      D->Q         F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_285                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2249/Q                  -      A->Q         R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_312                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.115   0.000    0.983  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/C       -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 50: MET (8.895 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.783
            Slack:=          8.895
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                     -      ram_data[6]  R     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                 -      PAD->Y       R     ICP             1  0.003   0.466    0.666  
  ram_data_IO[6]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                  -      A->Q         R     AND2X1          3  1.142   0.149    0.816  
  minimips_core_instance/n_194                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2446/Q                  -      D->Q         F     AN22X1          1  0.133   0.058    0.873  
  minimips_core_instance/n_261                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2278/Q                  -      A->Q         R     NO2X1           1  0.297   0.110    0.983  
  minimips_core_instance/n_299                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/D  -      D            R     DFRQX1          1  0.115   0.000    0.983  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q    R     AND2X1         33  0.000   0.000   10.000  
  minimips_core_instance/U2_ei_rc_gclk                 -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/C       -      C       R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------

