INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequential_circuit/sequential_circuit.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequential_circuit/sequential_circuit.srcs/sim_1/new/SC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/sequential_circuit/sequential_circuit.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
