// Seed: 1535238448
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  assign id_2 = 1;
  assign id_5 = id_0;
  assign id_2 = 1;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1#(.id_4(1'd0)),
    input  tri1 id_2
);
  wire id_5;
  for (id_6 = 'b0; 1; id_0 = 1) wor id_7;
  always id_0 = id_1 + id_1;
  generate
    wor id_8 = id_6;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1
  );
  assign id_6 = 1'd0;
  assign id_7#(.id_2(1)) = id_8;
  wire id_9, id_10 = id_4;
endmodule
