

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'
================================================================
* Date:           Sat Sep 28 22:24:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    30003|    30003|  0.240 ms|  0.240 ms|  30001|  30001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_B_ROWS_MAT_B_COLS  |    30001|    30001|         3|          1|          1|  30000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg353 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:38]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:36]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln36"   --->   Operation 10 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i60 %sext_ln36_read"   --->   Operation 11 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 1, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten7"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln36 = store i8 0, i8 %i" [src/real_matmul.cpp:36]   --->   Operation 14 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln38 = store i8 0, i8 %j" [src/real_matmul.cpp:38]   --->   Operation 15 'store' 'store_ln38' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i112 0, i112 %shiftreg353"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i15 %indvar_flatten7" [src/real_matmul.cpp:36]   --->   Operation 18 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln36 = icmp_eq  i15 %indvar_flatten7_load, i15 30000" [src/real_matmul.cpp:36]   --->   Operation 20 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln36_1 = add i15 %indvar_flatten7_load, i15 1" [src/real_matmul.cpp:36]   --->   Operation 21 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc35, void %for.inc52.preheader.exitStub" [src/real_matmul.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:38]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%icmp_ln38 = icmp_eq  i8 %j_load, i8 200" [src/real_matmul.cpp:38]   --->   Operation 24 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i8 0, i8 %j_load" [src/real_matmul.cpp:36]   --->   Operation 25 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %select_ln36" [src/real_matmul.cpp:38]   --->   Operation 26 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.57ns)   --->   "%icmp_ln39 = icmp_eq  i3 %trunc_ln38, i3 0" [src/real_matmul.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln38 = add i8 %select_ln36, i8 1" [src/real_matmul.cpp:38]   --->   Operation 28 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln36 = store i15 %add_ln36_1, i15 %indvar_flatten7" [src/real_matmul.cpp:36]   --->   Operation 29 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln38 = store i8 %add_ln38, i8 %j" [src/real_matmul.cpp:38]   --->   Operation 30 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln36_cast" [src/real_matmul.cpp:36]   --->   Operation 31 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (7.04ns)   --->   "%mem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %mem_addr" [src/real_matmul.cpp:39]   --->   Operation 32 'read' 'mem_addr_read' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.05>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shiftreg353_load = load i112 %shiftreg353" [src/real_matmul.cpp:36]   --->   Operation 33 'load' 'shiftreg353_load' <Predicate = (!icmp_ln36 & !icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [src/real_matmul.cpp:36]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln36 = add i8 %i_load, i8 1" [src/real_matmul.cpp:36]   --->   Operation 35 'add' 'add_ln36' <Predicate = (!icmp_ln36 & icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_B_ROWS_MAT_B_COLS_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30000, i64 30000, i64 30000"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i112 0, i112 %shiftreg353_load" [src/real_matmul.cpp:36]   --->   Operation 38 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln36_2 = select i1 %icmp_ln38, i8 %add_ln36, i8 %i_load" [src/real_matmul.cpp:36]   --->   Operation 39 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln36_2, i4 0" [src/real_matmul.cpp:36]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i112 %select_ln36_1" [src/real_matmul.cpp:38]   --->   Operation 41 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i8 %select_ln36" [src/real_matmul.cpp:38]   --->   Operation 42 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:38]   --->   Operation 43 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%MatB_addr = getelementptr i2400 %MatB, i64 0, i64 %zext_ln38_1" [src/real_matmul.cpp:39]   --->   Operation 44 'getelementptr' 'MatB_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc32.split._crit_edge, void" [src/real_matmul.cpp:39]   --->   Operation 45 'br' 'br_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln39 = br void %for.inc32.split._crit_edge" [src/real_matmul.cpp:39]   --->   Operation 46 'br' 'br_ln39' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.38>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = phi i128 %mem_addr_read, void, i128 %zext_ln38, void %for.inc35" [src/real_matmul.cpp:39]   --->   Operation 47 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i128 %empty" [src/real_matmul.cpp:39]   --->   Operation 48 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %empty, i32 16, i32 127" [src/real_matmul.cpp:39]   --->   Operation 49 'partselect' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %tmp_s" [src/real_matmul.cpp:39]   --->   Operation 50 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i16 %trunc_ln39" [src/real_matmul.cpp:39]   --->   Operation 51 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.84ns)   --->   "%shl_ln39 = shl i2400 %zext_ln39_1, i2400 %zext_ln39" [src/real_matmul.cpp:39]   --->   Operation 52 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln39 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i2400 %MatB" [src/real_matmul.cpp:39]   --->   Operation 53 'specbramwithbyteenable' 'specbramwithbyteenable_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln36_2, i1 0" [src/real_matmul.cpp:39]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i9 %tmp" [src/real_matmul.cpp:39]   --->   Operation 55 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.72ns)   --->   "%shl_ln39_1 = shl i300 3, i300 %zext_ln39_2" [src/real_matmul.cpp:39]   --->   Operation 56 'shl' 'shl_ln39_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.20ns)   --->   "%store_ln39 = store void @_ssdm_op_Write.bram.i2400, i8 %MatB_addr, i2400 %shl_ln39, i300 %shl_ln39_1" [src/real_matmul.cpp:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2400> <Depth = 200> <RAM>
ST_3 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln36 = store i8 %select_ln36_2, i8 %i" [src/real_matmul.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln39 = store i112 %trunc_ln39_1, i112 %shiftreg353" [src/real_matmul.cpp:39]   --->   Operation 59 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc32" [src/real_matmul.cpp:38]   --->   Operation 60 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sext_ln36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg353                 (alloca                ) [ 0111]
j                           (alloca                ) [ 0100]
i                           (alloca                ) [ 0111]
indvar_flatten7             (alloca                ) [ 0100]
sext_ln36_read              (read                  ) [ 0000]
sext_ln36_cast              (sext                  ) [ 0110]
specinterface_ln0           (specinterface         ) [ 0000]
store_ln0                   (store                 ) [ 0000]
store_ln36                  (store                 ) [ 0000]
store_ln38                  (store                 ) [ 0000]
store_ln0                   (store                 ) [ 0000]
br_ln0                      (br                    ) [ 0000]
indvar_flatten7_load        (load                  ) [ 0000]
specbitsmap_ln0             (specbitsmap           ) [ 0000]
icmp_ln36                   (icmp                  ) [ 0111]
add_ln36_1                  (add                   ) [ 0000]
br_ln36                     (br                    ) [ 0000]
j_load                      (load                  ) [ 0000]
icmp_ln38                   (icmp                  ) [ 0111]
select_ln36                 (select                ) [ 0111]
trunc_ln38                  (trunc                 ) [ 0000]
icmp_ln39                   (icmp                  ) [ 0111]
add_ln38                    (add                   ) [ 0000]
store_ln36                  (store                 ) [ 0000]
store_ln38                  (store                 ) [ 0000]
mem_addr                    (getelementptr         ) [ 0000]
mem_addr_read               (read                  ) [ 0101]
shiftreg353_load            (load                  ) [ 0000]
i_load                      (load                  ) [ 0000]
add_ln36                    (add                   ) [ 0000]
specloopname_ln0            (specloopname          ) [ 0000]
speclooptripcount_ln0       (speclooptripcount     ) [ 0000]
select_ln36_1               (select                ) [ 0000]
select_ln36_2               (select                ) [ 0000]
tmp_s                       (bitconcatenate        ) [ 0000]
zext_ln38                   (zext                  ) [ 0000]
zext_ln38_1                 (zext                  ) [ 0000]
specpipeline_ln38           (specpipeline          ) [ 0000]
MatB_addr                   (getelementptr         ) [ 0000]
br_ln39                     (br                    ) [ 0000]
br_ln39                     (br                    ) [ 0000]
empty                       (phi                   ) [ 0101]
trunc_ln39                  (trunc                 ) [ 0000]
trunc_ln39_1                (partselect            ) [ 0000]
zext_ln39                   (zext                  ) [ 0000]
zext_ln39_1                 (zext                  ) [ 0000]
shl_ln39                    (shl                   ) [ 0000]
specbramwithbyteenable_ln39 (specbramwithbyteenable) [ 0000]
tmp                         (bitconcatenate        ) [ 0000]
zext_ln39_2                 (zext                  ) [ 0000]
shl_ln39_1                  (shl                   ) [ 0000]
store_ln39                  (store                 ) [ 0000]
store_ln36                  (store                 ) [ 0000]
store_ln39                  (store                 ) [ 0000]
br_ln38                     (br                    ) [ 0000]
ret_ln0                     (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln36">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_B_ROWS_MAT_B_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i2400"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="shiftreg353_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg353/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten7_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln36_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="60" slack="0"/>
<pin id="96" dir="0" index="1" bw="60" slack="0"/>
<pin id="97" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln36_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mem_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="MatB_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2400" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln39_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="2400" slack="0"/>
<pin id="115" dir="0" index="2" bw="300" slack="0"/>
<pin id="116" dir="1" index="3" bw="2400" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="empty_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="112" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln36_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="60" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="15" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln36_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln38_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="112" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten7_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln36_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="15" slack="0"/>
<pin id="155" dir="0" index="1" bw="13" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln36_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln38_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln36_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln38_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln39_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln38_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln36_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln38_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mem_addr_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="0"/>
<pin id="210" dir="0" index="1" bw="60" slack="1"/>
<pin id="211" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shiftreg353_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="112" slack="2"/>
<pin id="216" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg353_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln36_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln36_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="112" slack="0"/>
<pin id="230" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln36_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="2"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln38_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="112" slack="0"/>
<pin id="250" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln38_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln39_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="128" slack="0"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln39_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="112" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln39_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln39_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="2400" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln39_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="2400" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln39_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="2400" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln39_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln39_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln36_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="2"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln39_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="112" slack="0"/>
<pin id="312" dir="0" index="1" bw="112" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="shiftreg353_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="112" slack="0"/>
<pin id="317" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg353 "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten7_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="sext_ln36_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln36_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln38_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="2"/>
<pin id="354" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="358" class="1005" name="select_ln36_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2"/>
<pin id="360" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln39_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="367" class="1005" name="mem_addr_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="1"/>
<pin id="369" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="62" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="129"><net_src comp="94" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="165" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="174" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="159" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="208" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="214" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="220" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="217" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="226" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="260"><net_src comp="120" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="120" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="240" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="257" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="233" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="309"><net_src comp="233" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="261" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="78" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="325"><net_src comp="82" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="332"><net_src comp="86" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="339"><net_src comp="90" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="346"><net_src comp="126" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="351"><net_src comp="153" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="168" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="361"><net_src comp="174" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="366"><net_src comp="186" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="100" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatB | {3 }
 - Input state : 
	Port: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS : mem | {2 }
	Port: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS : sext_ln36 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln36 : 1
		store_ln38 : 1
		store_ln0 : 1
		indvar_flatten7_load : 1
		icmp_ln36 : 2
		add_ln36_1 : 2
		br_ln36 : 3
		j_load : 1
		icmp_ln38 : 2
		select_ln36 : 3
		trunc_ln38 : 4
		icmp_ln39 : 5
		add_ln38 : 4
		store_ln36 : 3
		store_ln38 : 5
	State 2
		mem_addr_read : 1
	State 3
		add_ln36 : 1
		select_ln36_1 : 1
		select_ln36_2 : 2
		tmp_s : 3
		zext_ln38 : 2
		MatB_addr : 1
		empty : 3
		trunc_ln39 : 4
		trunc_ln39_1 : 4
		zext_ln39 : 4
		zext_ln39_1 : 5
		shl_ln39 : 6
		tmp : 3
		zext_ln39_2 : 4
		shl_ln39_1 : 5
		store_ln39 : 7
		store_ln36 : 3
		store_ln39 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     select_ln36_fu_174    |    0    |    8    |
|  select  |    select_ln36_1_fu_226   |    0    |   108   |
|          |    select_ln36_2_fu_233   |    0    |    8    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln39_fu_279      |    0    |    35   |
|          |     shl_ln39_1_fu_298     |    0    |    18   |
|----------|---------------------------|---------|---------|
|          |     add_ln36_1_fu_159     |    0    |    22   |
|    add   |      add_ln38_fu_192      |    0    |    15   |
|          |      add_ln36_fu_220      |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln36_fu_153     |    0    |    22   |
|   icmp   |      icmp_ln38_fu_168     |    0    |    15   |
|          |      icmp_ln39_fu_186     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln36_read_read_fu_94 |    0    |    0    |
|          | mem_addr_read_read_fu_100 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln36_cast_fu_126   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln38_fu_182     |    0    |    0    |
|          |     trunc_ln39_fu_257     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_240       |    0    |    0    |
|          |         tmp_fu_286        |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln38_fu_248     |    0    |    0    |
|          |     zext_ln38_1_fu_253    |    0    |    0    |
|   zext   |      zext_ln39_fu_271     |    0    |    0    |
|          |     zext_ln39_1_fu_275    |    0    |    0    |
|          |     zext_ln39_2_fu_294    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln39_1_fu_261    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   276   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_117     |   128  |
|       i_reg_329       |    8   |
|   icmp_ln36_reg_348   |    1   |
|   icmp_ln38_reg_352   |    1   |
|   icmp_ln39_reg_363   |    1   |
|indvar_flatten7_reg_336|   15   |
|       j_reg_322       |    8   |
| mem_addr_read_reg_367 |   128  |
|  select_ln36_reg_358  |    8   |
| sext_ln36_cast_reg_343|   64   |
|  shiftreg353_reg_315  |   112  |
+-----------------------+--------+
|         Total         |   474  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   276  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   474  |    -   |
+-----------+--------+--------+
|   Total   |   474  |   276  |
+-----------+--------+--------+
