// Seed: 4293044983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign #id_17 id_5 = 1;
  assign id_9[-1] = id_11;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    output supply0 id_9,
    output wand id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    input wand id_19,
    input uwire id_20,
    output supply0 id_21
);
  wire id_23, id_24, id_25;
  wire id_26;
  integer id_27;
  module_0 modCall_1 (
      id_26,
      id_23,
      id_26,
      id_23,
      id_24,
      id_23,
      id_25,
      id_27,
      id_27,
      id_23,
      id_23,
      id_26,
      id_23,
      id_25,
      id_26,
      id_25
  );
  assign id_2  = id_6;
  assign id_25 = id_27[1 :-1'b0];
  genvar id_28;
endmodule
