// Seed: 1675855199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1) begin : LABEL_0
    $unsigned(18);
    ;
  end
endmodule
module module_1 #(
    parameter id_9 = 32'd36
) (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input tri0 _id_9,
    input uwire id_10,
    input tri0 id_11,
    output logic id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri0 id_15,
    output tri id_16,
    output tri1 id_17
);
  wire ["" : id_9] id_19;
  logic [1 : 1] id_20;
  initial begin : LABEL_0
    id_12 <= id_5;
    id_20 <= -1;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
