{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650139996585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650139996585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:13:16 2022 " "Processing started: Sat Apr 16 17:13:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650139996585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650139996585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650139996585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650139996810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650139996810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behav " "Found design unit 1: main-behav" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001368 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001369 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001370 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-behav " "Found design unit 1: freqDivider-behav" {  } { { "freqDivider.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001370 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/freqDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchrs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchrs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchRS-behav " "Found design unit 1: latchRS-behav" {  } { { "latchRS.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/latchRS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001371 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchRS " "Found entity 1: latchRS" {  } { { "latchRS.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/latchRS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650140001371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650140001389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tclk3 main.vhd(49) " "Verilog HDL or VHDL warning at main.vhd(49): object \"tclk3\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650140001390 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchRS latchRS:lat " "Elaborating entity \"latchRS\" for hierarchy \"latchRS:lat\"" {  } { { "main.vhd" "lat" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650140001395 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latchRS.vhd(14) " "VHDL Process Statement warning at latchRS.vhd(14): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "latchRS.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/latchRS.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650140001395 "|main|latchRS:lat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latchRS.vhd(14) " "Inferred latch for \"Q\" at latchRS.vhd(14)" {  } { { "latchRS.vhd" "" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/latchRS.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001395 "|main|latchRS:lat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDivider freqDivider:freqDiv " "Elaborating entity \"freqDivider\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "main.vhd" "freqDiv" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650140001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ctr0 " "Elaborating entity \"counter\" for hierarchy \"counter:ctr0\"" {  } { { "main.vhd" "ctr0" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650140001396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decod0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decod0\"" {  } { { "main.vhd" "decod0" { Text "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/main.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650140001397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650140001699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650140001854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650140001854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650140001872 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650140001872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650140001872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650140001872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650140001880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:13:21 2022 " "Processing ended: Sat Apr 16 17:13:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650140001880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650140001880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650140001880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650140001880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650140002844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650140002844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:13:22 2022 " "Processing started: Sat Apr 16 17:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650140002844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650140002844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650140002844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650140002896 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1650140002897 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1650140002897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650140002963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650140002963 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650140002967 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1650140002992 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1650140002992 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650140003242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650140003256 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650140003309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650140003460 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1650140007709 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50~inputCLKENA0 33 global CLKCTRL_G10 " "Clock_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1650140007868 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1650140007868 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140007868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650140007870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650140007870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650140007871 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650140007871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650140007871 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650140007871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650140007871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650140007871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650140007871 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140007888 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650140011013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650140011013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650140011013 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650140011015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650140011015 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650140011015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650140011019 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1650140011094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140021457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650140028405 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650140032671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140032671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650140033546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650140036535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650140036535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650140037546 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650140037546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140037549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650140038215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650140038240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650140038485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650140038486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650140039036 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650140040865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/Documents/GitHub/vhdlStopwatch/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/pedro/Documents/GitHub/vhdlStopwatch/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650140041077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7443 " "Peak virtual memory: 7443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650140041460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:14:01 2022 " "Processing ended: Sat Apr 16 17:14:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650140041460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650140041460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:42 " "Total CPU time (on all processors): 00:02:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650140041460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650140041460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650140042357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650140042357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:14:02 2022 " "Processing started: Sat Apr 16 17:14:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650140042357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650140042357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650140042357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650140042765 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650140046582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650140046862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:14:06 2022 " "Processing ended: Sat Apr 16 17:14:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650140046862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650140046862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650140046862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650140046862 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650140047493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650140047817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650140047817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:14:07 2022 " "Processing started: Sat Apr 16 17:14:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650140047817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650140047817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c main " "Command: quartus_sta stopwatch -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650140047818 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650140047873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650140048184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650140048184 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650140048210 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650140048210 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650140048527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650140048541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140048541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_50 Clock_50 " "create_clock -period 1.000 -name Clock_50 Clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650140048541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:ctr2\|temp\[0\] counter:ctr2\|temp\[0\] " "create_clock -period 1.000 -name counter:ctr2\|temp\[0\] counter:ctr2\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650140048541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:ctr1\|temp\[0\] counter:ctr1\|temp\[0\] " "create_clock -period 1.000 -name counter:ctr1\|temp\[0\] counter:ctr1\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650140048541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:ctr0\|temp\[0\] counter:ctr0\|temp\[0\] " "create_clock -period 1.000 -name counter:ctr0\|temp\[0\] counter:ctr0\|temp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650140048541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDivider:freqDiv\|tmp freqDivider:freqDiv\|tmp " "create_clock -period 1.000 -name freqDivider:freqDiv\|tmp freqDivider:freqDiv\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650140048541 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650140048541 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650140048542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650140048543 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650140048544 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650140048548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650140048558 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650140048558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.661 " "Worst-case setup slack is -5.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661            -167.049 Clock_50  " "   -5.661            -167.049 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.339              -9.367 freqDivider:freqDiv\|tmp  " "   -3.339              -9.367 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.312              -9.791 counter:ctr1\|temp\[0\]  " "   -3.312              -9.791 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223              -9.729 counter:ctr0\|temp\[0\]  " "   -3.223              -9.729 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953              -7.261 counter:ctr2\|temp\[0\]  " "   -1.953              -7.261 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140048559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.512 " "Worst-case hold slack is 0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 Clock_50  " "    0.512               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 counter:ctr1\|temp\[0\]  " "    0.937               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 freqDivider:freqDiv\|tmp  " "    1.033               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158               0.000 counter:ctr2\|temp\[0\]  " "    1.158               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 counter:ctr0\|temp\[0\]  " "    1.217               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140048562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140048563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140048565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -58.696 Clock_50  " "   -0.724             -58.696 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.540 counter:ctr0\|temp\[0\]  " "   -0.724              -4.540 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.492 counter:ctr2\|temp\[0\]  " "   -0.724              -4.492 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.454 counter:ctr1\|temp\[0\]  " "   -0.724              -4.454 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.434 freqDivider:freqDiv\|tmp  " "   -0.724              -4.434 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140048566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140048566 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650140048572 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650140048592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650140049490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650140049546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650140049549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650140049549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.674 " "Worst-case setup slack is -5.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.674            -169.212 Clock_50  " "   -5.674            -169.212 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336              -9.398 freqDivider:freqDiv\|tmp  " "   -3.336              -9.398 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.256              -9.737 counter:ctr1\|temp\[0\]  " "   -3.256              -9.737 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.247              -9.794 counter:ctr0\|temp\[0\]  " "   -3.247              -9.794 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012              -7.355 counter:ctr2\|temp\[0\]  " "   -2.012              -7.355 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140049551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 Clock_50  " "    0.112               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 counter:ctr1\|temp\[0\]  " "    0.887               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 freqDivider:freqDiv\|tmp  " "    0.972               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 counter:ctr2\|temp\[0\]  " "    1.118               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 counter:ctr0\|temp\[0\]  " "    1.155               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140049553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140049555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140049556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -58.901 Clock_50  " "   -0.724             -58.901 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.532 counter:ctr2\|temp\[0\]  " "   -0.724              -4.532 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.528 counter:ctr0\|temp\[0\]  " "   -0.724              -4.528 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.464 counter:ctr1\|temp\[0\]  " "   -0.724              -4.464 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.414 freqDivider:freqDiv\|tmp  " "   -0.724              -4.414 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140049557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140049557 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650140049562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650140049731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650140050185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650140050215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650140050216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650140050216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.264 " "Worst-case setup slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264             -42.792 Clock_50  " "   -2.264             -42.792 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604              -3.516 freqDivider:freqDiv\|tmp  " "   -1.604              -3.516 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380              -3.502 counter:ctr0\|temp\[0\]  " "   -1.380              -3.502 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -3.321 counter:ctr1\|temp\[0\]  " "   -1.269              -3.321 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -1.719 counter:ctr2\|temp\[0\]  " "   -0.470              -1.719 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Clock_50  " "    0.204               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 counter:ctr1\|temp\[0\]  " "    0.344               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 freqDivider:freqDiv\|tmp  " "    0.388               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 counter:ctr2\|temp\[0\]  " "    0.417               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 counter:ctr0\|temp\[0\]  " "    0.450               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140050221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140050222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -4.516 Clock_50  " "   -0.087              -4.516 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 freqDivider:freqDiv\|tmp  " "    0.110               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 counter:ctr0\|temp\[0\]  " "    0.114               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 counter:ctr1\|temp\[0\]  " "    0.138               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 counter:ctr2\|temp\[0\]  " "    0.160               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050224 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650140050229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650140050333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650140050335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650140050335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.926 " "Worst-case setup slack is -1.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -34.496 Clock_50  " "   -1.926             -34.496 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424              -3.012 freqDivider:freqDiv\|tmp  " "   -1.424              -3.012 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261              -3.168 counter:ctr0\|temp\[0\]  " "   -1.261              -3.168 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -2.952 counter:ctr1\|temp\[0\]  " "   -1.164              -2.952 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -1.434 counter:ctr2\|temp\[0\]  " "   -0.392              -1.434 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 Clock_50  " "    0.135               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 counter:ctr1\|temp\[0\]  " "    0.300               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 freqDivider:freqDiv\|tmp  " "    0.341               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 counter:ctr2\|temp\[0\]  " "    0.368               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 counter:ctr0\|temp\[0\]  " "    0.386               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140050341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650140050342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -4.455 Clock_50  " "   -0.085              -4.455 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 counter:ctr0\|temp\[0\]  " "    0.110               0.000 counter:ctr0\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 freqDivider:freqDiv\|tmp  " "    0.120               0.000 freqDivider:freqDiv\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 counter:ctr1\|temp\[0\]  " "    0.155               0.000 counter:ctr1\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 counter:ctr2\|temp\[0\]  " "    0.158               0.000 counter:ctr2\|temp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650140050343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650140050343 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650140051304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650140051304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5283 " "Peak virtual memory: 5283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650140051338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:14:11 2022 " "Processing ended: Sat Apr 16 17:14:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650140051338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650140051338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650140051338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650140051338 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650140052019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650140065756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650140065756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 17:14:25 2022 " "Processing started: Sat Apr 16 17:14:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650140065756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650140065756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp stopwatch -c main --netlist_type=sgate " "Command: quartus_npp stopwatch -c main --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650140065756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650140065850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650140065860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 17:14:25 2022 " "Processing ended: Sat Apr 16 17:14:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650140065860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650140065860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650140065860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650140065860 ""}
