
# ğŸ” Schmitt Trigger using GPDK 90nm

This repository contains the complete design flow of a **Schmitt Trigger** circuit implemented using the **GPDK 90nm** technology node in **Cadence Virtuoso**. It includes schematic design, layout, simulation results, verification checks, and energy estimation.

---

## ğŸ“š Table of Contents

- [ğŸ§° Schematic](#-schematic)
- [ğŸ“ Symbol](#-symbol)
- [ğŸ§ª Testbench](#-testbench)
- [ğŸ“Š Transient Response](#-transient-response)
- [âš¡ Spectral Power Analysis](#-spectral-power-analysis)
- [ğŸ”‹ Energy Estimation](#-energy-estimation)
- [ğŸ—ï¸ Layout](#-layout)
- [âœ… DRC Check](#-drc-check)
- [ğŸ” LVS Check](#-lvs-check)
- [ğŸ§© Layout vs Schematic Match](#-layout-vs-schematic-match)
- [ğŸ§  RCX Extraction](#-rcx-extraction)
- [ğŸ“¡ AV Extracted View](#-av-extracted-view)
- [ğŸ› ï¸ Tools Used](#-tools-used)
- [ğŸ‘¨â€ğŸ’» Author](#-author)

---

## ğŸ§° Schematic

This is the core schematic of the Schmitt Trigger designed in Virtuoso.

![Schematic](Schematic_schmitt_trigger.png)

---

## ğŸ“ Symbol

The symbol generated for reuse and easier testbench integration.

![Symbol](Schmitt_trigger_symbol.png)

---

## ğŸ§ª Testbench

Testbench to verify transient response and hysteresis behavior.

![Testbench](Schmitt_trigger_tb.png)

---

## ğŸ“Š Transient Response

Output waveform showing hysteresis behavior of the Schmitt Trigger.

![Transient Waveform](Schmitt_trigger_transient_waveform.png)

---

## âš¡ Spectral Power Analysis

Power waveform captured over time using calculator and waveform tool.

![Spectral Power](Schmitt_trigger_Spectral_power_waveform.png)

---

## ğŸ”‹ Energy Estimation

Estimation of energy consumed during one switching cycle.

![Energy Estimation](Energy_Estimation_schmitt_trigger.png)

---

## ğŸ—ï¸ Layout

Custom layout designed for the Schmitt Trigger circuit.

![Layout](Schmitt_trigger_Layout.png)

---

## âœ… DRC Check

Design Rule Check (DRC) passed successfully with no violations.

![No DRC](Schmitt_Trigger_No_DRC.png)

---

## ğŸ” LVS Check

Layout Versus Schematic (LVS) successfully completed.

![LVS](Schmitt_trigger_LVS_Run.png)

---

## ğŸ§© Layout vs Schematic Match

Physical layout matches schematic connectivity perfectly.

![Layout Match](Schmitt_trigger_Layout_vs_Schematic_match.png)

---

## ğŸ§  RCX Extraction

RC parasitic extraction performed for post-layout simulation.

![RCX](Schmitt_trigger_RCX_Run.png)

---

## ğŸ“¡ AV Extracted View

View of the extracted netlist including parasitics for accurate post-layout simulation.

![AV Extracted](Schmitt_trigger_AV_Extracted_view.png)

---

## ğŸ› ï¸ Tools Used

- **Cadence Virtuoso** â€“ Schematic & Layout Design  
- **Spectre Simulator** â€“ Transient, power, and energy simulations  
- **Assura** â€“ DRC and LVS verification  
- **RCX** â€“ RC Extraction  
- **Virtuoso Waveform Viewer** â€“ Signal and power plotting  
- **GPDK 90nm** â€“ Process Design Kit  

---

## ğŸ‘¨â€ğŸ’» Author

**Ram Tripathi**  


