# VerilogNetlist_to_DEF
This project uses Verilog netlist code and LEF file in order to generate a DEF file. This project is done for the Digital Design II course at the American University in Cairo.
