# VivadoModules
- This is a repository for different Vivado modules and their testbenches
- Modules include: adders, dividers, SIPO and PISO registers, finite state machines, memory and stacks
- The purpose is of the repository is to provide examples of my adequate Verilog code
