[{"name":"李宗演","email":"tylee@ntut.edu.tw","latestUpdate":"2014-12-22 14:48:29","objective":"(1)簡介\n(2)FPGA系統\n(3)FPGA結構\n(4)組合邏輯設計\n(5)順序機設計\n(6)FPGA雛形系統設計\n(7)FPGA雛形系統驗證\n(8)大型系統設計","schedule":"第一週--Chapter 1. Introduction\n第二週--Chapter 2. Digital Logic Design Using Hardware Description Languages;\nLab 1 - Digital Circuits Design By Xilinx ISE\n第三週--Chapter 2. Digital Logic Design Using Hardware Dscription Languages;\nLab 2 - Module-Based Digital Circuit Design and Verification\n第四週--Chapter 3. Introduction to Verilog and Test Benches\n第五週--Chapter 4. High-Level Verilog Coding for Synthesis\nLab 3 - Tutorial using HDL Based Design\n第六週--Chapter 4. High-Level Verilog Coding for Synthesis\n第七週--Chapter 5. State Machine Design\n第八週--Chapter 5. State Machine Design\nLab 4 - Design a 4-bit up-down Counter\n第九週--期中考\n第十週--Chapter 6. FPGA and Other Programmable Logic Devices\n第十一週--Chapter 6. FPGA and Other Programmable Logic Devices\nLab 5 - Design and Implementation\n第十二週--Chapter 7. Design of a USB Protocol Analyzer\n第十三週--Chapter 7. Design of a USB Protocol Analyzer\n第十四週--Chapter 8. Design of Fast Arithmetic Units\n第十五週--Chapter 8. Design of Fast Arithmetic Units\n第十六週--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(一)\n第十七週--Chapter 9. Design of a Pipelined RISC Microprocessor (Option): Term Project(二)\n第十八週--期末考","scorePolicy":"1.平時成績(含平常考、實驗、作業、出席) 40%\n2.期中考30%\n3.期末考30%","materials":"Text Book:\nAdvanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGAs\n\nReference book or papers\n1. Rapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\n2. Wayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\nhppt://www.xilinx.com/support/support.htm","foreignLanguageTextbooks":false}]
