<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p209" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_209{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_209{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_209{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_209{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_209{left:139px;bottom:998px;letter-spacing:-0.15px;}
#t6_209{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_209{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t8_209{left:527px;bottom:998px;letter-spacing:-0.11px;}
#t9_209{left:527px;bottom:981px;letter-spacing:-0.1px;}
#ta_209{left:527px;bottom:959px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tb_209{left:527px;bottom:938px;letter-spacing:-0.11px;}
#tc_209{left:82px;bottom:914px;letter-spacing:-0.16px;}
#td_209{left:139px;bottom:914px;letter-spacing:-0.16px;}
#te_209{left:190px;bottom:914px;letter-spacing:-0.14px;}
#tf_209{left:434px;bottom:914px;letter-spacing:-0.14px;}
#tg_209{left:527px;bottom:914px;letter-spacing:-0.11px;}
#th_209{left:527px;bottom:897px;letter-spacing:-0.1px;}
#ti_209{left:527px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_209{left:527px;bottom:854px;letter-spacing:-0.12px;}
#tk_209{left:82px;bottom:830px;letter-spacing:-0.16px;}
#tl_209{left:139px;bottom:830px;letter-spacing:-0.16px;}
#tm_209{left:190px;bottom:830px;letter-spacing:-0.14px;}
#tn_209{left:434px;bottom:830px;letter-spacing:-0.14px;}
#to_209{left:527px;bottom:830px;letter-spacing:-0.11px;}
#tp_209{left:527px;bottom:813px;letter-spacing:-0.1px;}
#tq_209{left:527px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tr_209{left:527px;bottom:770px;letter-spacing:-0.12px;}
#ts_209{left:82px;bottom:745px;letter-spacing:-0.16px;}
#tt_209{left:139px;bottom:745px;letter-spacing:-0.16px;}
#tu_209{left:190px;bottom:745px;letter-spacing:-0.14px;}
#tv_209{left:434px;bottom:745px;letter-spacing:-0.14px;}
#tw_209{left:527px;bottom:745px;letter-spacing:-0.11px;}
#tx_209{left:527px;bottom:729px;letter-spacing:-0.1px;}
#ty_209{left:527px;bottom:707px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tz_209{left:527px;bottom:686px;letter-spacing:-0.12px;}
#t10_209{left:82px;bottom:661px;letter-spacing:-0.16px;}
#t11_209{left:139px;bottom:661px;letter-spacing:-0.16px;}
#t12_209{left:190px;bottom:661px;letter-spacing:-0.14px;}
#t13_209{left:434px;bottom:661px;letter-spacing:-0.14px;}
#t14_209{left:527px;bottom:661px;letter-spacing:-0.11px;}
#t15_209{left:527px;bottom:645px;letter-spacing:-0.1px;}
#t16_209{left:527px;bottom:623px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t17_209{left:527px;bottom:602px;letter-spacing:-0.12px;}
#t18_209{left:82px;bottom:577px;letter-spacing:-0.14px;}
#t19_209{left:139px;bottom:577px;letter-spacing:-0.16px;}
#t1a_209{left:190px;bottom:577px;letter-spacing:-0.15px;}
#t1b_209{left:434px;bottom:577px;letter-spacing:-0.14px;}
#t1c_209{left:527px;bottom:577px;letter-spacing:-0.11px;}
#t1d_209{left:527px;bottom:561px;letter-spacing:-0.12px;}
#t1e_209{left:527px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_209{left:527px;bottom:518px;letter-spacing:-0.12px;}
#t1g_209{left:82px;bottom:493px;letter-spacing:-0.14px;}
#t1h_209{left:139px;bottom:493px;letter-spacing:-0.15px;}
#t1i_209{left:190px;bottom:493px;letter-spacing:-0.15px;}
#t1j_209{left:434px;bottom:493px;letter-spacing:-0.13px;}
#t1k_209{left:527px;bottom:493px;letter-spacing:-0.12px;}
#t1l_209{left:527px;bottom:477px;letter-spacing:-0.12px;}
#t1m_209{left:527px;bottom:455px;letter-spacing:-0.12px;}
#t1n_209{left:83px;bottom:431px;letter-spacing:-0.15px;}
#t1o_209{left:139px;bottom:431px;letter-spacing:-0.15px;}
#t1p_209{left:190px;bottom:431px;letter-spacing:-0.15px;}
#t1q_209{left:434px;bottom:431px;letter-spacing:-0.13px;}
#t1r_209{left:527px;bottom:431px;letter-spacing:-0.11px;}
#t1s_209{left:527px;bottom:409px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1t_209{left:82px;bottom:385px;letter-spacing:-0.16px;}
#t1u_209{left:139px;bottom:385px;letter-spacing:-0.16px;}
#t1v_209{left:190px;bottom:385px;letter-spacing:-0.14px;}
#t1w_209{left:434px;bottom:385px;letter-spacing:-0.14px;}
#t1x_209{left:527px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_209{left:527px;bottom:368px;letter-spacing:-0.12px;}
#t1z_209{left:527px;bottom:347px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t20_209{left:83px;bottom:322px;letter-spacing:-0.17px;}
#t21_209{left:139px;bottom:322px;letter-spacing:-0.17px;}
#t22_209{left:190px;bottom:322px;letter-spacing:-0.15px;}
#t23_209{left:434px;bottom:322px;letter-spacing:-0.13px;}
#t24_209{left:527px;bottom:322px;letter-spacing:-0.12px;}
#t25_209{left:527px;bottom:305px;letter-spacing:-0.12px;}
#t26_209{left:527px;bottom:284px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t27_209{left:83px;bottom:260px;letter-spacing:-0.16px;}
#t28_209{left:139px;bottom:260px;letter-spacing:-0.16px;}
#t29_209{left:190px;bottom:260px;letter-spacing:-0.13px;}
#t2a_209{left:434px;bottom:260px;letter-spacing:-0.14px;}
#t2b_209{left:527px;bottom:260px;letter-spacing:-0.11px;}
#t2c_209{left:527px;bottom:243px;letter-spacing:-0.12px;}
#t2d_209{left:527px;bottom:221px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2e_209{left:82px;bottom:197px;letter-spacing:-0.17px;}
#t2f_209{left:139px;bottom:197px;letter-spacing:-0.17px;}
#t2g_209{left:190px;bottom:197px;letter-spacing:-0.15px;}
#t2h_209{left:434px;bottom:197px;letter-spacing:-0.14px;}
#t2i_209{left:527px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.98px;}
#t2j_209{left:527px;bottom:180px;letter-spacing:-0.12px;}
#t2k_209{left:527px;bottom:159px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2l_209{left:83px;bottom:134px;letter-spacing:-0.16px;}
#t2m_209{left:139px;bottom:134px;letter-spacing:-0.16px;}
#t2n_209{left:190px;bottom:134px;letter-spacing:-0.14px;}
#t2o_209{left:434px;bottom:134px;letter-spacing:-0.14px;}
#t2p_209{left:527px;bottom:134px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2q_209{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2r_209{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2s_209{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2t_209{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2u_209{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_209{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t2w_209{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2x_209{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2y_209{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_209{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_209{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_209{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_209{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_209{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts209" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg209Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg209" style="-webkit-user-select: none;"><object width="935" height="1210" data="209/209.svg" type="image/svg+xml" id="pdf209" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_209" class="t s1_209">Vol. 4 </span><span id="t2_209" class="t s1_209">2-193 </span>
<span id="t3_209" class="t s2_209">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_209" class="t s3_209">485H </span><span id="t5_209" class="t s3_209">1157 </span><span id="t6_209" class="t s3_209">IA32_VMX_MISC </span><span id="t7_209" class="t s3_209">Thread </span><span id="t8_209" class="t s3_209">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t9_209" class="t s3_209">(R/O) </span>
<span id="ta_209" class="t s3_209">See Table 2-2. </span>
<span id="tb_209" class="t s3_209">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="tc_209" class="t s3_209">486H </span><span id="td_209" class="t s3_209">1158 </span><span id="te_209" class="t s3_209">IA32_VMX_CR0_FIXED0 </span><span id="tf_209" class="t s3_209">Thread </span><span id="tg_209" class="t s3_209">Capability Reporting Register of CR0 Bits Fixed to 0 </span>
<span id="th_209" class="t s3_209">(R/O) </span>
<span id="ti_209" class="t s3_209">See Table 2-2. </span>
<span id="tj_209" class="t s3_209">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tk_209" class="t s3_209">487H </span><span id="tl_209" class="t s3_209">1159 </span><span id="tm_209" class="t s3_209">IA32_VMX_CR0_FIXED1 </span><span id="tn_209" class="t s3_209">Thread </span><span id="to_209" class="t s3_209">Capability Reporting Register of CR0 Bits Fixed to 1 </span>
<span id="tp_209" class="t s3_209">(R/O) </span>
<span id="tq_209" class="t s3_209">See Table 2-2. </span>
<span id="tr_209" class="t s3_209">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="ts_209" class="t s3_209">488H </span><span id="tt_209" class="t s3_209">1160 </span><span id="tu_209" class="t s3_209">IA32_VMX_CR4_FIXED0 </span><span id="tv_209" class="t s3_209">Thread </span><span id="tw_209" class="t s3_209">Capability Reporting Register of CR4 Bits Fixed to 0 </span>
<span id="tx_209" class="t s3_209">(R/O) </span>
<span id="ty_209" class="t s3_209">See Table 2-2. </span>
<span id="tz_209" class="t s3_209">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t10_209" class="t s3_209">489H </span><span id="t11_209" class="t s3_209">1161 </span><span id="t12_209" class="t s3_209">IA32_VMX_CR4_FIXED1 </span><span id="t13_209" class="t s3_209">Thread </span><span id="t14_209" class="t s3_209">Capability Reporting Register of CR4 Bits Fixed to 1 </span>
<span id="t15_209" class="t s3_209">(R/O) </span>
<span id="t16_209" class="t s3_209">See Table 2-2. </span>
<span id="t17_209" class="t s3_209">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t18_209" class="t s3_209">48AH </span><span id="t19_209" class="t s3_209">1162 </span><span id="t1a_209" class="t s3_209">IA32_VMX_VMCS_ENUM </span><span id="t1b_209" class="t s3_209">Thread </span><span id="t1c_209" class="t s3_209">Capability Reporting Register of VMCS Field </span>
<span id="t1d_209" class="t s3_209">Enumeration (R/O) </span>
<span id="t1e_209" class="t s3_209">See Table 2-2. </span>
<span id="t1f_209" class="t s3_209">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t1g_209" class="t s3_209">48BH </span><span id="t1h_209" class="t s3_209">1163 </span><span id="t1i_209" class="t s3_209">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1j_209" class="t s3_209">Thread </span><span id="t1k_209" class="t s3_209">Capability Reporting Register of Secondary Processor- </span>
<span id="t1l_209" class="t s3_209">Based VM-Execution Controls (R/O) </span>
<span id="t1m_209" class="t s3_209">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1n_209" class="t s3_209">48CH </span><span id="t1o_209" class="t s3_209">1164 </span><span id="t1p_209" class="t s3_209">IA32_VMX_EPT_VPID_ENUM </span><span id="t1q_209" class="t s3_209">Thread </span><span id="t1r_209" class="t s3_209">Capability Reporting Register of EPT and VPID (R/O) </span>
<span id="t1s_209" class="t s3_209">See Table 2-2 </span>
<span id="t1t_209" class="t s3_209">48DH </span><span id="t1u_209" class="t s3_209">1165 </span><span id="t1v_209" class="t s3_209">IA32_VMX_TRUE_PINBASED_CTLS </span><span id="t1w_209" class="t s3_209">Thread </span><span id="t1x_209" class="t s3_209">Capability Reporting Register of Pin-Based </span>
<span id="t1y_209" class="t s3_209">VM-Execution Flex Controls (R/O) </span>
<span id="t1z_209" class="t s3_209">See Table 2-2 </span>
<span id="t20_209" class="t s3_209">48EH </span><span id="t21_209" class="t s3_209">1166 </span><span id="t22_209" class="t s3_209">IA32_VMX_TRUE_PROCBASED_CTLS </span><span id="t23_209" class="t s3_209">Thread </span><span id="t24_209" class="t s3_209">Capability Reporting Register of Primary Processor- </span>
<span id="t25_209" class="t s3_209">Based VM-Execution Flex Controls (R/O) </span>
<span id="t26_209" class="t s3_209">See Table 2-2 </span>
<span id="t27_209" class="t s3_209">48FH </span><span id="t28_209" class="t s3_209">1167 </span><span id="t29_209" class="t s3_209">IA32_VMX_TRUE_EXIT_CTLS </span><span id="t2a_209" class="t s3_209">Thread </span><span id="t2b_209" class="t s3_209">Capability Reporting Register of VM-Exit Flex Controls </span>
<span id="t2c_209" class="t s3_209">(R/O) </span>
<span id="t2d_209" class="t s3_209">See Table 2-2 </span>
<span id="t2e_209" class="t s3_209">490H </span><span id="t2f_209" class="t s3_209">1168 </span><span id="t2g_209" class="t s3_209">IA32_VMX_TRUE_ENTRY_CTLS </span><span id="t2h_209" class="t s3_209">Thread </span><span id="t2i_209" class="t s3_209">Capability Reporting Register of VM-Entry Flex Controls </span>
<span id="t2j_209" class="t s3_209">(R/O) </span>
<span id="t2k_209" class="t s3_209">See Table 2-2 </span>
<span id="t2l_209" class="t s3_209">4C1H </span><span id="t2m_209" class="t s3_209">1217 </span><span id="t2n_209" class="t s3_209">IA32_A_PMC0 </span><span id="t2o_209" class="t s3_209">Thread </span><span id="t2p_209" class="t s3_209">See Table 2-2. </span>
<span id="t2q_209" class="t s4_209">Table 2-20. </span><span id="t2r_209" class="t s4_209">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2s_209" class="t s5_209">Register </span>
<span id="t2t_209" class="t s5_209">Address </span><span id="t2u_209" class="t s5_209">Register Name / Bit Fields </span><span id="t2v_209" class="t s5_209">Scope </span><span id="t2w_209" class="t s5_209">Bit Description </span>
<span id="t2x_209" class="t s5_209">Hex </span><span id="t2y_209" class="t s5_209">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
