

================================================================
== Vitis HLS Report for 'fft_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 21:44:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        25|          9|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    129|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     982|   2064|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    289|    -|
|Register         |        -|    -|     565|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    1547|   2482|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U3  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U4  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  16|  982| 2064|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_223_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln107_fu_212_p2                 |         +|   0|  0|  13|          10|          10|
    |ap_enable_state11_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state12_pp0_iter1_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state18_pp0_iter1_stage8  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state19_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state20_pp0_iter2_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state26_pp0_iter2_stage7  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_202_p2                |      icmp|   0|  0|  25|          54|           1|
    |ap_block_pp0                        |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 129|         138|          86|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |X_I_address0                      |  20|          4|   10|         40|
    |X_I_address1                      |  14|          3|   10|         30|
    |X_R_address0                      |  20|          4|   10|         40|
    |X_R_address1                      |  14|          3|   10|         30|
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |grp_fu_134_opcode                 |  14|          3|    2|          6|
    |grp_fu_134_p0                     |  20|          4|   32|        128|
    |grp_fu_134_p1                     |  14|          3|   32|         96|
    |grp_fu_138_opcode                 |  14|          3|    2|          6|
    |grp_fu_138_p0                     |  20|          4|   32|        128|
    |grp_fu_138_p1                     |  14|          3|   32|         96|
    |i_fu_50                           |   9|          2|   64|        128|
    |reg_158                           |   9|          2|   32|         64|
    |reg_163                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 289|         60|  306|        876|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |X_I_addr_2_reg_376                |  10|   0|   10|          0|
    |X_I_addr_2_reg_376_pp0_iter2_reg  |  10|   0|   10|          0|
    |X_I_addr_reg_332                  |  10|   0|   10|          0|
    |X_I_addr_reg_332_pp0_iter1_reg    |  10|   0|   10|          0|
    |X_I_load_reg_397                  |  32|   0|   32|          0|
    |X_R_addr_2_reg_370                |  10|   0|   10|          0|
    |X_R_addr_2_reg_370_pp0_iter2_reg  |  10|   0|   10|          0|
    |X_R_addr_reg_326                  |  10|   0|   10|          0|
    |X_R_addr_reg_326_pp0_iter1_reg    |  10|   0|   10|          0|
    |X_R_load_reg_392                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_50                           |  64|   0|   64|          0|
    |icmp_ln104_reg_317                |   1|   0|    1|          0|
    |icmp_ln104_reg_317_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul1_reg_355                      |  32|   0|   32|          0|
    |mul2_reg_360                      |  32|   0|   32|          0|
    |mul3_reg_365                      |  32|   0|   32|          0|
    |mul_reg_350                       |  32|   0|   32|          0|
    |reg_158                           |  32|   0|   32|          0|
    |reg_163                           |  32|   0|   32|          0|
    |reg_168                           |  32|   0|   32|          0|
    |reg_172                           |  32|   0|   32|          0|
    |temp_I_reg_387                    |  32|   0|   32|          0|
    |temp_R_reg_382                    |  32|   0|   32|          0|
    |trunc_ln106_reg_321               |  10|   0|   10|          0|
    |zext_ln98_cast_reg_312            |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 565|   0|  618|         53|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_DFTpts|  return value|
|zext_ln98_1   |   in|   10|     ap_none|          zext_ln98_1|        scalar|
|trunc_ln      |   in|   10|     ap_none|             trunc_ln|        scalar|
|X_R_address0  |  out|   10|   ap_memory|                  X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|                  X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|                  X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|                  X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|                  X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|                  X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|                  X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|                  X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|                  X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|                  X_R|         array|
|c2            |   in|   32|     ap_none|                   c2|        scalar|
|X_I_address0  |  out|   10|   ap_memory|                  X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|                  X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|                  X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|                  X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|                  X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|                  X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|                  X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|                  X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|                  X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|                  X_I|         array|
|s2            |   in|   32|     ap_none|                   s2|        scalar|
|zext_ln98     |   in|   11|     ap_none|            zext_ln98|        scalar|
+--------------+-----+-----+------------+---------------------+--------------+

