// Seed: 3374298753
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3 = id_2;
  wire id_4, id_5;
  assign id_5 = id_2;
  tri0 id_6, id_7 = 1, id_8, id_9, id_10, id_11;
  assign id_7 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4
);
  assign id_1 = 1 < id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
  assign id_1 = 1;
endmodule
