verilog xil_defaultlib  \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/src/baud_16tick_gen.v" \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/src/baud_tick_gen.v" \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/src/uart_rx.v" \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/src/uart_tx.v" \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/src/UART_IP.v" \
"../../../../Cardia.gen/sources_1/ip/UART_IP_0/sim/UART_IP_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
