#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 28 13:11:30 2025
# Process ID: 1028895
# Current directory: /home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.runs/synth_1
# Command line: vivado -log lab111_w_rst.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab111_w_rst.tcl
# Log file: /home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.runs/synth_1/lab111_w_rst.vds
# Journal file: /home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.runs/synth_1/vivado.jou
# Running On: aq-21me000tge, OS: Linux, CPU Frequency: 4579.714 MHz, CPU Physical cores: 16, Host memory: 62822 MB
#-----------------------------------------------------------
source lab111_w_rst.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.srcs/utils_1/imports/synth_1/lab111.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.srcs/utils_1/imports/synth_1/lab111.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab111_w_rst -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1028915
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/aq/installations/xilinx_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2412.070 ; gain = 377.770 ; free physical = 20668 ; free virtual = 37644
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3386.430; parent = 2412.074; children = 974.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab111_w_rst' [/home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/sources/lab111_w_rst.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'lab111_w_rst' (0#1) [/home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/sources/lab111_w_rst.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2479.039 ; gain = 444.738 ; free physical = 20634 ; free virtual = 37609
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3453.398; parent = 2479.043; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2496.852 ; gain = 462.551 ; free physical = 20634 ; free virtual = 37610
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3471.211; parent = 2496.855; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2504.855 ; gain = 470.555 ; free physical = 20631 ; free virtual = 37607
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3479.215; parent = 2504.859; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2510.793 ; gain = 476.492 ; free physical = 20630 ; free virtual = 37606
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3485.152; parent = 2510.797; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2510.793 ; gain = 476.492 ; free physical = 20630 ; free virtual = 37606
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3485.152; parent = 2510.797; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2510.793 ; gain = 476.492 ; free physical = 20630 ; free virtual = 37606
Synthesis current peak Physical Memory [PSS] (MB): peak = 1764.223; parent = 1582.061; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3485.152; parent = 2510.797; children = 974.355
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20528 ; free virtual = 37507
Synthesis current peak Physical Memory [PSS] (MB): peak = 1970.783; parent = 1788.652; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20528 ; free virtual = 37507
Synthesis current peak Physical Memory [PSS] (MB): peak = 1974.076; parent = 1791.945; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20528 ; free virtual = 37507
Synthesis current peak Physical Memory [PSS] (MB): peak = 1974.725; parent = 1792.594; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20502 ; free virtual = 37481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1974.896; parent = 1792.766; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20502 ; free virtual = 37481
Synthesis current peak Physical Memory [PSS] (MB): peak = 1974.896; parent = 1792.766; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20514 ; free virtual = 37493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1974.975; parent = 1792.844; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20514 ; free virtual = 37493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1975.037; parent = 1792.906; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20514 ; free virtual = 37493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1975.053; parent = 1792.922; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20514 ; free virtual = 37493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1975.084; parent = 1792.953; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab111_w_rst | sdelay_reg[0][15] | 8      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |    20|
|5     |LUT3   |    16|
|6     |LUT4   |    16|
|7     |SRL16E |    16|
|8     |FDRE   |    58|
|9     |IBUF   |    18|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   167|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20514 ; free virtual = 37493
Synthesis current peak Physical Memory [PSS] (MB): peak = 1975.100; parent = 1792.969; children = 182.162
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3605.527; parent = 2631.172; children = 974.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.168 ; gain = 596.867 ; free physical = 20517 ; free virtual = 37496
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.176 ; gain = 596.867 ; free physical = 20517 ; free virtual = 37496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.066 ; gain = 0.000 ; free physical = 20599 ; free virtual = 37579
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.746 ; gain = 0.000 ; free physical = 20505 ; free virtual = 37484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9866aea3
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.746 ; gain = 744.383 ; free physical = 20514 ; free virtual = 37493
INFO: [Common 17-1381] The checkpoint '/home/aq/git/courses/digital-design-toolbox/lab11/lab11_1/check_251228_101707/testing_project.runs/synth_1/lab111_w_rst.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab111_w_rst_utilization_synth.rpt -pb lab111_w_rst_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 13:11:45 2025...
