

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_40_11'
================================================================
* Date:           Thu Mar 30 10:45:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_112_p2         |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_106_p2        |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |bitStream_blk_n          |   9|          2|    1|          2|
    |i_fu_50                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_50                  |  3|   0|    3|          0|
    |tempBst_3_1_fu_58        |  8|   0|    8|          0|
    |tempBst_3_fu_54          |  8|   0|    8|          0|
    |trunc_ln41_reg_167       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_40_11|  return value|
|bitStream_dout            |   in|    8|     ap_fifo|                            bitStream|       pointer|
|bitStream_empty_n         |   in|    1|     ap_fifo|                            bitStream|       pointer|
|bitStream_read            |  out|    1|     ap_fifo|                            bitStream|       pointer|
|tempBst_0                 |  out|    8|      ap_vld|                            tempBst_0|       pointer|
|tempBst_0_ap_vld          |  out|    1|      ap_vld|                            tempBst_0|       pointer|
|tempBst_1                 |  out|    8|      ap_vld|                            tempBst_1|       pointer|
|tempBst_1_ap_vld          |  out|    1|      ap_vld|                            tempBst_1|       pointer|
|tempBst_3_025_out         |  out|    8|      ap_vld|                    tempBst_3_025_out|       pointer|
|tempBst_3_025_out_ap_vld  |  out|    1|      ap_vld|                    tempBst_3_025_out|       pointer|
|tempBst_2_024_out         |  out|    8|      ap_vld|                    tempBst_2_024_out|       pointer|
|tempBst_2_024_out_ap_vld  |  out|    1|      ap_vld|                    tempBst_2_024_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

