// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_drop_optional_header_fields_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer3b_dout,
        rxEng_dataBuffer3b_empty_n,
        rxEng_dataBuffer3b_read,
        rxEng_optionalFieldsMetaFifo_dout,
        rxEng_optionalFieldsMetaFifo_empty_n,
        rxEng_optionalFieldsMetaFifo_read,
        rxEng_optionalFieldsFifo_din,
        rxEng_optionalFieldsFifo_full_n,
        rxEng_optionalFieldsFifo_write,
        rxEng_dataBuffer3_din,
        rxEng_dataBuffer3_full_n,
        rxEng_dataBuffer3_write,
        rxEng_dataOffsetFifo_din,
        rxEng_dataOffsetFifo_full_n,
        rxEng_dataOffsetFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer3b_dout;
input   rxEng_dataBuffer3b_empty_n;
output   rxEng_dataBuffer3b_read;
input  [15:0] rxEng_optionalFieldsMetaFifo_dout;
input   rxEng_optionalFieldsMetaFifo_empty_n;
output   rxEng_optionalFieldsMetaFifo_read;
output  [319:0] rxEng_optionalFieldsFifo_din;
input   rxEng_optionalFieldsFifo_full_n;
output   rxEng_optionalFieldsFifo_write;
output  [576:0] rxEng_dataBuffer3_din;
input   rxEng_dataBuffer3_full_n;
output   rxEng_dataBuffer3_write;
output  [3:0] rxEng_dataOffsetFifo_din;
input   rxEng_dataOffsetFifo_full_n;
output   rxEng_dataOffsetFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer3b_read;
reg rxEng_optionalFieldsMetaFifo_read;
reg[319:0] rxEng_optionalFieldsFifo_din;
reg rxEng_optionalFieldsFifo_write;
reg[576:0] rxEng_dataBuffer3_din;
reg rxEng_dataBuffer3_write;
reg rxEng_dataOffsetFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_156_p3;
reg    ap_predicate_op13_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_170_p3;
reg    ap_predicate_op106_read_state1;
reg    ap_predicate_op109_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [1:0] state_V_1_load_reg_1412;
reg   [1:0] state_V_1_load_reg_1412_pp0_iter1_reg;
reg   [0:0] tmp_i_342_reg_1432;
reg   [0:0] tmp_i_342_reg_1432_pp0_iter1_reg;
reg   [0:0] or_ln582_reg_1594;
reg    ap_predicate_op250_write_state3;
reg   [0:0] icmp_ln1064_79_reg_1457;
reg   [0:0] icmp_ln1064_79_reg_1457_pp0_iter1_reg;
reg    ap_predicate_op253_write_state3;
reg    ap_predicate_op255_write_state3;
reg   [0:0] tmp_i_reg_1554;
reg   [0:0] tmp_i_reg_1554_pp0_iter1_reg;
reg   [0:0] tmp_62_i_reg_1558;
reg   [0:0] tmp_62_i_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_1577;
reg   [0:0] icmp_ln1064_reg_1577_pp0_iter1_reg;
reg   [0:0] tmp_syn_V_reg_1567;
reg   [0:0] tmp_syn_V_reg_1567_pp0_iter1_reg;
reg    ap_predicate_op259_write_state3;
reg    ap_predicate_op260_write_state3;
reg    ap_predicate_op261_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] state_V_1;
reg   [3:0] dataOffset_V;
reg   [319:0] optionalHeader_header_V;
reg   [0:0] optionalHeader_ready;
reg   [15:0] optionalHeader_idx;
reg   [0:0] parseHeader;
reg   [511:0] prevWord_data_V_3;
reg   [63:0] prevWord_keep_V_6;
reg   [0:0] headerWritten;
reg    rxEng_optionalFieldsMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_dataBuffer3b_blk_n;
reg    rxEng_dataBuffer3_blk_n;
reg    rxEng_dataOffsetFifo_blk_n;
reg    rxEng_optionalFieldsFifo_blk_n;
reg   [576:0] reg_314;
reg    ap_block_pp0_stage0_11001;
reg   [576:0] reg_314_pp0_iter1_reg;
wire   [0:0] optionalHeader_ready_load_load_fu_327_p1;
reg   [0:0] optionalHeader_ready_load_reg_1416;
reg   [511:0] p_Val2_s_reg_1420;
reg   [63:0] p_Val2_67_reg_1426;
wire   [511:0] tmp_data_V_5_fu_343_p1;
reg   [511:0] tmp_data_V_5_reg_1436;
reg   [63:0] tmp_keep_V_6_reg_1441;
wire   [0:0] icmp_ln414_fu_361_p2;
reg   [0:0] icmp_ln414_reg_1449;
wire   [0:0] icmp_ln1064_79_fu_379_p2;
wire   [8:0] shl_ln6_fu_385_p3;
reg   [8:0] shl_ln6_reg_1461;
wire   [9:0] sub_ln599_fu_397_p2;
reg   [9:0] sub_ln599_reg_1468;
wire   [5:0] bvh_d_index_fu_403_p3;
reg   [5:0] bvh_d_index_reg_1473;
wire   [6:0] zext_ln600_fu_411_p1;
reg   [6:0] zext_ln600_reg_1480;
wire   [6:0] sub_ln600_fu_415_p2;
reg   [6:0] sub_ln600_reg_1485;
wire   [9:0] sub_ln674_fu_421_p2;
reg   [9:0] sub_ln674_reg_1491;
wire   [0:0] icmp_ln414_3_fu_439_p2;
reg   [0:0] icmp_ln414_3_reg_1496;
wire   [9:0] sub_ln414_fu_445_p2;
reg   [9:0] sub_ln414_reg_1502;
wire   [511:0] and_ln414_28_fu_493_p2;
reg   [511:0] and_ln414_28_reg_1507;
wire   [0:0] icmp_ln414_4_fu_511_p2;
reg   [0:0] icmp_ln414_4_reg_1513;
wire   [63:0] and_ln414_31_fu_559_p2;
reg   [63:0] and_ln414_31_reg_1519;
wire   [0:0] sendWord_last_V_5_fu_581_p2;
reg   [0:0] sendWord_last_V_5_reg_1525;
reg   [0:0] sendWord_last_V_5_reg_1525_pp0_iter1_reg;
wire   [8:0] shl_ln_fu_650_p3;
reg   [8:0] shl_ln_reg_1530;
wire   [5:0] shl_ln4_fu_668_p3;
reg   [5:0] shl_ln4_reg_1537;
wire   [511:0] xor_ln391_fu_752_p2;
reg   [511:0] xor_ln391_reg_1544;
wire   [63:0] xor_ln391_1_fu_824_p2;
reg   [63:0] xor_ln391_1_reg_1549;
wire   [3:0] tmp_dataOffset_V_fu_830_p1;
reg   [3:0] tmp_dataOffset_V_reg_1562;
reg   [3:0] tmp_dataOffset_V_reg_1562_pp0_iter1_reg;
wire   [0:0] tmp_syn_V_fu_834_p3;
wire   [319:0] tmp_347_fu_852_p1;
reg   [319:0] tmp_347_reg_1571;
reg   [319:0] tmp_347_reg_1571_pp0_iter1_reg;
wire   [0:0] icmp_ln1064_fu_868_p2;
wire   [319:0] p_Result_238_fu_1038_p2;
wire   [0:0] or_ln582_fu_1056_p2;
wire   [511:0] p_Result_253_fu_1206_p2;
reg   [511:0] p_Result_253_reg_1598;
wire   [63:0] p_Result_255_fu_1286_p2;
reg   [63:0] p_Result_255_reg_1603;
wire   [511:0] p_Result_260_fu_1368_p2;
reg   [511:0] p_Result_260_reg_1608;
wire   [63:0] p_Result_261_fu_1373_p2;
reg   [63:0] p_Result_261_reg_1613;
reg   [0:0] ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16;
wire   [0:0] ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205;
wire   [0:0] or_ln563_fu_892_p2;
wire   [0:0] grp_fu_306_p3;
reg   [1:0] ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16;
wire   [1:0] ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234;
wire   [1:0] select_ln566_fu_933_p3;
wire   [1:0] zext_ln563_fu_898_p1;
wire   [1:0] select_ln611_fu_641_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260;
reg   [0:0] ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260;
wire   [319:0] ap_phi_reg_pp0_iter0_p_015_reg_276;
reg   [319:0] ap_phi_reg_pp0_iter1_p_015_reg_276;
reg   [319:0] ap_phi_reg_pp0_iter2_p_015_reg_276;
wire   [15:0] add_ln67_fu_355_p2;
wire   [511:0] tmp_data_V_fu_842_p1;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] p_011_fu_1395_p4;
wire   [576:0] p_010_fu_1403_p4;
wire   [24:0] shl_ln5_fu_347_p3;
wire   [9:0] zext_ln599_fu_393_p1;
wire   [0:0] tmp_343_fu_427_p3;
wire   [22:0] zext_ln414_33_fu_435_p1;
wire   [9:0] sub_ln414_14_fu_459_p2;
wire   [9:0] select_ln414_24_fu_451_p3;
wire   [9:0] select_ln414_26_fu_465_p3;
wire   [511:0] zext_ln414_35_fu_473_p1;
wire   [511:0] zext_ln414_36_fu_477_p1;
wire   [511:0] shl_ln414_10_fu_481_p2;
wire   [511:0] lshr_ln414_17_fu_487_p2;
wire   [0:0] tmp_345_fu_499_p3;
wire   [25:0] zext_ln414_37_fu_507_p1;
wire   [6:0] sub_ln414_16_fu_525_p2;
wire   [6:0] select_ln414_28_fu_517_p3;
wire   [6:0] select_ln414_30_fu_531_p3;
wire   [63:0] zext_ln414_39_fu_539_p1;
wire   [63:0] zext_ln414_40_fu_543_p1;
wire   [63:0] shl_ln414_12_fu_547_p2;
wire   [63:0] lshr_ln414_18_fu_553_p2;
wire   [60:0] zext_ln819_1_fu_565_p1;
wire   [60:0] shl_ln819_1_fu_569_p2;
wire   [60:0] grp_fu_296_p4;
wire   [60:0] and_ln819_1_fu_575_p2;
wire   [5:0] bvh_1_fu_599_p3;
wire   [60:0] zext_ln819_2_fu_607_p1;
wire   [60:0] shl_ln819_2_fu_611_p2;
wire   [60:0] and_ln819_2_fu_617_p2;
wire   [0:0] p_Result_s_fu_623_p2;
wire   [0:0] xor_ln1068_fu_629_p2;
wire   [0:0] and_ln611_fu_635_p2;
wire   [9:0] zext_ln621_fu_658_p1;
wire   [6:0] zext_ln622_fu_676_p1;
wire   [9:0] sub_ln621_fu_662_p2;
wire   [0:0] tmp_fu_686_p3;
wire   [22:0] zext_ln391_fu_694_p1;
wire   [0:0] icmp_ln391_fu_698_p2;
wire   [9:0] sub_ln391_fu_712_p2;
wire   [9:0] select_ln391_fu_704_p3;
wire   [9:0] select_ln391_2_fu_718_p3;
wire   [511:0] zext_ln391_3_fu_726_p1;
wire   [511:0] zext_ln391_4_fu_730_p1;
wire   [511:0] shl_ln391_fu_734_p2;
wire   [511:0] lshr_ln391_fu_740_p2;
wire   [511:0] and_ln391_fu_746_p2;
wire   [6:0] sub_ln622_fu_680_p2;
wire   [0:0] tmp_336_fu_758_p3;
wire   [25:0] zext_ln391_5_fu_766_p1;
wire   [0:0] icmp_ln391_1_fu_770_p2;
wire   [6:0] sub_ln391_1_fu_784_p2;
wire   [6:0] select_ln391_3_fu_776_p3;
wire   [6:0] select_ln391_4_fu_790_p3;
wire   [63:0] zext_ln391_6_fu_798_p1;
wire   [63:0] zext_ln391_7_fu_802_p1;
wire   [63:0] shl_ln391_1_fu_806_p2;
wire   [63:0] lshr_ln391_1_fu_812_p2;
wire   [63:0] and_ln391_3_fu_818_p2;
wire   [0:0] xor_ln563_fu_886_p2;
wire   [5:0] bvh_fu_903_p3;
wire   [60:0] zext_ln819_fu_911_p1;
wire   [60:0] shl_ln819_fu_915_p2;
wire   [60:0] and_ln819_fu_921_p2;
wire   [0:0] p_Result_239_fu_927_p2;
wire   [0:0] trunc_ln414_fu_964_p1;
wire   [319:0] st_fu_968_p3;
wire   [319:0] tmp_348_fu_960_p1;
wire   [319:0] select_ln414_fu_976_p3;
reg   [319:0] tmp_342_fu_983_p4;
wire   [319:0] select_ln414_22_fu_1000_p3;
wire   [319:0] select_ln414_23_fu_1007_p3;
wire   [319:0] and_ln414_fu_1014_p2;
wire   [319:0] xor_ln414_fu_1020_p2;
wire   [319:0] select_ln414_21_fu_993_p3;
wire   [319:0] and_ln414_24_fu_1026_p2;
wire   [319:0] and_ln414_25_fu_1032_p2;
wire   [0:0] xor_ln582_fu_1050_p2;
wire   [511:0] zext_ln674_22_fu_1068_p1;
wire   [511:0] zext_ln674_23_fu_1071_p1;
wire   [511:0] lshr_ln674_22_fu_1074_p2;
wire   [511:0] lshr_ln674_23_fu_1079_p2;
wire   [511:0] zext_ln414_31_fu_1091_p1;
wire   [511:0] p_Result_248_fu_1085_p2;
wire   [511:0] lshr_ln414_15_fu_1094_p2;
wire   [63:0] zext_ln674_24_fu_1106_p1;
wire   [63:0] zext_ln674_25_fu_1109_p1;
wire   [63:0] lshr_ln674_24_fu_1112_p2;
wire   [63:0] lshr_ln674_25_fu_1117_p2;
wire   [63:0] zext_ln414_32_fu_1129_p1;
wire   [63:0] p_Result_250_fu_1123_p2;
wire   [63:0] lshr_ln414_16_fu_1132_p2;
wire   [511:0] zext_ln674_26_fu_1144_p1;
wire   [511:0] lshr_ln674_26_fu_1147_p2;
wire   [9:0] select_ln414_25_fu_1158_p3;
wire   [511:0] p_Result_252_fu_1153_p2;
wire   [511:0] zext_ln414_34_fu_1163_p1;
wire   [511:0] shl_ln414_fu_1167_p2;
reg   [511:0] tmp_344_fu_1173_p4;
wire   [511:0] p_Result_249_fu_1100_p2;
wire   [511:0] xor_ln414_5_fu_1190_p2;
wire   [511:0] select_ln414_27_fu_1183_p3;
wire   [511:0] and_ln414_29_fu_1195_p2;
wire   [511:0] and_ln414_30_fu_1201_p2;
wire   [6:0] sub_ln674_13_fu_1212_p2;
wire   [63:0] zext_ln674_27_fu_1217_p1;
wire   [63:0] lshr_ln674_27_fu_1221_p2;
wire   [6:0] sub_ln414_15_fu_1232_p2;
wire   [6:0] select_ln414_29_fu_1237_p3;
wire   [63:0] p_Result_254_fu_1227_p2;
wire   [63:0] zext_ln414_38_fu_1243_p1;
wire   [63:0] shl_ln414_11_fu_1247_p2;
reg   [63:0] tmp_346_fu_1253_p4;
wire   [63:0] p_Result_251_fu_1138_p2;
wire   [63:0] xor_ln414_6_fu_1270_p2;
wire   [63:0] select_ln414_31_fu_1263_p3;
wire   [63:0] and_ln414_32_fu_1275_p2;
wire   [63:0] and_ln414_33_fu_1281_p2;
wire   [511:0] zext_ln674_fu_1292_p1;
wire   [511:0] zext_ln674_19_fu_1295_p1;
wire   [511:0] lshr_ln674_fu_1298_p2;
wire   [511:0] lshr_ln674_19_fu_1303_p2;
wire   [511:0] zext_ln414_fu_1315_p1;
wire   [511:0] p_Result_256_fu_1309_p2;
wire   [511:0] lshr_ln414_fu_1318_p2;
wire   [63:0] zext_ln674_20_fu_1330_p1;
wire   [63:0] zext_ln674_21_fu_1333_p1;
wire   [63:0] lshr_ln674_20_fu_1336_p2;
wire   [63:0] lshr_ln674_21_fu_1341_p2;
wire   [63:0] zext_ln414_30_fu_1353_p1;
wire   [63:0] p_Result_258_fu_1347_p2;
wire   [63:0] lshr_ln414_14_fu_1356_p2;
wire   [511:0] p_Result_257_fu_1324_p2;
wire   [63:0] p_Result_259_fu_1362_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_399;
reg    ap_condition_317;
reg    ap_condition_384;
reg    ap_condition_433;
reg    ap_condition_415;
reg    ap_condition_60;
reg    ap_condition_1165;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_V_1 = 2'd0;
#0 dataOffset_V = 4'd0;
#0 optionalHeader_header_V = 320'd0;
#0 optionalHeader_ready = 1'd0;
#0 optionalHeader_idx = 16'd0;
#0 parseHeader = 1'd0;
#0 prevWord_data_V_3 = 512'd0;
#0 prevWord_keep_V_6 = 64'd0;
#0 headerWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (icmp_ln1064_fu_868_p2 == 1'd0) & (tmp_syn_V_fu_834_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= 1'd1;
    end else if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (icmp_ln1064_fu_868_p2 == 1'd0) & (tmp_syn_V_fu_834_p3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (icmp_ln1064_fu_868_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((1'b1 == ap_condition_317)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_276 <= p_Result_238_fu_1038_p2;
        end else if ((1'b1 == ap_condition_399)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_276 <= optionalHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_015_reg_276 <= ap_phi_reg_pp0_iter1_p_015_reg_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((1'b1 == ap_condition_415)) begin
            headerWritten <= 1'd0;
        end else if ((1'b1 == ap_condition_433)) begin
            headerWritten <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((1'b1 == ap_condition_415)) begin
            optionalHeader_header_V <= tmp_347_reg_1571;
        end else if ((1'b1 == ap_condition_317)) begin
            optionalHeader_header_V <= p_Result_238_fu_1038_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1165)) begin
        if ((1'b1 == ap_condition_60)) begin
            optionalHeader_idx <= 16'd1;
        end else if (((state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_327_p1 == 1'd0))) begin
            optionalHeader_idx <= add_ln67_fu_355_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1165)) begin
        if ((1'b1 == ap_condition_60)) begin
            prevWord_data_V_3 <= tmp_data_V_fu_842_p1;
        end else if ((state_V_1 == 2'd1)) begin
            prevWord_data_V_3 <= tmp_data_V_5_fu_343_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (icmp_ln1064_79_fu_379_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_28_reg_1507 <= and_ln414_28_fu_493_p2;
        and_ln414_31_reg_1519 <= and_ln414_31_fu_559_p2;
        bvh_d_index_reg_1473[5 : 2] <= bvh_d_index_fu_403_p3[5 : 2];
        icmp_ln414_3_reg_1496 <= icmp_ln414_3_fu_439_p2;
        icmp_ln414_4_reg_1513 <= icmp_ln414_4_fu_511_p2;
        sendWord_last_V_5_reg_1525 <= sendWord_last_V_5_fu_581_p2;
        shl_ln6_reg_1461[8 : 5] <= shl_ln6_fu_385_p3[8 : 5];
        sub_ln414_reg_1502[9 : 5] <= sub_ln414_fu_445_p2[9 : 5];
        sub_ln599_reg_1468[9 : 5] <= sub_ln599_fu_397_p2[9 : 5];
        sub_ln600_reg_1485[6 : 2] <= sub_ln600_fu_415_p2[6 : 2];
        sub_ln674_reg_1491[9 : 5] <= sub_ln674_fu_421_p2[9 : 5];
        zext_ln600_reg_1480[5 : 2] <= zext_ln600_fu_411_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_015_reg_276 <= ap_phi_reg_pp0_iter0_p_015_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataOffset_V <= tmp_dataOffset_V_fu_830_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1064_79_reg_1457 <= icmp_ln1064_79_fu_379_p2;
        tmp_data_V_5_reg_1436 <= tmp_data_V_5_fu_343_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1064_79_reg_1457_pp0_iter1_reg <= icmp_ln1064_79_reg_1457;
        icmp_ln1064_reg_1577_pp0_iter1_reg <= icmp_ln1064_reg_1577;
        optionalHeader_ready_load_reg_1416 <= optionalHeader_ready;
        p_Val2_67_reg_1426 <= prevWord_keep_V_6;
        p_Val2_s_reg_1420 <= prevWord_data_V_3;
        reg_314_pp0_iter1_reg <= reg_314;
        sendWord_last_V_5_reg_1525_pp0_iter1_reg <= sendWord_last_V_5_reg_1525;
        state_V_1_load_reg_1412 <= state_V_1;
        state_V_1_load_reg_1412_pp0_iter1_reg <= state_V_1_load_reg_1412;
        tmp_347_reg_1571_pp0_iter1_reg <= tmp_347_reg_1571;
        tmp_62_i_reg_1558_pp0_iter1_reg <= tmp_62_i_reg_1558;
        tmp_dataOffset_V_reg_1562_pp0_iter1_reg <= tmp_dataOffset_V_reg_1562;
        tmp_i_342_reg_1432_pp0_iter1_reg <= tmp_i_342_reg_1432;
        tmp_i_reg_1554_pp0_iter1_reg <= tmp_i_reg_1554;
        tmp_syn_V_reg_1567_pp0_iter1_reg <= tmp_syn_V_reg_1567;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1064_reg_1577 <= icmp_ln1064_fu_868_p2;
        tmp_347_reg_1571 <= tmp_347_fu_852_p1;
        tmp_dataOffset_V_reg_1562 <= tmp_dataOffset_V_fu_830_p1;
        tmp_syn_V_reg_1567 <= rxEng_optionalFieldsMetaFifo_dout[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_327_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln414_reg_1449 <= icmp_ln414_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (optionalHeader_ready_load_load_fu_327_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        optionalHeader_ready <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_342_reg_1432 == 1'd1) & (state_V_1_load_reg_1412 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln582_reg_1594 <= or_ln582_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_342_reg_1432 == 1'd1) & (state_V_1_load_reg_1412 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1064_79_reg_1457 == 1'd0))) begin
        p_Result_253_reg_1598 <= p_Result_253_fu_1206_p2;
        p_Result_255_reg_1603 <= p_Result_255_fu_1286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1_load_reg_1412 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_260_reg_1608 <= p_Result_260_fu_1368_p2;
        p_Result_261_reg_1613 <= p_Result_261_fu_1373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1_load_reg_1412 == 2'd2) & ~(state_V_1_load_reg_1412 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_62_i_reg_1558 == 1'd1) & (tmp_i_reg_1554 == 1'd1))) begin
        parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_260;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V_6 <= {{rxEng_dataBuffer3b_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_314 <= rxEng_dataBuffer3b_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        shl_ln4_reg_1537[5 : 2] <= shl_ln4_fu_668_p3[5 : 2];
        shl_ln_reg_1530[8 : 5] <= shl_ln_fu_650_p3[8 : 5];
        xor_ln391_1_reg_1549 <= xor_ln391_1_fu_824_p2;
        xor_ln391_reg_1544 <= xor_ln391_fu_752_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_V_1 <= ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_62_i_reg_1558 <= grp_nbreadreq_fu_156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_342_reg_1432 <= grp_nbreadreq_fu_156_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_1554 <= tmp_i_nbreadreq_fu_170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_keep_V_6_reg_1441 <= {{rxEng_dataBuffer3b_dout[575:512]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd0)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd0)) | ((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_306_p3 == 1'd0)) | ((grp_nbreadreq_fu_156_p3 == 1'd0) & (state_V_1 == 2'd1)))) begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 = 1'd0;
    end else if (((state_V_1 == 2'd2) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (or_ln563_fu_892_p2 == 1'd1)) | (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (or_ln563_fu_892_p2 == 1'd0)) | ((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_306_p3 == 1'd1)))) begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 = 1'd1;
    end else begin
        ap_phi_mux_state_V_3_flag_5_i_phi_fu_208_p16 = ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1) & (grp_fu_306_p3 == 1'd1))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 = select_ln611_fu_641_p3;
    end else if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (or_ln563_fu_892_p2 == 1'd1))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 = zext_ln563_fu_898_p1;
    end else if ((~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1) & (or_ln563_fu_892_p2 == 1'd0))) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 = select_ln566_fu_933_p3;
    end else if ((state_V_1 == 2'd2)) begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 = 2'd0;
    end else begin
        ap_phi_mux_state_V_3_new_5_i_phi_fu_237_p16 = ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op255_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op253_write_state3 == 1'b1)) | ((state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer3_blk_n = rxEng_dataBuffer3_full_n;
    end else begin
        rxEng_dataBuffer3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rxEng_dataBuffer3_din = p_010_fu_1403_p4;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op261_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op255_write_state3 == 1'b1)))) begin
        rxEng_dataBuffer3_din = reg_314_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op253_write_state3 == 1'b1))) begin
        rxEng_dataBuffer3_din = p_011_fu_1395_p4;
    end else begin
        rxEng_dataBuffer3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op261_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op255_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op253_write_state3 == 1'b1)) | ((state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3_write = 1'b1;
    end else begin
        rxEng_dataBuffer3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rxEng_dataBuffer3b_blk_n = rxEng_dataBuffer3b_empty_n;
    end else begin
        rxEng_dataBuffer3b_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op13_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3b_read = 1'b1;
    end else begin
        rxEng_dataBuffer3b_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op259_write_state3 == 1'b1))) begin
        rxEng_dataOffsetFifo_blk_n = rxEng_dataOffsetFifo_full_n;
    end else begin
        rxEng_dataOffsetFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op259_write_state3 == 1'b1))) begin
        rxEng_dataOffsetFifo_write = 1'b1;
    end else begin
        rxEng_dataOffsetFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op250_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op260_write_state3 == 1'b1)))) begin
        rxEng_optionalFieldsFifo_blk_n = rxEng_optionalFieldsFifo_full_n;
    end else begin
        rxEng_optionalFieldsFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op260_write_state3 == 1'b1)) begin
            rxEng_optionalFieldsFifo_din = tmp_347_reg_1571_pp0_iter1_reg;
        end else if ((ap_predicate_op250_write_state3 == 1'b1)) begin
            rxEng_optionalFieldsFifo_din = ap_phi_reg_pp0_iter2_p_015_reg_276;
        end else begin
            rxEng_optionalFieldsFifo_din = 'bx;
        end
    end else begin
        rxEng_optionalFieldsFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op250_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op260_write_state3 == 1'b1)))) begin
        rxEng_optionalFieldsFifo_write = 1'b1;
    end else begin
        rxEng_optionalFieldsFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op106_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng_optionalFieldsMetaFifo_blk_n = rxEng_optionalFieldsMetaFifo_empty_n;
    end else begin
        rxEng_optionalFieldsMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op106_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFieldsMetaFifo_read = 1'b1;
    end else begin
        rxEng_optionalFieldsMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_355_p2 = (optionalHeader_idx + 16'd1);

assign and_ln391_3_fu_818_p2 = (shl_ln391_1_fu_806_p2 & lshr_ln391_1_fu_812_p2);

assign and_ln391_fu_746_p2 = (shl_ln391_fu_734_p2 & lshr_ln391_fu_740_p2);

assign and_ln414_24_fu_1026_p2 = (xor_ln414_fu_1020_p2 & optionalHeader_header_V);

assign and_ln414_25_fu_1032_p2 = (select_ln414_21_fu_993_p3 & and_ln414_fu_1014_p2);

assign and_ln414_28_fu_493_p2 = (shl_ln414_10_fu_481_p2 & lshr_ln414_17_fu_487_p2);

assign and_ln414_29_fu_1195_p2 = (xor_ln414_5_fu_1190_p2 & p_Result_249_fu_1100_p2);

assign and_ln414_30_fu_1201_p2 = (select_ln414_27_fu_1183_p3 & and_ln414_28_reg_1507);

assign and_ln414_31_fu_559_p2 = (shl_ln414_12_fu_547_p2 & lshr_ln414_18_fu_553_p2);

assign and_ln414_32_fu_1275_p2 = (xor_ln414_6_fu_1270_p2 & p_Result_251_fu_1138_p2);

assign and_ln414_33_fu_1281_p2 = (select_ln414_31_fu_1263_p3 & and_ln414_31_reg_1519);

assign and_ln414_fu_1014_p2 = (select_ln414_23_fu_1007_p3 & select_ln414_22_fu_1000_p3);

assign and_ln611_fu_635_p2 = (xor_ln1068_fu_629_p2 & p_Result_s_fu_623_p2);

assign and_ln819_1_fu_575_p2 = (shl_ln819_1_fu_569_p2 & grp_fu_296_p4);

assign and_ln819_2_fu_617_p2 = (shl_ln819_2_fu_611_p2 & grp_fu_296_p4);

assign and_ln819_fu_921_p2 = (shl_ln819_fu_915_p2 & grp_fu_296_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op109_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op106_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op250_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)) | ((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op260_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op255_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op253_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op109_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op106_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op250_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)) | ((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op260_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op255_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op253_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op109_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op106_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op250_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)) | ((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op260_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op255_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op253_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op109_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)) | ((ap_predicate_op106_read_state1 == 1'b1) & (rxEng_optionalFieldsMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op13_read_state1 == 1'b1) & (rxEng_dataBuffer3b_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op250_write_state3 == 1'b1) & (rxEng_optionalFieldsFifo_full_n == 1'b0)) | ((rxEng_optionalFieldsFifo_full_n == 1'b0) & (ap_predicate_op260_write_state3 == 1'b1)) | ((ap_predicate_op259_write_state3 == 1'b1) & (rxEng_dataOffsetFifo_full_n == 1'b0)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op255_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_full_n == 1'b0) & (ap_predicate_op253_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_1165 = ((grp_nbreadreq_fu_156_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_317 = ((tmp_i_342_reg_1432 == 1'd1) & (state_V_1_load_reg_1412 == 2'd1) & (optionalHeader_ready_load_reg_1416 == 1'd0));
end

always @ (*) begin
    ap_condition_384 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_399 = ((tmp_i_342_reg_1432 == 1'd1) & (state_V_1_load_reg_1412 == 2'd1) & (optionalHeader_ready_load_reg_1416 == 1'd1));
end

always @ (*) begin
    ap_condition_415 = (~(state_V_1_load_reg_1412 == 2'd2) & ~(state_V_1_load_reg_1412 == 2'd1) & (tmp_62_i_reg_1558 == 1'd1) & (tmp_i_reg_1554 == 1'd1));
end

always @ (*) begin
    ap_condition_433 = ((tmp_i_342_reg_1432 == 1'd1) & (state_V_1_load_reg_1412 == 2'd1) & (or_ln582_fu_1056_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_60 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_015_reg_276 = 'bx;

assign ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_3_flag_5_i_reg_205 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_3_new_5_i_reg_234 = 'bx;

always @ (*) begin
    ap_predicate_op106_read_state1 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op109_read_state1 = (~(state_V_1 == 2'd2) & ~(state_V_1 == 2'd1) & (tmp_i_nbreadreq_fu_170_p3 == 1'd1) & (grp_nbreadreq_fu_156_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op13_read_state1 = ((grp_nbreadreq_fu_156_p3 == 1'd1) & (state_V_1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op250_write_state3 = ((or_ln582_reg_1594 == 1'd0) & (tmp_i_342_reg_1432_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op253_write_state3 = ((tmp_i_342_reg_1432_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1) & (icmp_ln1064_79_reg_1457_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op255_write_state3 = ((tmp_i_342_reg_1432_pp0_iter1_reg == 1'd1) & (state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1) & (icmp_ln1064_79_reg_1457_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op259_write_state3 = (~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (tmp_syn_V_reg_1567_pp0_iter1_reg == 1'd1) & (icmp_ln1064_reg_1577_pp0_iter1_reg == 1'd0) & (tmp_62_i_reg_1558_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1554_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op260_write_state3 = (~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (tmp_syn_V_reg_1567_pp0_iter1_reg == 1'd1) & (icmp_ln1064_reg_1577_pp0_iter1_reg == 1'd0) & (tmp_62_i_reg_1558_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1554_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op261_write_state3 = (~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd1) & ~(state_V_1_load_reg_1412_pp0_iter1_reg == 2'd2) & (icmp_ln1064_reg_1577_pp0_iter1_reg == 1'd1) & (tmp_62_i_reg_1558_pp0_iter1_reg == 1'd1) & (tmp_i_reg_1554_pp0_iter1_reg == 1'd1));
end

assign bvh_1_fu_599_p3 = {{dataOffset_V}, {2'd0}};

assign bvh_d_index_fu_403_p3 = {{dataOffset_V}, {2'd0}};

assign bvh_fu_903_p3 = {{tmp_dataOffset_V_fu_830_p1}, {2'd0}};

assign grp_fu_296_p4 = {{rxEng_dataBuffer3b_dout[572:512]}};

assign grp_fu_306_p3 = rxEng_dataBuffer3b_dout[32'd576];

assign grp_nbreadreq_fu_156_p3 = rxEng_dataBuffer3b_empty_n;

assign icmp_ln1064_79_fu_379_p2 = ((dataOffset_V == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_868_p2 = ((tmp_dataOffset_V_fu_830_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_1_fu_770_p2 = ((zext_ln391_5_fu_766_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_698_p2 = ((zext_ln391_fu_694_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_439_p2 = ((zext_ln414_33_fu_435_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_511_p2 = ((zext_ln414_37_fu_507_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_361_p2 = ((shl_ln5_fu_347_p3 > 25'd319) ? 1'b1 : 1'b0);

assign lshr_ln391_1_fu_812_p2 = 64'd18446744073709551615 >> zext_ln391_7_fu_802_p1;

assign lshr_ln391_fu_740_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln391_4_fu_730_p1;

assign lshr_ln414_14_fu_1356_p2 = 64'd18446744073709551615 >> zext_ln414_30_fu_1353_p1;

assign lshr_ln414_15_fu_1094_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_31_fu_1091_p1;

assign lshr_ln414_16_fu_1132_p2 = 64'd18446744073709551615 >> zext_ln414_32_fu_1129_p1;

assign lshr_ln414_17_fu_487_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_36_fu_477_p1;

assign lshr_ln414_18_fu_553_p2 = 64'd18446744073709551615 >> zext_ln414_40_fu_543_p1;

assign lshr_ln414_fu_1318_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1315_p1;

assign lshr_ln674_19_fu_1303_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_19_fu_1295_p1;

assign lshr_ln674_20_fu_1336_p2 = p_Val2_67_reg_1426 >> zext_ln674_20_fu_1330_p1;

assign lshr_ln674_21_fu_1341_p2 = 64'd18446744073709551615 >> zext_ln674_21_fu_1333_p1;

assign lshr_ln674_22_fu_1074_p2 = p_Val2_s_reg_1420 >> zext_ln674_22_fu_1068_p1;

assign lshr_ln674_23_fu_1079_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_23_fu_1071_p1;

assign lshr_ln674_24_fu_1112_p2 = p_Val2_67_reg_1426 >> zext_ln674_24_fu_1106_p1;

assign lshr_ln674_25_fu_1117_p2 = 64'd18446744073709551615 >> zext_ln674_25_fu_1109_p1;

assign lshr_ln674_26_fu_1147_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_26_fu_1144_p1;

assign lshr_ln674_27_fu_1221_p2 = 64'd18446744073709551615 >> zext_ln674_27_fu_1217_p1;

assign lshr_ln674_fu_1298_p2 = p_Val2_s_reg_1420 >> zext_ln674_fu_1292_p1;

assign optionalHeader_ready_load_load_fu_327_p1 = optionalHeader_ready;

assign or_ln563_fu_892_p2 = (xor_ln563_fu_886_p2 | icmp_ln1064_fu_868_p2);

assign or_ln582_fu_1056_p2 = (xor_ln582_fu_1050_p2 | headerWritten);

assign p_010_fu_1403_p4 = {{{{1'd1}, {p_Result_261_reg_1613}}}, {p_Result_260_reg_1608}};

assign p_011_fu_1395_p4 = {{{sendWord_last_V_5_reg_1525_pp0_iter1_reg}, {p_Result_255_reg_1603}}, {p_Result_253_reg_1598}};

assign p_Result_238_fu_1038_p2 = (and_ln414_25_fu_1032_p2 | and_ln414_24_fu_1026_p2);

assign p_Result_239_fu_927_p2 = ((and_ln819_fu_921_p2 == 61'd0) ? 1'b1 : 1'b0);

assign p_Result_248_fu_1085_p2 = (lshr_ln674_23_fu_1079_p2 & lshr_ln674_22_fu_1074_p2);

assign p_Result_249_fu_1100_p2 = (p_Result_248_fu_1085_p2 & lshr_ln414_15_fu_1094_p2);

assign p_Result_250_fu_1123_p2 = (lshr_ln674_25_fu_1117_p2 & lshr_ln674_24_fu_1112_p2);

assign p_Result_251_fu_1138_p2 = (p_Result_250_fu_1123_p2 & lshr_ln414_16_fu_1132_p2);

assign p_Result_252_fu_1153_p2 = (tmp_data_V_5_reg_1436 & lshr_ln674_26_fu_1147_p2);

assign p_Result_253_fu_1206_p2 = (and_ln414_30_fu_1201_p2 | and_ln414_29_fu_1195_p2);

assign p_Result_254_fu_1227_p2 = (tmp_keep_V_6_reg_1441 & lshr_ln674_27_fu_1221_p2);

assign p_Result_255_fu_1286_p2 = (and_ln414_33_fu_1281_p2 | and_ln414_32_fu_1275_p2);

assign p_Result_256_fu_1309_p2 = (lshr_ln674_fu_1298_p2 & lshr_ln674_19_fu_1303_p2);

assign p_Result_257_fu_1324_p2 = (p_Result_256_fu_1309_p2 & lshr_ln414_fu_1318_p2);

assign p_Result_258_fu_1347_p2 = (lshr_ln674_21_fu_1341_p2 & lshr_ln674_20_fu_1336_p2);

assign p_Result_259_fu_1362_p2 = (p_Result_258_fu_1347_p2 & lshr_ln414_14_fu_1356_p2);

assign p_Result_260_fu_1368_p2 = (xor_ln391_reg_1544 & p_Result_257_fu_1324_p2);

assign p_Result_261_fu_1373_p2 = (xor_ln391_1_reg_1549 & p_Result_259_fu_1362_p2);

assign p_Result_s_fu_623_p2 = ((and_ln819_2_fu_617_p2 != 61'd0) ? 1'b1 : 1'b0);

assign rxEng_dataOffsetFifo_din = tmp_dataOffset_V_reg_1562_pp0_iter1_reg;

assign select_ln391_2_fu_718_p3 = ((icmp_ln391_fu_698_p2[0:0] == 1'b1) ? sub_ln391_fu_712_p2 : 10'd0);

assign select_ln391_3_fu_776_p3 = ((icmp_ln391_1_fu_770_p2[0:0] == 1'b1) ? 7'd63 : sub_ln622_fu_680_p2);

assign select_ln391_4_fu_790_p3 = ((icmp_ln391_1_fu_770_p2[0:0] == 1'b1) ? sub_ln391_1_fu_784_p2 : 7'd0);

assign select_ln391_fu_704_p3 = ((icmp_ln391_fu_698_p2[0:0] == 1'b1) ? 10'd511 : sub_ln621_fu_662_p2);

assign select_ln414_21_fu_993_p3 = ((icmp_ln414_reg_1449[0:0] == 1'b1) ? tmp_342_fu_983_p4 : tmp_348_fu_960_p1);

assign select_ln414_22_fu_1000_p3 = ((icmp_ln414_reg_1449[0:0] == 1'b1) ? 320'd1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468288 : 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign select_ln414_23_fu_1007_p3 = ((icmp_ln414_reg_1449[0:0] == 1'b1) ? 320'd1 : 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign select_ln414_24_fu_451_p3 = ((icmp_ln414_3_fu_439_p2[0:0] == 1'b1) ? 10'd511 : sub_ln599_fu_397_p2);

assign select_ln414_25_fu_1158_p3 = ((icmp_ln414_3_reg_1496[0:0] == 1'b1) ? sub_ln414_reg_1502 : sub_ln599_reg_1468);

assign select_ln414_26_fu_465_p3 = ((icmp_ln414_3_fu_439_p2[0:0] == 1'b1) ? sub_ln414_14_fu_459_p2 : 10'd0);

assign select_ln414_27_fu_1183_p3 = ((icmp_ln414_3_reg_1496[0:0] == 1'b1) ? tmp_344_fu_1173_p4 : shl_ln414_fu_1167_p2);

assign select_ln414_28_fu_517_p3 = ((icmp_ln414_4_fu_511_p2[0:0] == 1'b1) ? 7'd63 : sub_ln600_fu_415_p2);

assign select_ln414_29_fu_1237_p3 = ((icmp_ln414_4_reg_1513[0:0] == 1'b1) ? sub_ln414_15_fu_1232_p2 : sub_ln600_reg_1485);

assign select_ln414_30_fu_531_p3 = ((icmp_ln414_4_fu_511_p2[0:0] == 1'b1) ? sub_ln414_16_fu_525_p2 : 7'd0);

assign select_ln414_31_fu_1263_p3 = ((icmp_ln414_4_reg_1513[0:0] == 1'b1) ? tmp_346_fu_1253_p4 : shl_ln414_11_fu_1247_p2);

assign select_ln414_fu_976_p3 = ((icmp_ln414_reg_1449[0:0] == 1'b1) ? st_fu_968_p3 : tmp_348_fu_960_p1);

assign select_ln566_fu_933_p3 = ((p_Result_239_fu_927_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign select_ln611_fu_641_p3 = ((and_ln611_fu_635_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign sendWord_last_V_5_fu_581_p2 = ((and_ln819_1_fu_575_p2 == 61'd0) ? 1'b1 : 1'b0);

assign shl_ln391_1_fu_806_p2 = 64'd18446744073709551615 << zext_ln391_6_fu_798_p1;

assign shl_ln391_fu_734_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln391_3_fu_726_p1;

assign shl_ln414_10_fu_481_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_35_fu_473_p1;

assign shl_ln414_11_fu_1247_p2 = p_Result_254_fu_1227_p2 << zext_ln414_38_fu_1243_p1;

assign shl_ln414_12_fu_547_p2 = 64'd18446744073709551615 << zext_ln414_39_fu_539_p1;

assign shl_ln414_fu_1167_p2 = p_Result_252_fu_1153_p2 << zext_ln414_34_fu_1163_p1;

assign shl_ln4_fu_668_p3 = {{dataOffset_V}, {2'd0}};

assign shl_ln5_fu_347_p3 = {{optionalHeader_idx}, {9'd0}};

assign shl_ln6_fu_385_p3 = {{dataOffset_V}, {5'd0}};

assign shl_ln819_1_fu_569_p2 = 61'd1 << zext_ln819_1_fu_565_p1;

assign shl_ln819_2_fu_611_p2 = 61'd1 << zext_ln819_2_fu_607_p1;

assign shl_ln819_fu_915_p2 = 61'd1 << zext_ln819_fu_911_p1;

assign shl_ln_fu_650_p3 = {{dataOffset_V}, {5'd0}};

assign st_fu_968_p3 = {{trunc_ln414_fu_964_p1}, {319'd0}};

assign sub_ln391_1_fu_784_p2 = (7'd63 - sub_ln622_fu_680_p2);

assign sub_ln391_fu_712_p2 = (10'd511 - sub_ln621_fu_662_p2);

assign sub_ln414_14_fu_459_p2 = (10'd511 - sub_ln599_fu_397_p2);

assign sub_ln414_15_fu_1232_p2 = (7'd63 - sub_ln600_reg_1485);

assign sub_ln414_16_fu_525_p2 = (7'd63 - sub_ln600_fu_415_p2);

assign sub_ln414_fu_445_p2 = (10'd511 - sub_ln599_fu_397_p2);

assign sub_ln599_fu_397_p2 = ($signed(10'd512) - $signed(zext_ln599_fu_393_p1));

assign sub_ln600_fu_415_p2 = ($signed(7'd64) - $signed(zext_ln600_fu_411_p1));

assign sub_ln621_fu_662_p2 = ($signed(10'd512) - $signed(zext_ln621_fu_658_p1));

assign sub_ln622_fu_680_p2 = ($signed(7'd64) - $signed(zext_ln622_fu_676_p1));

assign sub_ln674_13_fu_1212_p2 = ($signed(7'd64) - $signed(zext_ln600_reg_1480));

assign sub_ln674_fu_421_p2 = ($signed(10'd512) - $signed(zext_ln599_fu_393_p1));

assign tmp_336_fu_758_p3 = sub_ln622_fu_680_p2[32'd6];

integer ap_tvar_int_0;

always @ (select_ln414_fu_976_p3) begin
    for (ap_tvar_int_0 = 320 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 319 - 0) begin
            tmp_342_fu_983_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_342_fu_983_p4[ap_tvar_int_0] = select_ln414_fu_976_p3[319 - ap_tvar_int_0];
        end
    end
end

assign tmp_343_fu_427_p3 = sub_ln599_fu_397_p2[32'd9];

integer ap_tvar_int_1;

always @ (shl_ln414_fu_1167_p2) begin
    for (ap_tvar_int_1 = 512 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 511 - 0) begin
            tmp_344_fu_1173_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_344_fu_1173_p4[ap_tvar_int_1] = shl_ln414_fu_1167_p2[511 - ap_tvar_int_1];
        end
    end
end

assign tmp_345_fu_499_p3 = sub_ln600_fu_415_p2[32'd6];

integer ap_tvar_int_2;

always @ (shl_ln414_11_fu_1247_p2) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_346_fu_1253_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_346_fu_1253_p4[ap_tvar_int_2] = shl_ln414_11_fu_1247_p2[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_347_fu_852_p1 = rxEng_dataBuffer3b_dout[319:0];

assign tmp_348_fu_960_p1 = reg_314[319:0];

assign tmp_dataOffset_V_fu_830_p1 = rxEng_optionalFieldsMetaFifo_dout[3:0];

assign tmp_data_V_5_fu_343_p1 = rxEng_dataBuffer3b_dout[511:0];

assign tmp_data_V_fu_842_p1 = rxEng_dataBuffer3b_dout[511:0];

assign tmp_fu_686_p3 = sub_ln621_fu_662_p2[32'd9];

assign tmp_i_nbreadreq_fu_170_p3 = rxEng_optionalFieldsMetaFifo_empty_n;

assign tmp_syn_V_fu_834_p3 = rxEng_optionalFieldsMetaFifo_dout[32'd8];

assign trunc_ln414_fu_964_p1 = reg_314[0:0];

assign xor_ln1068_fu_629_p2 = (icmp_ln1064_79_fu_379_p2 ^ 1'd1);

assign xor_ln391_1_fu_824_p2 = (64'd18446744073709551615 ^ and_ln391_3_fu_818_p2);

assign xor_ln391_fu_752_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln391_fu_746_p2);

assign xor_ln414_5_fu_1190_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_28_reg_1507);

assign xor_ln414_6_fu_1270_p2 = (64'd18446744073709551615 ^ and_ln414_31_reg_1519);

assign xor_ln414_fu_1020_p2 = (320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575 ^ and_ln414_fu_1014_p2);

assign xor_ln563_fu_886_p2 = (grp_fu_306_p3 ^ 1'd1);

assign xor_ln582_fu_1050_p2 = (parseHeader ^ 1'd1);

assign zext_ln391_3_fu_726_p1 = select_ln391_fu_704_p3;

assign zext_ln391_4_fu_730_p1 = select_ln391_2_fu_718_p3;

assign zext_ln391_5_fu_766_p1 = tmp_336_fu_758_p3;

assign zext_ln391_6_fu_798_p1 = select_ln391_3_fu_776_p3;

assign zext_ln391_7_fu_802_p1 = select_ln391_4_fu_790_p3;

assign zext_ln391_fu_694_p1 = tmp_fu_686_p3;

assign zext_ln414_30_fu_1353_p1 = shl_ln4_reg_1537;

assign zext_ln414_31_fu_1091_p1 = shl_ln6_reg_1461;

assign zext_ln414_32_fu_1129_p1 = bvh_d_index_reg_1473;

assign zext_ln414_33_fu_435_p1 = tmp_343_fu_427_p3;

assign zext_ln414_34_fu_1163_p1 = select_ln414_25_fu_1158_p3;

assign zext_ln414_35_fu_473_p1 = select_ln414_24_fu_451_p3;

assign zext_ln414_36_fu_477_p1 = select_ln414_26_fu_465_p3;

assign zext_ln414_37_fu_507_p1 = tmp_345_fu_499_p3;

assign zext_ln414_38_fu_1243_p1 = select_ln414_29_fu_1237_p3;

assign zext_ln414_39_fu_539_p1 = select_ln414_28_fu_517_p3;

assign zext_ln414_40_fu_543_p1 = select_ln414_30_fu_531_p3;

assign zext_ln414_fu_1315_p1 = shl_ln_reg_1530;

assign zext_ln563_fu_898_p1 = xor_ln563_fu_886_p2;

assign zext_ln599_fu_393_p1 = shl_ln6_fu_385_p3;

assign zext_ln600_fu_411_p1 = bvh_d_index_fu_403_p3;

assign zext_ln621_fu_658_p1 = shl_ln_fu_650_p3;

assign zext_ln622_fu_676_p1 = shl_ln4_fu_668_p3;

assign zext_ln674_19_fu_1295_p1 = shl_ln_reg_1530;

assign zext_ln674_20_fu_1330_p1 = shl_ln4_reg_1537;

assign zext_ln674_21_fu_1333_p1 = shl_ln4_reg_1537;

assign zext_ln674_22_fu_1068_p1 = shl_ln6_reg_1461;

assign zext_ln674_23_fu_1071_p1 = shl_ln6_reg_1461;

assign zext_ln674_24_fu_1106_p1 = bvh_d_index_reg_1473;

assign zext_ln674_25_fu_1109_p1 = bvh_d_index_reg_1473;

assign zext_ln674_26_fu_1144_p1 = sub_ln674_reg_1491;

assign zext_ln674_27_fu_1217_p1 = sub_ln674_13_fu_1212_p2;

assign zext_ln674_fu_1292_p1 = shl_ln_reg_1530;

assign zext_ln819_1_fu_565_p1 = bvh_d_index_fu_403_p3;

assign zext_ln819_2_fu_607_p1 = bvh_1_fu_599_p3;

assign zext_ln819_fu_911_p1 = bvh_fu_903_p3;

always @ (posedge ap_clk) begin
    shl_ln6_reg_1461[4:0] <= 5'b00000;
    sub_ln599_reg_1468[4:0] <= 5'b00000;
    bvh_d_index_reg_1473[1:0] <= 2'b00;
    zext_ln600_reg_1480[1:0] <= 2'b00;
    zext_ln600_reg_1480[6] <= 1'b0;
    sub_ln600_reg_1485[1:0] <= 2'b00;
    sub_ln674_reg_1491[4:0] <= 5'b00000;
    sub_ln414_reg_1502[4:0] <= 5'b11111;
    shl_ln_reg_1530[4:0] <= 5'b00000;
    shl_ln4_reg_1537[1:0] <= 2'b00;
end

endmodule //toe_top_drop_optional_header_fields_512_s
