{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490547190932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490547190938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 17:53:10 2017 " "Processing started: Sun Mar 26 17:53:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490547190938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547190938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547190938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490547191562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490547191562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "povDisplay.sv(88) " "Verilog HDL information at povDisplay.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490547206429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "povdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file povdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 povDisplay " "Found entity 1: povDisplay" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490547206431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart-rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/UART-RX.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490547206434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490547206436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driveled.sv 1 1 " "Found 1 design units, including 1 entities, in source file driveled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DriveLed " "Found entity 1: DriveLed" {  } { { "DriveLed.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/DriveLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490547206439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rgb1 povDisplay.sv(62) " "Verilog HDL Implicit Net warning at povDisplay.sv(62): created implicit net for \"rgb1\"" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490547206440 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rgb5 povDisplay.sv(84) " "Verilog HDL Implicit Net warning at povDisplay.sv(84): created implicit net for \"rgb5\"" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490547206440 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(49) " "Verilog HDL Instantiation warning at povDisplay.sv(49): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1490547206440 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(58) " "Verilog HDL Instantiation warning at povDisplay.sv(58): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1490547206441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "povDisplay " "Elaborating entity \"povDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490547206500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb povDisplay.sv(15) " "Verilog HDL or VHDL warning at povDisplay.sv(15): object \"rgb\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490547206501 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb2 povDisplay.sv(16) " "Verilog HDL or VHDL warning at povDisplay.sv(16): object \"rgb2\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490547206501 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb3 povDisplay.sv(17) " "Verilog HDL or VHDL warning at povDisplay.sv(17): object \"rgb3\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490547206501 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe povDisplay.sv(31) " "Verilog HDL or VHDL warning at povDisplay.sv(31): object \"oe\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490547206538 "|povDisplay"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "integer vector unpacked array types do not match povDisplay.sv(70) " "SystemVerilog error at povDisplay.sv(70): integer vector type cannot be assigned to unpacked array type - types do not match" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 70 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206564 ""}
{ "Error" "EVRFX_SV_1071_UNCONVERTED" "leds povDisplay.sv(70) " "SystemVerilog error at povDisplay.sv(70): can't pass value from formal output leds to actual with incompatible type" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Desktop/HDL files/povDisplay.sv" 70 0 0 } }  } 0 10715 "SystemVerilog error at %2!s!: can't pass value from formal output %1!s! to actual with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1490547206571 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490547206572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sgspe/Desktop/HDL files/output_files/PovDisplay.map.smsg " "Generated suppressed messages file C:/Users/sgspe/Desktop/HDL files/output_files/PovDisplay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490547206641 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 26 17:53:26 2017 " "Processing ended: Sun Mar 26 17:53:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490547206641 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490547206641 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490547206641 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547206641 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490547207270 ""}
