

================================================================
== Vivado HLS Report for 'zero_0_180_320_1_s'
================================================================
* Date:           Wed Mar 18 11:34:48 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 3.634 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + colLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:716->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%t_V_1 = phi i8 [ 0, %._crit_edge ], [ %i_V, %rowLoop_end ]"   --->   Operation 8 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_1, -76" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:716->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 9 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V_1, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:716->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 10 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %"xFarithm_proc<0, 180, 320, 1, 0, 1, 1, 1, 320, kernel_zero, 0>.exit"" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:716->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:717->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 12 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:717->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 13 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:718->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 14 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 15 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1118]   --->   Operation 16 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %rowLoop_begin ], [ %add_ln887, %colLoop ]" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 17 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.66ns)   --->   "%icmp_ln722 = icmp eq i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 18 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (1.82ns)   --->   "%add_ln887 = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 19 'add' 'add_ln887' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln722, label %rowLoop_end, label %colLoop" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:723->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:723->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 22 'specregionbegin' 'tmp_14_i' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:724->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 23 'speclooptripcount' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:725->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 24 'specpipeline' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_src1_data_V, i8 0)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:745->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 25 'write' <Predicate = (!icmp_ln722)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_14_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:746->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 26 'specregionend' 'empty' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:722->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 27 'br' <Predicate = (!icmp_ln722)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp_i)" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:747->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 28 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:716->D:/Xilinx/xfopencv-master/include\core/xf_arithm.hpp:1115]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
br_ln716                (br               ) [ 011111]
t_V_1                   (phi              ) [ 001000]
icmp_ln887              (icmp             ) [ 001111]
i_V                     (add              ) [ 011111]
br_ln716                (br               ) [ 000000]
specloopname_ln717      (specloopname     ) [ 000000]
tmp_i                   (specregionbegin  ) [ 000111]
speclooptripcount_ln718 (speclooptripcount) [ 000000]
br_ln722                (br               ) [ 001111]
ret_ln1118              (ret              ) [ 000000]
t_V                     (phi              ) [ 000100]
icmp_ln722              (icmp             ) [ 001111]
add_ln887               (add              ) [ 001111]
br_ln722                (br               ) [ 000000]
specloopname_ln723      (specloopname     ) [ 000000]
tmp_14_i                (specregionbegin  ) [ 000000]
speclooptripcount_ln724 (speclooptripcount) [ 000000]
specpipeline_ln725      (specpipeline     ) [ 000000]
write_ln651             (write            ) [ 000000]
empty                   (specregionend    ) [ 000000]
br_ln722                (br               ) [ 001111]
empty_77                (specregionend    ) [ 000000]
br_ln716                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln651_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/4 "/>
</bind>
</comp>

<comp id="58" class="1005" name="t_V_1_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="1"/>
<pin id="60" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="t_V_1_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="t_V_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="1"/>
<pin id="71" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="t_V_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln887_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln722_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln722/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln887_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="icmp_ln887_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="icmp_ln722_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln722 "/>
</bind>
</comp>

<comp id="117" class="1005" name="add_ln887_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="46" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="62" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="62" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="73" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="73" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="80" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="116"><net_src comp="92" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="98" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src1_data_V | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln716 : 2
	State 3
		icmp_ln722 : 1
		add_ln887 : 1
		br_ln722 : 2
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_V_fu_86        |    0    |    15   |
|          |     add_ln887_fu_98     |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln887_fu_80    |    0    |    11   |
|          |     icmp_ln722_fu_92    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   write  | write_ln651_write_fu_50 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    54   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln887_reg_117|    9   |
|    i_V_reg_108   |    8   |
|icmp_ln722_reg_113|    1   |
|icmp_ln887_reg_104|    1   |
|   t_V_1_reg_58   |    8   |
|    t_V_reg_69    |    9   |
+------------------+--------+
|       Total      |   36   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   54   |
+-----------+--------+--------+
