// Seed: 2604809799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wor   id_3,
    output tri1  id_4,
    output logic id_5
);
  assign id_5 = -1 & 1;
  supply1 id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_0 = id_3;
  wire id_8;
  logic [7:0] id_9;
  always $display(-1, id_7, id_9[1] + id_1);
  initial #1 id_5 <= 1;
endmodule
