Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar  2 21:06:42 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.472        0.000                      0                 1857        0.098        0.000                      0                 1857        9.500        0.000                       0                   514  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.472        0.000                      0                 1857        0.098        0.000                      0                 1857        9.500        0.000                       0                   514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 2.641ns (20.156%)  route 10.462ns (79.844%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 24.327 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.785    13.665    boot/regfile_io_wData[13]
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.105    13.770 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.606    16.376    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X15Y62         LUT5 (Prop_lut5_I1_O)        0.105    16.481 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__10/O
                         net (fo=1, routed)           1.178    17.659    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.285    24.327    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.226    24.553    
                         clock uncertainty           -0.035    24.517    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.130    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.130    
                         arrival time                         -17.659    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 2.806ns (22.093%)  route 9.895ns (77.907%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.600    13.481    dataPath/regfile/state_reg[1][7]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.108    13.589 r  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.340    15.928    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X15Y62         LUT4 (Prop_lut4_I2_O)        0.267    16.195 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           1.062    17.257    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.226    24.554    
                         clock uncertainty           -0.035    24.518    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.131    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.131    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 2.655ns (21.459%)  route 9.717ns (78.541%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 24.325 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.785    13.665    boot/regfile_io_wData[13]
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.105    13.770 f  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.606    16.376    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X15Y62         LUT5 (Prop_lut5_I0_O)        0.119    16.495 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           0.433    16.928    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.283    24.325    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.167    24.492    
                         clock uncertainty           -0.035    24.456    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    23.907    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.087ns  (logic 2.820ns (23.331%)  route 9.267ns (76.669%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 24.326 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.600    13.481    dataPath/regfile/state_reg[1][7]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.108    13.589 f  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.340    15.928    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X15Y62         LUT4 (Prop_lut4_I1_O)        0.281    16.209 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.434    16.643    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.284    24.326    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.493    
                         clock uncertainty           -0.035    24.457    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.557    23.900    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.900    
                         arrival time                         -16.643    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.974ns  (logic 2.654ns (22.164%)  route 9.320ns (77.836%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 24.329 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.785    13.665    boot/regfile_io_wData[13]
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.105    13.770 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.209    15.979    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X14Y52         LUT5 (Prop_lut5_I1_O)        0.118    16.097 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__7/O
                         net (fo=1, routed)           0.433    16.530    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.287    24.329    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.167    24.496    
                         clock uncertainty           -0.035    24.460    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    23.914    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.914    
                         arrival time                         -16.530    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 2.641ns (21.816%)  route 9.465ns (78.184%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.785    13.665    boot/regfile_io_wData[13]
    SLICE_X52Y47         LUT6 (Prop_lut6_I0_O)        0.105    13.770 f  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.209    15.979    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X14Y52         LUT5 (Prop_lut5_I0_O)        0.105    16.084 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.578    16.662    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.167    24.495    
                         clock uncertainty           -0.035    24.459    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.072    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.072    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.807ns  (logic 2.819ns (23.875%)  route 8.988ns (76.125%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 24.329 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.600    13.481    dataPath/regfile/state_reg[1][7]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.108    13.589 r  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.061    15.650    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X14Y52         LUT4 (Prop_lut4_I1_O)        0.280    15.930 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.434    16.363    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.287    24.329    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.496    
                         clock uncertainty           -0.035    24.460    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    23.895    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.895    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 2.359ns (20.050%)  route 9.406ns (79.950%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 24.318 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    10.823 r  dataPath/addrOut_carry__1/O[3]
                         net (fo=2, routed)           0.665    11.488    dataPath/alu/regfile_7[11]_i_2[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I0_O)        0.257    11.745 r  dataPath/alu/regfile_7[11]_i_5/O
                         net (fo=1, routed)           0.223    11.968    dataPath/regfile/regfile_0_reg[11]_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.105    12.073 r  dataPath/regfile/regfile_7[11]_i_2/O
                         net (fo=1, routed)           0.440    12.513    dataPath/regfile/regfile_7[11]_i_2_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.105    12.618 r  dataPath/regfile/regfile_7[11]_i_1/O
                         net (fo=15, routed)          1.007    13.625    dataPath/regfile/state_reg[1][3]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.115    13.740 r  dataPath/regfile/dual_mem_i_38/O
                         net (fo=31, routed)          2.582    16.321    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y14         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.276    24.318    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.226    24.544    
                         clock uncertainty           -0.035    24.508    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.649    23.859    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.859    
                         arrival time                         -16.321    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.943ns  (logic 2.806ns (23.495%)  route 9.137ns (76.505%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 24.329 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.010 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.668    11.678    dataPath/regfile/O[3]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.257    11.935 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.314    12.249    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.354 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.421    12.775    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.105    12.880 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.600    13.481    dataPath/regfile/state_reg[1][7]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.108    13.589 f  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.061    15.650    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X14Y52         LUT4 (Prop_lut4_I1_O)        0.267    15.917 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           0.582    16.499    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.287    24.329    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.167    24.496    
                         clock uncertainty           -0.035    24.460    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.073    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.073    
                         arrival time                         -16.499    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.766ns  (logic 2.649ns (22.514%)  route 9.117ns (77.486%))
  Logic Levels:           13  (CARRY4=2 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 24.318 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.354     4.556    controller/clock_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.433     4.989 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.466     6.455    controller/state_reg_n_0_[5]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.105     6.560 f  controller/_T_580_carry_i_26/O
                         net (fo=3, routed)           0.394     6.954    dataPath/alu/_T_48__0
    SLICE_X48Y48         LUT4 (Prop_lut4_I1_O)        0.105     7.059 r  dataPath/alu/_T_580_carry_i_24/O
                         net (fo=32, routed)          0.671     7.730    dataPath/regfile/regfile_io_r1Addr__5[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     7.835 r  dataPath/regfile/_T_580_carry__1_i_13/O
                         net (fo=4, routed)           0.544     8.378    dataPath/regfile/regfile_6_reg[9]_0
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.105     8.483 r  dataPath/regfile/_T_580_carry__1_i_20/O
                         net (fo=5, routed)           1.048     9.532    dataPath/regfile/_T_580_carry__1_i_20_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.119     9.651 r  dataPath/regfile/addrOut_carry__1_i_2/O
                         net (fo=2, routed)           0.367    10.018    dataPath/regfile/ADDR1MUX[9]
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.275    10.293 r  dataPath/regfile/addrOut_carry__1_i_6/O
                         net (fo=1, routed)           0.000    10.293    dataPath/regfile_n_165
    SLICE_X44Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.750 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.750    dataPath/addrOut_carry__1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.015 r  dataPath/addrOut_carry__2/O[1]
                         net (fo=2, routed)           0.474    11.488    dataPath/regfile/O[1]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.250    11.738 r  dataPath/regfile/regfile_7[13]_i_5/O
                         net (fo=2, routed)           0.386    12.124    dataPath/regfile/state_reg[3]_4
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.105    12.229 r  dataPath/regfile/regfile_7[13]_i_2/O
                         net (fo=1, routed)           0.113    12.342    dataPath/regfile/regfile_7[13]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.105    12.447 r  dataPath/regfile/regfile_7[13]_i_1/O
                         net (fo=14, routed)          0.829    13.275    dataPath/regfile/state_reg[1][5]
    SLICE_X42Y45         LUT3 (Prop_lut3_I0_O)        0.105    13.380 r  dataPath/regfile/dual_mem_i_36/O
                         net (fo=32, routed)          2.143    15.523    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[13]
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.115    15.638 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.684    16.322    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[15]
    RAMB36_X1Y14         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.276    24.318    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.226    24.544    
                         clock uncertainty           -0.035    24.508    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.557    23.951    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -16.322    
  -------------------------------------------------------------------
                         slack                                  7.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.355ns (75.493%)  route 0.115ns (24.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  dataPath/time__reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    dataPath/time__reg[40]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[40]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[40]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.366ns (76.053%)  route 0.115ns (23.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  dataPath/time__reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    dataPath/time__reg[40]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[42]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[42]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 boot/firstData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/PC_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.227ns (44.125%)  route 0.287ns (55.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    boot/clock_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  boot/firstData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  boot/firstData_reg[4]/Q
                         net (fo=4, routed)           0.287     1.905    dataPath/regfile/PC_reg[15]_1[4]
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.099     2.004 r  dataPath/regfile/PC[12]_i_1/O
                         net (fo=1, routed)           0.000     2.004    dataPath/regfile_n_3
    SLICE_X42Y51         FDSE                                         r  dataPath/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.832     2.002    dataPath/clock_IBUF_BUFG
    SLICE_X42Y51         FDSE                                         r  dataPath/PC_reg[12]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X42Y51         FDSE (Hold_fdse_C_D)         0.120     1.877    dataPath/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.235%)  route 0.115ns (22.765%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  dataPath/time__reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    dataPath/time__reg[40]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[41]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[41]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.391ns (77.235%)  route 0.115ns (22.765%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  dataPath/time__reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    dataPath/time__reg[40]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  dataPath/time__reg[43]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[43]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.394ns (77.370%)  route 0.115ns (22.631%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  dataPath/time__reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    dataPath/time__reg[40]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  dataPath/time__reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    dataPath/time__reg[44]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  dataPath/time__reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  dataPath/time__reg[44]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[44]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UartRX/valReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            boot/memAddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.252ns (48.745%)  route 0.265ns (51.255%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.562     1.487    UartRX/clock_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  UartRX/valReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  UartRX/valReg_reg/Q
                         net (fo=31, routed)          0.265     1.893    boot/UartRX_io_channel_valid
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.938 r  boot/memAddr[12]_i_3/O
                         net (fo=1, routed)           0.000     1.938    boot/memAddr[12]_i_3_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.004 r  boot/memAddr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    boot/memAddr_reg[12]_i_1_n_5
    SLICE_X43Y47         FDRE                                         r  boot/memAddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.834     2.004    boot/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  boot/memAddr_reg[14]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.864    boot/memAddr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dataPath/time__reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/time__reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.405ns (77.848%)  route 0.115ns (22.152%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    dataPath/clock_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  dataPath/time__reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  dataPath/time__reg[39]/Q
                         net (fo=2, routed)           0.115     1.745    dataPath/time__reg[39]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  dataPath/time__reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    dataPath/time__reg[36]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  dataPath/time__reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    dataPath/time__reg[40]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  dataPath/time__reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    dataPath/time__reg[44]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  dataPath/time__reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  dataPath/time__reg[46]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.861    dataPath/time__reg[46]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BufferedUartTX/tx/bitsReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/bitsReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.053%)  route 0.083ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.562     1.487    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BufferedUartTX/tx/bitsReg_reg[0]/Q
                         net (fo=6, routed)           0.083     1.712    BufferedUartTX/tx/bitsReg_reg_n_0_[0]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  BufferedUartTX/tx/bitsReg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    BufferedUartTX/tx/bitsReg[2]_i_1__0_n_0
    SLICE_X41Y41         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.832     2.002    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[2]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     1.592    BufferedUartTX/tx/bitsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 boot/firstData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/RESET_PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.218%)  route 0.377ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.489    boot/clock_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  boot/firstData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  boot/firstData_reg[1]/Q
                         net (fo=4, routed)           0.377     2.007    dataPath/D[9]
    SLICE_X38Y50         FDRE                                         r  dataPath/RESET_PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.001    dataPath/clock_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  dataPath/RESET_PC_reg[9]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.084     1.840    dataPath/RESET_PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y4   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y4   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y8   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y13  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y13  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y3   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y3   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y53  UartRX/bitsReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y53  UartRX/bitsReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y54  UartRX/bitsReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y54  UartRX/bitsReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y56  UartRX/cntReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y56  UartRX/cntReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y56  UartRX/cntReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y56  UartRX/cntReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y56  UartRX/cntReg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55  dataPath/regfile/regfile_0_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43  BufferedUartTX/buf_/dataReg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41  BufferedUartTX/buf_/stateReg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y41  BufferedUartTX/buf_/stateReg_reg/C



