-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_pmsm_model_9ph\hdl_opti\hdlsrc\uz_pmsm_model_9ph\uz_pmsm_model_9ph_opti.vhd
-- Created: 2022-05-18 16:48:16
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_9ph_opti
-- Source Path: uz_pmsm_model_9ph_opti
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_pmsm_model_9ph_opti_pkg.ALL;

ENTITY uz_pmsm_model_9ph_opti IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        u_abc1_pl_0                       :   IN    std_logic_vector(74 DOWNTO 0);  -- ufix75
        u_abc2_pl_0                       :   IN    std_logic_vector(74 DOWNTO 0);  -- ufix75
        u_abc3_pl_0                       :   IN    std_logic_vector(74 DOWNTO 0);  -- ufix75
        in_theta_el                       :   IN    std_logic_vector(24 DOWNTO 0);  -- ufix25
        AXI4_ACLK                         :   IN    std_logic;  -- ufix1
        AXI4_ARESETN                      :   IN    std_logic;  -- ufix1
        AXI4_AWID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_AWADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_AWLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_AWSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_AWLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_AWCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_AWPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWVALID                      :   IN    std_logic;  -- ufix1
        AXI4_WDATA                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_WSTRB                        :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_WLAST                        :   IN    std_logic;  -- ufix1
        AXI4_WVALID                       :   IN    std_logic;  -- ufix1
        AXI4_BREADY                       :   IN    std_logic;  -- ufix1
        AXI4_ARID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_ARADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_ARLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_ARSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_ARLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_ARCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_ARPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARVALID                      :   IN    std_logic;  -- ufix1
        AXI4_RREADY                       :   IN    std_logic;  -- ufix1
        i_abc1_pl_0                       :   OUT   std_logic_vector(74 DOWNTO 0);  -- ufix75
        i_abc2_pl_0                       :   OUT   std_logic_vector(74 DOWNTO 0);  -- ufix75
        i_abc3_pl_0                       :   OUT   std_logic_vector(74 DOWNTO 0);  -- ufix75
        out_theta_el                      :   OUT   std_logic_vector(24 DOWNTO 0);  -- ufix25
        AXI4_AWREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_WREADY                       :   OUT   std_logic;  -- ufix1
        AXI4_BID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_BRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_BVALID                       :   OUT   std_logic;  -- ufix1
        AXI4_ARREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_RID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_RDATA                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_RRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_RLAST                        :   OUT   std_logic;  -- ufix1
        AXI4_RVALID                       :   OUT   std_logic  -- ufix1
        );
END uz_pmsm_model_9ph_opti;


ARCHITECTURE rtl OF uz_pmsm_model_9ph_opti IS

  -- Component Declarations
  COMPONENT uz_pmsm_model_9ph_opti_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_9ph_opti_axi4
    PORT( reset                           :   IN    std_logic;
          AXI4_ACLK                       :   IN    std_logic;  -- ufix1
          AXI4_ARESETN                    :   IN    std_logic;  -- ufix1
          AXI4_AWID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_AWADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_AWLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_AWSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_AWLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_AWCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_AWPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWVALID                    :   IN    std_logic;  -- ufix1
          AXI4_WDATA                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_WSTRB                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_WLAST                      :   IN    std_logic;  -- ufix1
          AXI4_WVALID                     :   IN    std_logic;  -- ufix1
          AXI4_BREADY                     :   IN    std_logic;  -- ufix1
          AXI4_ARID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_ARADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_ARLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_ARSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_ARLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_ARCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_ARPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARVALID                    :   IN    std_logic;  -- ufix1
          AXI4_RREADY                     :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_outputs                    :   IN    vector_of_std_logic_vector32(0 TO 4);  -- ufix32 [5]
          read_i_dq_ps                    :   IN    vector_of_std_logic_vector32(0 TO 8);  -- ufix32 [9]
          AXI4_AWREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_WREADY                     :   OUT   std_logic;  -- ufix1
          AXI4_BID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_BRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_BVALID                     :   OUT   std_logic;  -- ufix1
          AXI4_ARREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_RID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_RDATA                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_RRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_RLAST                      :   OUT   std_logic;  -- ufix1
          AXI4_RVALID                     :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_input                     :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]
          write_Model_Parameter_reset_integrators :   OUT   std_logic;  -- ufix1
          write_Model_Parameter_simulate_mechanical :   OUT   std_logic;  -- ufix1
          write_Model_Parameter_switch_pspl :   OUT   std_logic;  -- ufix1
          write_Model_Parameter_control_dq_abc :   OUT   std_logic;  -- ufix1
          write_physical_parameters_mu    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_M_R0  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_1_L_d :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_1_L_q :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_R_1   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_1_J   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_polepair :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_psi_pm :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_z1  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_z2  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_x1  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_y1  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_x2  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_y2  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_physical_parameters_L_z3  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_9ph_opti_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          Model_Parameter_reset_integrators :   IN    std_logic;  -- ufix1
          Model_Parameter_simulate_mechanical :   IN    std_logic;  -- ufix1
          Model_Parameter_switch_pspl     :   IN    std_logic;  -- ufix1
          Model_Parameter_control_dq_abc  :   IN    std_logic;  -- ufix1
          physical_parameters_1_J         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_mu          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_M_R0        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_1_L_d       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_1_L_q       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_R_1         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_polepair    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_psi_pm      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_z1        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_z2        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_x1        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_y1        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_x2        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_y2        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          physical_parameters_L_z3        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_0                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_3                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          u_abc1_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          in_theta_el                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          ce_out                          :   OUT   std_logic;  -- ufix1
          outputs_0                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_1                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_2                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_3                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_4                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_0                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_1                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_2                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_3                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_4                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_5                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_6                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_7                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_dq_ps_8                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          i_abc1_pl_0                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc1_pl_1                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc1_pl_2                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc2_pl_0                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc2_pl_1                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc2_pl_2                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc3_pl_0                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc3_pl_1                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          i_abc3_pl_2                     :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          out_theta_el                    :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25_En12
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_model_9ph_opti_reset_sync
    USE ENTITY work.uz_pmsm_model_9ph_opti_reset_sync(rtl);

  FOR ALL : uz_pmsm_model_9ph_opti_axi4
    USE ENTITY work.uz_pmsm_model_9ph_opti_axi4(rtl);

  FOR ALL : uz_pmsm_model_9ph_opti_dut
    USE ENTITY work.uz_pmsm_model_9ph_opti_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL u_abc1_pl_0_unsigned             : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL u_abc1_pl_0_slice                : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc1_pl_0_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc1_pl_0_slice_1              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc1_pl_1_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc1_pl_0_slice_2              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc1_pl_2_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc2_pl_0_unsigned             : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL u_abc2_pl_0_slice                : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_0_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc2_pl_0_slice_1              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_1_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc2_pl_0_slice_2              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_2_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc3_pl_0_unsigned             : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL u_abc3_pl_0_slice                : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_0_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc3_pl_0_slice_1              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_1_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL u_abc3_pl_0_slice_2              : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_2_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL in_theta_el_unsigned             : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL in_theta_el_sig                  : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL write_input_unsigned             : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL read_i_dq_ps_vec                 : vector_of_std_logic_vector32(0 TO 8);  -- ufix32 [9]
  SIGNAL read_outputs_vec                 : vector_of_std_logic_vector32(0 TO 4);  -- ufix32 [5]
  SIGNAL AXI4_BID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_BRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_RID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_RDATA_tmp                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_RRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_Model_Parameter_reset_integrators : std_logic;  -- ufix1
  SIGNAL write_Model_Parameter_simulate_mechanical : std_logic;  -- ufix1
  SIGNAL write_Model_Parameter_switch_pspl : std_logic;  -- ufix1
  SIGNAL write_Model_Parameter_control_dq_abc : std_logic;  -- ufix1
  SIGNAL write_physical_parameters_mu     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_M_R0   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_1_L_d  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_1_L_q  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_R_1    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_1_J    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_polepair : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_psi_pm : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_z1   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_z2   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_x1   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_y1   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_x2   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_y2   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_physical_parameters_L_z3   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL i_abc1_pl_0_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc1_pl_1_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc1_pl_2_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc2_pl_0_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc2_pl_1_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc2_pl_2_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc3_pl_0_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc3_pl_1_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc3_pl_2_sig                  : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL out_theta_el_sig                 : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL i_abc1_pl_2_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc1_pl_1_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc1_pl_0_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc1_pl_0_tmp                  : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL i_abc2_pl_2_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc2_pl_1_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc2_pl_0_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc2_pl_0_tmp                  : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL i_abc3_pl_2_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc3_pl_1_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc3_pl_0_sig_signed           : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL i_abc3_pl_0_tmp                  : unsigned(74 DOWNTO 0);  -- ufix75
  SIGNAL out_theta_el_sig_signed          : signed(24 DOWNTO 0);  -- sfix25_En12
  SIGNAL out_theta_el_tmp                 : unsigned(24 DOWNTO 0);  -- ufix25

BEGIN
  u_uz_pmsm_model_9ph_opti_reset_sync_inst : uz_pmsm_model_9ph_opti_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_uz_pmsm_model_9ph_opti_axi4_inst : uz_pmsm_model_9ph_opti_axi4
    PORT MAP( reset => reset,
              AXI4_ACLK => AXI4_ACLK,  -- ufix1
              AXI4_ARESETN => AXI4_ARESETN,  -- ufix1
              AXI4_AWID => AXI4_AWID,  -- ufix12
              AXI4_AWADDR => AXI4_AWADDR,  -- ufix16
              AXI4_AWLEN => AXI4_AWLEN,  -- ufix8
              AXI4_AWSIZE => AXI4_AWSIZE,  -- ufix3
              AXI4_AWBURST => AXI4_AWBURST,  -- ufix2
              AXI4_AWLOCK => AXI4_AWLOCK,  -- ufix1
              AXI4_AWCACHE => AXI4_AWCACHE,  -- ufix4
              AXI4_AWPROT => AXI4_AWPROT,  -- ufix3
              AXI4_AWVALID => AXI4_AWVALID,  -- ufix1
              AXI4_WDATA => AXI4_WDATA,  -- ufix32
              AXI4_WSTRB => AXI4_WSTRB,  -- ufix4
              AXI4_WLAST => AXI4_WLAST,  -- ufix1
              AXI4_WVALID => AXI4_WVALID,  -- ufix1
              AXI4_BREADY => AXI4_BREADY,  -- ufix1
              AXI4_ARID => AXI4_ARID,  -- ufix12
              AXI4_ARADDR => AXI4_ARADDR,  -- ufix16
              AXI4_ARLEN => AXI4_ARLEN,  -- ufix8
              AXI4_ARSIZE => AXI4_ARSIZE,  -- ufix3
              AXI4_ARBURST => AXI4_ARBURST,  -- ufix2
              AXI4_ARLOCK => AXI4_ARLOCK,  -- ufix1
              AXI4_ARCACHE => AXI4_ARCACHE,  -- ufix4
              AXI4_ARPROT => AXI4_ARPROT,  -- ufix3
              AXI4_ARVALID => AXI4_ARVALID,  -- ufix1
              AXI4_RREADY => AXI4_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_outputs => read_outputs_vec,  -- ufix32 [5]
              read_i_dq_ps => read_i_dq_ps_vec,  -- ufix32 [9]
              AXI4_AWREADY => AXI4_AWREADY,  -- ufix1
              AXI4_WREADY => AXI4_WREADY,  -- ufix1
              AXI4_BID => AXI4_BID_tmp,  -- ufix12
              AXI4_BRESP => AXI4_BRESP_tmp,  -- ufix2
              AXI4_BVALID => AXI4_BVALID,  -- ufix1
              AXI4_ARREADY => AXI4_ARREADY,  -- ufix1
              AXI4_RID => AXI4_RID_tmp,  -- ufix12
              AXI4_RDATA => AXI4_RDATA_tmp,  -- ufix32
              AXI4_RRESP => AXI4_RRESP_tmp,  -- ufix2
              AXI4_RLAST => AXI4_RLAST,  -- ufix1
              AXI4_RVALID => AXI4_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_input => write_input_unsigned,  -- ufix32 [4]
              write_Model_Parameter_reset_integrators => write_Model_Parameter_reset_integrators,  -- ufix1
              write_Model_Parameter_simulate_mechanical => write_Model_Parameter_simulate_mechanical,  -- ufix1
              write_Model_Parameter_switch_pspl => write_Model_Parameter_switch_pspl,  -- ufix1
              write_Model_Parameter_control_dq_abc => write_Model_Parameter_control_dq_abc,  -- ufix1
              write_physical_parameters_mu => write_physical_parameters_mu,  -- ufix32
              write_physical_parameters_M_R0 => write_physical_parameters_M_R0,  -- ufix32
              write_physical_parameters_1_L_d => write_physical_parameters_1_L_d,  -- ufix32
              write_physical_parameters_1_L_q => write_physical_parameters_1_L_q,  -- ufix32
              write_physical_parameters_R_1 => write_physical_parameters_R_1,  -- ufix32
              write_physical_parameters_1_J => write_physical_parameters_1_J,  -- ufix32
              write_physical_parameters_polepair => write_physical_parameters_polepair,  -- ufix32
              write_physical_parameters_psi_pm => write_physical_parameters_psi_pm,  -- ufix32
              write_physical_parameters_L_z1 => write_physical_parameters_L_z1,  -- ufix32
              write_physical_parameters_L_z2 => write_physical_parameters_L_z2,  -- ufix32
              write_physical_parameters_L_x1 => write_physical_parameters_L_x1,  -- ufix32
              write_physical_parameters_L_y1 => write_physical_parameters_L_y1,  -- ufix32
              write_physical_parameters_L_x2 => write_physical_parameters_L_x2,  -- ufix32
              write_physical_parameters_L_y2 => write_physical_parameters_L_y2,  -- ufix32
              write_physical_parameters_L_z3 => write_physical_parameters_L_z3,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_uz_pmsm_model_9ph_opti_dut_inst : uz_pmsm_model_9ph_opti_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              Model_Parameter_reset_integrators => write_Model_Parameter_reset_integrators,  -- ufix1
              Model_Parameter_simulate_mechanical => write_Model_Parameter_simulate_mechanical,  -- ufix1
              Model_Parameter_switch_pspl => write_Model_Parameter_switch_pspl,  -- ufix1
              Model_Parameter_control_dq_abc => write_Model_Parameter_control_dq_abc,  -- ufix1
              physical_parameters_1_J => write_physical_parameters_1_J,  -- ufix32
              physical_parameters_mu => write_physical_parameters_mu,  -- ufix32
              physical_parameters_M_R0 => write_physical_parameters_M_R0,  -- ufix32
              physical_parameters_1_L_d => write_physical_parameters_1_L_d,  -- ufix32
              physical_parameters_1_L_q => write_physical_parameters_1_L_q,  -- ufix32
              physical_parameters_R_1 => write_physical_parameters_R_1,  -- ufix32
              physical_parameters_polepair => write_physical_parameters_polepair,  -- ufix32
              physical_parameters_psi_pm => write_physical_parameters_psi_pm,  -- ufix32
              physical_parameters_L_z1 => write_physical_parameters_L_z1,  -- ufix32
              physical_parameters_L_z2 => write_physical_parameters_L_z2,  -- ufix32
              physical_parameters_L_x1 => write_physical_parameters_L_x1,  -- ufix32
              physical_parameters_L_y1 => write_physical_parameters_L_y1,  -- ufix32
              physical_parameters_L_x2 => write_physical_parameters_L_x2,  -- ufix32
              physical_parameters_L_y2 => write_physical_parameters_L_y2,  -- ufix32
              physical_parameters_L_z3 => write_physical_parameters_L_z3,  -- ufix32
              input_0 => write_input_unsigned(0),  -- ufix32
              input_1 => write_input_unsigned(1),  -- ufix32
              input_2 => write_input_unsigned(2),  -- ufix32
              input_3 => write_input_unsigned(3),  -- ufix32
              u_abc1_pl_0 => std_logic_vector(u_abc1_pl_0_sig),  -- sfix25_En12
              u_abc1_pl_1 => std_logic_vector(u_abc1_pl_1_sig),  -- sfix25_En12
              u_abc1_pl_2 => std_logic_vector(u_abc1_pl_2_sig),  -- sfix25_En12
              u_abc2_pl_0 => std_logic_vector(u_abc2_pl_0_sig),  -- sfix25_En12
              u_abc2_pl_1 => std_logic_vector(u_abc2_pl_1_sig),  -- sfix25_En12
              u_abc2_pl_2 => std_logic_vector(u_abc2_pl_2_sig),  -- sfix25_En12
              u_abc3_pl_0 => std_logic_vector(u_abc3_pl_0_sig),  -- sfix25_En12
              u_abc3_pl_1 => std_logic_vector(u_abc3_pl_1_sig),  -- sfix25_En12
              u_abc3_pl_2 => std_logic_vector(u_abc3_pl_2_sig),  -- sfix25_En12
              in_theta_el => std_logic_vector(in_theta_el_sig),  -- sfix25_En12
              ce_out => ce_out_sig,  -- ufix1
              outputs_0 => read_outputs_vec(0),  -- ufix32
              outputs_1 => read_outputs_vec(1),  -- ufix32
              outputs_2 => read_outputs_vec(2),  -- ufix32
              outputs_3 => read_outputs_vec(3),  -- ufix32
              outputs_4 => read_outputs_vec(4),  -- ufix32
              i_dq_ps_0 => read_i_dq_ps_vec(0),  -- ufix32
              i_dq_ps_1 => read_i_dq_ps_vec(1),  -- ufix32
              i_dq_ps_2 => read_i_dq_ps_vec(2),  -- ufix32
              i_dq_ps_3 => read_i_dq_ps_vec(3),  -- ufix32
              i_dq_ps_4 => read_i_dq_ps_vec(4),  -- ufix32
              i_dq_ps_5 => read_i_dq_ps_vec(5),  -- ufix32
              i_dq_ps_6 => read_i_dq_ps_vec(6),  -- ufix32
              i_dq_ps_7 => read_i_dq_ps_vec(7),  -- ufix32
              i_dq_ps_8 => read_i_dq_ps_vec(8),  -- ufix32
              i_abc1_pl_0 => i_abc1_pl_0_sig,  -- sfix25_En12
              i_abc1_pl_1 => i_abc1_pl_1_sig,  -- sfix25_En12
              i_abc1_pl_2 => i_abc1_pl_2_sig,  -- sfix25_En12
              i_abc2_pl_0 => i_abc2_pl_0_sig,  -- sfix25_En12
              i_abc2_pl_1 => i_abc2_pl_1_sig,  -- sfix25_En12
              i_abc2_pl_2 => i_abc2_pl_2_sig,  -- sfix25_En12
              i_abc3_pl_0 => i_abc3_pl_0_sig,  -- sfix25_En12
              i_abc3_pl_1 => i_abc3_pl_1_sig,  -- sfix25_En12
              i_abc3_pl_2 => i_abc3_pl_2_sig,  -- sfix25_En12
              out_theta_el => out_theta_el_sig  -- sfix25_En12
              );

  ip_timestamp <= unsigned'(X"837066D0");

  reset_cm <=  NOT IPCORE_RESETN;

  u_abc1_pl_0_unsigned <= unsigned(u_abc1_pl_0);

  u_abc1_pl_0_slice <= u_abc1_pl_0_unsigned(24 DOWNTO 0);

  u_abc1_pl_0_sig <= signed(u_abc1_pl_0_slice);

  u_abc1_pl_0_slice_1 <= u_abc1_pl_0_unsigned(49 DOWNTO 25);

  u_abc1_pl_1_sig <= signed(u_abc1_pl_0_slice_1);

  u_abc1_pl_0_slice_2 <= u_abc1_pl_0_unsigned(74 DOWNTO 50);

  u_abc1_pl_2_sig <= signed(u_abc1_pl_0_slice_2);

  u_abc2_pl_0_unsigned <= unsigned(u_abc2_pl_0);

  u_abc2_pl_0_slice <= u_abc2_pl_0_unsigned(24 DOWNTO 0);

  u_abc2_pl_0_sig <= signed(u_abc2_pl_0_slice);

  u_abc2_pl_0_slice_1 <= u_abc2_pl_0_unsigned(49 DOWNTO 25);

  u_abc2_pl_1_sig <= signed(u_abc2_pl_0_slice_1);

  u_abc2_pl_0_slice_2 <= u_abc2_pl_0_unsigned(74 DOWNTO 50);

  u_abc2_pl_2_sig <= signed(u_abc2_pl_0_slice_2);

  u_abc3_pl_0_unsigned <= unsigned(u_abc3_pl_0);

  u_abc3_pl_0_slice <= u_abc3_pl_0_unsigned(24 DOWNTO 0);

  u_abc3_pl_0_sig <= signed(u_abc3_pl_0_slice);

  u_abc3_pl_0_slice_1 <= u_abc3_pl_0_unsigned(49 DOWNTO 25);

  u_abc3_pl_1_sig <= signed(u_abc3_pl_0_slice_1);

  u_abc3_pl_0_slice_2 <= u_abc3_pl_0_unsigned(74 DOWNTO 50);

  u_abc3_pl_2_sig <= signed(u_abc3_pl_0_slice_2);

  in_theta_el_unsigned <= unsigned(in_theta_el);

  in_theta_el_sig <= signed(in_theta_el_unsigned);

  reset_before_sync <= reset_cm OR reset_internal;



  i_abc1_pl_2_sig_signed <= signed(i_abc1_pl_2_sig);

  i_abc1_pl_1_sig_signed <= signed(i_abc1_pl_1_sig);

  i_abc1_pl_0_sig_signed <= signed(i_abc1_pl_0_sig);

  i_abc1_pl_0_tmp <= unsigned(i_abc1_pl_2_sig_signed) & unsigned(i_abc1_pl_1_sig_signed) & unsigned(i_abc1_pl_0_sig_signed);

  i_abc1_pl_0 <= std_logic_vector(i_abc1_pl_0_tmp);

  i_abc2_pl_2_sig_signed <= signed(i_abc2_pl_2_sig);

  i_abc2_pl_1_sig_signed <= signed(i_abc2_pl_1_sig);

  i_abc2_pl_0_sig_signed <= signed(i_abc2_pl_0_sig);

  i_abc2_pl_0_tmp <= unsigned(i_abc2_pl_2_sig_signed) & unsigned(i_abc2_pl_1_sig_signed) & unsigned(i_abc2_pl_0_sig_signed);

  i_abc2_pl_0 <= std_logic_vector(i_abc2_pl_0_tmp);

  i_abc3_pl_2_sig_signed <= signed(i_abc3_pl_2_sig);

  i_abc3_pl_1_sig_signed <= signed(i_abc3_pl_1_sig);

  i_abc3_pl_0_sig_signed <= signed(i_abc3_pl_0_sig);

  i_abc3_pl_0_tmp <= unsigned(i_abc3_pl_2_sig_signed) & unsigned(i_abc3_pl_1_sig_signed) & unsigned(i_abc3_pl_0_sig_signed);

  i_abc3_pl_0 <= std_logic_vector(i_abc3_pl_0_tmp);

  out_theta_el_sig_signed <= signed(out_theta_el_sig);

  out_theta_el_tmp <= unsigned(out_theta_el_sig_signed);

  out_theta_el <= std_logic_vector(out_theta_el_tmp);

  AXI4_BID <= AXI4_BID_tmp;

  AXI4_BRESP <= AXI4_BRESP_tmp;

  AXI4_RID <= AXI4_RID_tmp;

  AXI4_RDATA <= AXI4_RDATA_tmp;

  AXI4_RRESP <= AXI4_RRESP_tmp;

END rtl;

