INFO:sim:172 - Generating IP...
Resolving generics for 'RAM_64x32bit_C'...
Applying external generics to 'RAM_64x32bit_C'...
Delivering associated files for 'RAM_64x32bit_C'...
Delivering EJava files for 'RAM_64x32bit_C'...
Generating implementation netlist for 'RAM_64x32bit_C'...
INFO:sim - Pre-processing HDL files for 'RAM_64x32bit_C'...
Running synthesis for 'RAM_64x32bit_C'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_64x32bit_C'...
Writing Verilog behavioral simulation model for 'RAM_64x32bit_C'...
WARNING:sim - Overwriting existing file
   Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C/
   doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_64x32bit_C'...
Generating metadata file...
Generating ISE project file for 'RAM_64x32bit_C'...
Generating ISE project...
XCO file found: RAM_64x32bit_C.xco
XMDF file found: RAM_64x32bit_C_xmdf.tcl
Adding
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.asy
-view all -origin_type imported
Adding
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.ngc
-view all -origin_type created
Checking file
"Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.ng
c" for project device match ...
File
"Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.ng
c" device information matches project device.
Adding
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.sym
-view all -origin_type imported
Adding
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C
   .v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/WorkSpace/Verilog/Young_05_RAM_64x32bit/ipcore_dir/tmp/_cg/RAM_64x32bit_C.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_64x32bit_C"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_64x32bit_C'.
