{"filename": "verilator-5.026-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.026-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5461657", "isize": "23477006", "md5sum": "1f79d86fe6158f161f1dde704ca6fbfb", "sha256sum": "ee5b6678d2f6b087178e9178c090dac75a5a42abe7f32dd9590316c0272f3975", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmZt41UACgkQeGxj8zDXy5KezhAAvPsjjb+YYxcMQ5D/wsSOOdgT4EqSZhWV3ppzdyFKQVJ5ylu6I8AHgO5iAotf7ox/wRSvxEnkx2uLngrJ4mzyq4wDcc08wpI7FJin9p0Xemvb1jKIPbTYfnQlIUQrk4KE9Ji0CV6nX2PcxHnQ2i4i2eINOepB3kJM10chAYf4ZxMW6YOYP28ztGmuYRTbw6/VDuliQBx2FeOx2ACYpTJYtRNLRsmwF9MsHMcaqwjPfyAZXiOjgk5PJ1ouOhVmTj3YzMvMP449jWypsrrkddkyRldCmixC/i5vhKYK5FVH0iuq404l/89EFQ5oz6wxKjZ2ukRTrFtqgOnZtYrcmT0dtlscZCSWyAptobgnSMG/xrpMw9BRdiZyotbeEdpK3kN9vJWtCtLJdJJ9dq0r5i22zrzk619cUJ097BI3iOA89Myb1xRGmIoH0TVx4uLJ34ttFv3R+JoQkLnyX+C9WuxJpnH8HxofCClbwf+249r9oqofE1xQUuq4qiBPM9FX9rUuSZDU4cILO2nmJ40O3gGlRCrcvBWSW5ECgbSF3uqXuVfvIVO20X7MYWYX8kCM2EPi9oo/iInmTafWibKvQj/bTHk5PNkLq4STyXuVhnlTXuHtnAr3zipqje6JxbtbBx0oA58KSJ4Tq8ZO5ws+tTInwYVPr2csQ+3tjxkjYsnlLCg=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1718477474", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"]}