INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/Sequential Circuits/master_slave_ff/master_slave_ff.srcs/sources_1/new/ms2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-311] analyzing module sr_ff
