<?xml version="1.0" encoding="UTF-8"?>
<!-- TMS320C2000 Enhanced Debug Counter Registers
     ===================================
     The offsets noted below are based on the base address that is specified in the device file that includes this file 
     -->
<module id="EnhancedDebugHWBPRegs" HW_revision="" XML_version="1" description="Enhanced Debug HWBP Registers">

    <register id="CTM_CNTL1" acronym="CTM_CNTL1" offset="0x0" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Reset Input select"  range="" rwaccess="RW" />
        <bitfield id="RST_EN" width="1" begin="10" end="10" resetval="0" description= "Enable Reset"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="7" end="7" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="6" end="6" resetval="0" description= "Stop bit (Halt/No Halt of CPU)  range=" rwaccess="RW" />
        <bitfield id="RST_ON_MATCH" width="1" begin="4" end="4" resetval="0" description= "Reset on match bit" rwaccess="RW" />
        <bitfield id="EVENT_MODE" width="1" begin="3" end="3" resetval="0" description= "Event mode bit" rwaccess="RW" />
        <bitfield id="START_STOP_MODE" width="1" begin="2" end="2" resetval="0" description= "Start/stop mode bit" rwaccess="RW" />
    </register>
    <register id="CTM_STATUS1" acronym="CTM_STATUS1" offset="0x1" page="1" width="16" description="" >
        <bitfield id="STATUS" width="4" begin="15" end="12" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="10" begin="11" end="2" resetval="0x2" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="OVERFLOW" width="1" begin="1" end="1" resetval="0" description= "Counter Overflowed" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "Counter Event Fired bits" rwaccess="R" />
    </register>
    <register id="CTM_REF_LOW1" acronym="CTM_REF_LOW1" offset="0x2" page="1" width="16" description="Lower 16 bits of the counter reference value." />
    <register id="CTM_REF_HIGH1" acronym="CTM_REF_HIGH1" offset="0x3" page="1" width="16" description="Higher 16 bits of the counter reference value." />
    <register id="CTM_COUNT_LOW1" acronym="CTM_COUNT_LOW1" offset="0x4" page="1" width="16" description="Lower 16 bits of the current count value." />
    <register id="CTM_COUNT_HIGH1" acronym="CTM_COUNT_HIGH1" offset="0x5" page="1" width="16" description="Higher 16 bits of the current count value." />
    <register id="CTM_MAX_COUNT_LOW1" acronym="CTM_MAX_COUNT_LOW1" offset="0x6" page="1" width="16" description="Lower 16 bits of the maximum recorded counter value." />
    <register id="CTM_MAX_COUNT_HIGH1" acronym="CTM_MAX_COUNT_HIGH1" offset="0x7" page="1" width="16" description="Higher 16 bits of the maximum recorded counter value." />
    <register id="CTM_INPUT_SEL1" acronym="CTM_INPUT_SEL1" offset="0x8" page="1" width="16" description="" >
        <bitfield id="STO_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Stop input select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL" width="5" begin="10" end="6" resetval="0" description= "Start input select"  range="" rwaccess="RW" />
        <bitfield id="CNT_INP_SEL" width="5" begin="5" end="1" resetval="0" description= "Count input select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_EN" width="1" begin="0" end="0" resetval="0" description= "Count input select enable"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_CLEAR1" acronym="CTM_CLEAR1" offset="0x9" page="1" width="16" description="" >
        <bitfield id="OVERFLOW_CLEAR" width="1" begin="1" end="1" resetval="0" description= "Clear OVERFLOW"  range="" rwaccess="RW" />
        <bitfield id="EVENT_CLEAR" width="0" begin="0" end="0" resetval="0" description= "Clear EVENT_FIRED"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_INPUT_SEL_MSB1" acronym="CTM_INPUT_SEL_MSB1" offset="0xA" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL_MSB" width="1" begin="12" end="12" resetval="0" description= "Reset Input Select"  range="" rwaccess="RW" />
        <bitfield id="STO_INP_SEL_MSB" width="1" begin="8" end="8" resetval="0" description= "Stop Input Select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL_MSB" width="1" begin="4" end="4" resetval="0" description= "Start Input Select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_MSB" width="1" begin="0" end="0" resetval="0" description= "Count Input Select"  range="" rwaccess="RW" />
    </register>
    
    <register id="CTM_CNTL2" acronym="CTM_CNTL2" offset="0x10" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Reset Input select"  range="" rwaccess="RW" />
        <bitfield id="RST_EN" width="1" begin="10" end="10" resetval="0" description= "Enable Reset"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="7" end="7" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="6" end="6" resetval="0" description= "Stop bit (Halt/No Halt of CPU)  range=" rwaccess="RW" />
        <bitfield id="RST_ON_MATCH" width="1" begin="4" end="4" resetval="0" description= "Reset on match bit" rwaccess="RW" />
        <bitfield id="EVENT_MODE" width="1" begin="3" end="3" resetval="0" description= "Event mode bit" rwaccess="RW" />
        <bitfield id="START_STOP_MODE" width="1" begin="2" end="2" resetval="0" description= "Start/stop mode bit" rwaccess="RW" />
    </register>
    <register id="CTM_STATUS2" acronym="CTM_STATUS2" offset="0x11" page="1" width="16" description="" >
        <bitfield id="STATUS" width="4" begin="15" end="12" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="10" begin="11" end="2" resetval="0x2" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="OVERFLOW" width="1" begin="1" end="1" resetval="0" description= "Counter Overflowed" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "Counter Event Fired bits" rwaccess="R" />
    </register>
    <register id="CTM_REF_LOW2" acronym="CTM_REF_LOW2" offset="0x12" page="1" width="16" description="Lower 16 bits of the counter reference value." />
    <register id="CTM_REF_HIGH2" acronym="CTM_REF_HIGH2" offset="0x13" page="1" width="16" description="Higher 16 bits of the counter reference value." />
    <register id="CTM_COUNT_LOW2" acronym="CTM_COUNT_LOW2" offset="0x14" page="1" width="16" description="Lower 16 bits of the current count value." />
    <register id="CTM_COUNT_HIGH2" acronym="CTM_COUNT_HIGH2" offset="0x15" page="1" width="16" description="Higher 16 bits of the current count value." />
    <register id="CTM_MAX_COUNT_LOW2" acronym="CTM_MAX_COUNT_LOW2" offset="0x16" page="1" width="16" description="Lower 16 bits of the maximum recorded counter value." />
    <register id="CTM_MAX_COUNT_HIGH2" acronym="CTM_MAX_COUNT_HIGH2" offset="0x17" page="1" width="16" description="Higher 16 bits of the maximum recorded counter value." />
    <register id="CTM_INPUT_SEL2" acronym="CTM_INPUT_SEL2" offset="0x18" page="1" width="16" description="" >
        <bitfield id="STO_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Stop input select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL" width="5" begin="10" end="6" resetval="0" description= "Start input select"  range="" rwaccess="RW" />
        <bitfield id="CNT_INP_SEL" width="5" begin="5" end="1" resetval="0" description= "Count input select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_EN" width="1" begin="0" end="0" resetval="0" description= "Count input select enable"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_CLEAR2" acronym="CTM_CLEAR2" offset="0x19" page="1" width="16" description="" >
        <bitfield id="OVERFLOW_CLEAR" width="1" begin="1" end="1" resetval="0" description= "Clear OVERFLOW"  range="" rwaccess="RW" />
        <bitfield id="EVENT_CLEAR" width="0" begin="0" end="0" resetval="0" description= "Clear EVENT_FIRED"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_INPUT_SEL_MSB2" acronym="CTM_INPUT_SEL_MSB2" offset="0x1A" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL_MSB" width="1" begin="12" end="12" resetval="0" description= "Reset Input Select"  range="" rwaccess="RW" />
        <bitfield id="STO_INP_SEL_MSB" width="1" begin="8" end="8" resetval="0" description= "Stop Input Select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL_MSB" width="1" begin="4" end="4" resetval="0" description= "Start Input Select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_MSB" width="1" begin="0" end="0" resetval="0" description= "Count Input Select"  range="" rwaccess="RW" />
    </register>
    
    <register id="CTM_CNTL3" acronym="CTM_CNTL3" offset="0x20" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Reset Input select"  range="" rwaccess="RW" />
        <bitfield id="RST_EN" width="1" begin="10" end="10" resetval="0" description= "Enable Reset"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="7" end="7" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="6" end="6" resetval="0" description= "Stop bit (Halt/No Halt of CPU)  range=" rwaccess="RW" />
        <bitfield id="RST_ON_MATCH" width="1" begin="4" end="4" resetval="0" description= "Reset on match bit" rwaccess="RW" />
        <bitfield id="EVENT_MODE" width="1" begin="3" end="3" resetval="0" description= "Event mode bit" rwaccess="RW" />
        <bitfield id="START_STOP_MODE" width="1" begin="2" end="2" resetval="0" description= "Start/stop mode bit" rwaccess="RW" />
    </register>
    <register id="CTM_STATUS3" acronym="CTM_STATUS3" offset="0x21" page="1" width="16" description="" >
        <bitfield id="STATUS" width="4" begin="15" end="12" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="10" begin="11" end="2" resetval="0x2" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="OVERFLOW" width="1" begin="1" end="1" resetval="0" description= "Counter Overflowed" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "Counter Event Fired bits" rwaccess="R" />
    </register>
    <register id="CTM_REF_LOW3" acronym="CTM_REF_LOW3" offset="0x22" page="1" width="16" description="Lower 16 bits of the counter reference value." />
    <register id="CTM_REF_HIGH3" acronym="CTM_REF_HIGH3" offset="0x23" page="1" width="16" description="Higher 16 bits of the counter reference value." />
    <register id="CTM_COUNT_LOW3" acronym="CTM_COUNT_LOW3" offset="0x24" page="1" width="16" description="Lower 16 bits of the current count value." />
    <register id="CTM_COUNT_HIGH3" acronym="CTM_COUNT_HIGH3" offset="0x25" page="1" width="16" description="Higher 16 bits of the current count value." />
    <register id="CTM_MAX_COUNT_LOW3" acronym="CTM_MAX_COUNT_LOW3" offset="0x26" page="1" width="16" description="Lower 16 bits of the maximum recorded counter value." />
    <register id="CTM_MAX_COUNT_HIGH3" acronym="CTM_MAX_COUNT_HIGH3" offset="0x27" page="1" width="16" description="Higher 16 bits of the maximum recorded counter value." />
    <register id="CTM_INPUT_SEL3" acronym="CTM_INPUT_SEL3" offset="0x28" page="1" width="16" description="" >
        <bitfield id="STO_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Stop input select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL" width="5" begin="10" end="6" resetval="0" description= "Start input select"  range="" rwaccess="RW" />
        <bitfield id="CNT_INP_SEL" width="5" begin="5" end="1" resetval="0" description= "Count input select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_EN" width="1" begin="0" end="0" resetval="0" description= "Count input select enable"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_CLEAR3" acronym="CTM_CLEAR3" offset="0x29" page="1" width="16" description="" >
        <bitfield id="OVERFLOW_CLEAR" width="1" begin="1" end="1" resetval="0" description= "Clear OVERFLOW"  range="" rwaccess="RW" />
        <bitfield id="EVENT_CLEAR" width="0" begin="0" end="0" resetval="0" description= "Clear EVENT_FIRED"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_INPUT_SEL_MSB3" acronym="CTM_INPUT_SEL_MSB3" offset="0x2A" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL_MSB" width="1" begin="12" end="12" resetval="0" description= "Reset Input Select"  range="" rwaccess="RW" />
        <bitfield id="STO_INP_SEL_MSB" width="1" begin="8" end="8" resetval="0" description= "Stop Input Select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL_MSB" width="1" begin="4" end="4" resetval="0" description= "Start Input Select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_MSB" width="1" begin="0" end="0" resetval="0" description= "Count Input Select"  range="" rwaccess="RW" />
    </register>
    
    <register id="CTM_CNTL4" acronym="CTM_CNTL4" offset="0x30" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Reset Input select"  range="" rwaccess="RW" />
        <bitfield id="RST_EN" width="1" begin="10" end="10" resetval="0" description= "Enable Reset"  range="" rwaccess="RW" />
        <bitfield id="RTOSINT" width="1" begin="7" end="7" resetval="0" description= "RTOSINT bit"  range="" rwaccess="RW" />
        <bitfield id="STOP" width="1" begin="6" end="6" resetval="0" description= "Stop bit (Halt/No Halt of CPU)  range=" rwaccess="RW" />
        <bitfield id="RST_ON_MATCH" width="1" begin="4" end="4" resetval="0" description= "Reset on match bit" rwaccess="RW" />
        <bitfield id="EVENT_MODE" width="1" begin="3" end="3" resetval="0" description= "Event mode bit" rwaccess="RW" />
        <bitfield id="START_STOP_MODE" width="1" begin="2" end="2" resetval="0" description= "Start/stop mode bit" rwaccess="RW" />
    </register>
    <register id="CTM_STATUS4" acronym="CTM_STATUS4" offset="0x31" page="1" width="16" description="" >
        <bitfield id="STATUS" width="4" begin="15" end="12" resetval="0" description= "Status bits"  range="" rwaccess="R" />
        <bitfield id="MODULE_ID" width="10" begin="11" end="2" resetval="0x2" description= "Identification bits"  range="" rwaccess="R" />
        <bitfield id="OVERFLOW" width="1" begin="1" end="1" resetval="0" description= "Counter Overflowed" rwaccess="R" />
        <bitfield id="EVENT_FIRED" width="1" begin="0" end="0" resetval="0" description= "Counter Event Fired bits" rwaccess="R" />
    </register>
    <register id="CTM_REF_LOW4" acronym="CTM_REF_LOW4" offset="0x32" page="1" width="16" description="Lower 16 bits of the counter reference value." />
    <register id="CTM_REF_HIGH4" acronym="CTM_REF_HIGH4" offset="0x33" page="1" width="16" description="Higher 16 bits of the counter reference value." />
    <register id="CTM_COUNT_LOW4" acronym="CTM_COUNT_LOW4" offset="0x34" page="1" width="16" description="Lower 16 bits of the current count value." />
    <register id="CTM_COUNT_HIGH4" acronym="CTM_COUNT_HIGH4" offset="0x35" page="1" width="16" description="Higher 16 bits of the current count value." />
    <register id="CTM_MAX_COUNT_LOW4" acronym="CTM_MAX_COUNT_LOW4" offset="0x36" page="1" width="16" description="Lower 16 bits of the maximum recorded counter value." />
    <register id="CTM_MAX_COUNT_HIGH4" acronym="CTM_MAX_COUNT_HIGH4" offset="0x37" page="1" width="16" description="Higher 16 bits of the maximum recorded counter value." />
    <register id="CTM_INPUT_SEL4" acronym="CTM_INPUT_SEL4" offset="0x38" page="1" width="16" description="" >
        <bitfield id="STO_INP_SEL" width="5" begin="15" end="11" resetval="0" description= "Stop input select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL" width="5" begin="10" end="6" resetval="0" description= "Start input select"  range="" rwaccess="RW" />
        <bitfield id="CNT_INP_SEL" width="5" begin="5" end="1" resetval="0" description= "Count input select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_EN" width="1" begin="0" end="0" resetval="0" description= "Count input select enable"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_CLEAR4" acronym="CTM_CLEAR4" offset="0x39" page="1" width="16" description="" >
        <bitfield id="OVERFLOW_CLEAR" width="1" begin="1" end="1" resetval="0" description= "Clear OVERFLOW"  range="" rwaccess="RW" />
        <bitfield id="EVENT_CLEAR" width="0" begin="0" end="0" resetval="0" description= "Clear EVENT_FIRED"  range="" rwaccess="RW" />
    </register>
    <register id="CTM_INPUT_SEL_MSB4" acronym="CTM_INPUT_SEL_MSB4" offset="0x3A" page="1" width="16" description="" >
        <bitfield id="RST_INP_SEL_MSB" width="1" begin="12" end="12" resetval="0" description= "Reset Input Select"  range="" rwaccess="RW" />
        <bitfield id="STO_INP_SEL_MSB" width="1" begin="8" end="8" resetval="0" description= "Stop Input Select"  range="" rwaccess="RW" />
        <bitfield id="STA_INP_SEL_MSB" width="1" begin="4" end="4" resetval="0" description= "Start Input Select"  range="" rwaccess="RW" />
        <bitfield id="CTM_INP_SEL_MSB" width="1" begin="0" end="0" resetval="0" description= "Count Input Select"  range="" rwaccess="RW" />
    </register>
    
</module>