{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653177514058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653177514066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 19:58:33 2022 " "Processing started: Sat May 21 19:58:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653177514066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177514066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177514066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653177514638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653177514638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem16 " "Found entity 1: mem16" {  } { { "mem16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b16 " "Found entity 1: mux1b16" {  } { { "mux1b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se16.v 1 1 " "Found 1 design units, including 1 entities, in source file se16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se16 " "Found entity 1: se16" {  } { { "se16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze16.v 1 1 " "Found 1 design units, including 1 entities, in source file ze16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ze16 " "Found entity 1: ze16" {  } { { "ze16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522137 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 memory.v(25) " "Verilog HDL Expression warning at memory.v(25): truncated literal to match 10 bits" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653177522137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockmemorycontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file blockmemorycontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_control_unit " "Found entity 1: MIPS_control_unit" {  } { { "BlockMemoryControl.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/BlockMemoryControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 connected_control_memory " "Found entity 1: connected_control_memory" {  } { { "connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_connected_control_memory " "Found entity 1: tb_connected_control_memory" {  } { { "tb_connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b16 " "Found entity 1: mux2b16" {  } { { "mux2b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulatorfull.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulatorfull.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulatorFull " "Found entity 1: accumulatorFull" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluOut ALUOut alu_sub.v(15) " "Verilog HDL Declaration information at alu_sub.v(15): object \"aluOut\" differs only in case from object \"ALUOut\" in the same scope" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653177522185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux3b16.v(10) " "Verilog HDL information at mux3b16.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653177522187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3b16 " "Found entity 1: mux3b16" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wires_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file wires_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wires_subsystem " "Found entity 1: wires_subsystem" {  } { { "wires_subsystem.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b1 " "Found entity 1: mux1b1" {  } { { "mux1b1.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file accmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccMemory " "Found entity 1: AccMemory" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_16baccumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_16baccumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_16bAccumulator " "Found entity 1: tb_16bAccumulator" {  } { { "tb_16bAccumulator.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_16bAccumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze5.v 1 1 " "Found 1 design units, including 1 entities, in source file ze5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ze5 " "Found entity 1: ze5" {  } { { "ze5.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp16.v 1 1 " "Found 1 design units, including 1 entities, in source file sp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp16 " "Found entity 1: sp16" {  } { { "sp16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/sp16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accumulatorFull " "Elaborating entity \"accumulatorFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653177522412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcs " "Elaborating entity \"PC\" for hierarchy \"PC:pcs\"" {  } { { "accumulatorFull.v" "pcs" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze5 PC:pcs\|ze5:ze5_inst " "Elaborating entity \"ze5\" for hierarchy \"PC:pcs\|ze5:ze5_inst\"" {  } { { "PC.v" "ze5_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left PC:pcs\|shift_left:zel " "Elaborating entity \"shift_left\" for hierarchy \"PC:pcs\|shift_left:zel\"" {  } { { "PC.v" "zel" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b16 PC:pcs\|mux2b16:src_mux " "Elaborating entity \"mux2b16\" for hierarchy \"PC:pcs\|mux2b16:src_mux\"" {  } { { "PC.v" "src_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b1 PC:pcs\|mux1b1:bnebeq_mux " "Elaborating entity \"mux1b1\" for hierarchy \"PC:pcs\|mux1b1:bnebeq_mux\"" {  } { { "PC.v" "bnebeq_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 PC:pcs\|reg16:pc_reg " "Elaborating entity \"reg16\" for hierarchy \"PC:pcs\|reg16:pc_reg\"" {  } { { "PC.v" "pc_reg" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccMemory AccMemory:memsub " "Elaborating entity \"AccMemory\" for hierarchy \"AccMemory:memsub\"" {  } { { "accumulatorFull.v" "memsub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control AccMemory:memsub\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"AccMemory:memsub\|control:control_inst\"" {  } { { "AccMemory.v" "control_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACCSrc control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ACCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemData control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"MemData\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BneOrBeq control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"BneOrBeq\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[0\] control.v(65) " "Inferred latch for \"BneOrBeq\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[1\] control.v(65) " "Inferred latch for \"BneOrBeq\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemData\[0\] control.v(65) " "Inferred latch for \"MemData\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[0\] control.v(65) " "Inferred latch for \"ACCSrc\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[1\] control.v(65) " "Inferred latch for \"ACCSrc\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[2\] control.v(65) " "Inferred latch for \"ACCSrc\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(65) " "Inferred latch for \"ALUOp\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(65) " "Inferred latch for \"ALUOp\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.v(65) " "Inferred latch for \"ALUOp\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] control.v(65) " "Inferred latch for \"ALUSrcB\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] control.v(65) " "Inferred latch for \"ALUSrcB\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[2\] control.v(65) " "Inferred latch for \"ALUSrcB\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[0\] control.v(65) " "Inferred latch for \"ALUSrcA\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[1\] control.v(65) " "Inferred latch for \"ALUSrcA\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[0\] control.v(65) " "Inferred latch for \"PCSrc\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[1\] control.v(65) " "Inferred latch for \"PCSrc\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b16 AccMemory:memsub\|mux1b16:mux1b16_inst " "Elaborating entity \"mux1b16\" for hierarchy \"AccMemory:memsub\|mux1b16:mux1b16_inst\"" {  } { { "AccMemory.v" "mux1b16_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory AccMemory:memsub\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"AccMemory:memsub\|memory:memory_inst\"" {  } { { "AccMemory.v" "memory_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522443 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "75 0 1023 memory.v(21) " "Verilog HDL warning at memory.v(21): number of words (75) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1653177522451 "|accumulatorFull|AccMemory:memsub|memory:memory_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory.v(38) " "Verilog HDL assignment warning at memory.v(38): truncated value with size 32 to match size of target (10)" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653177522451 "|accumulatorFull|AccMemory:memsub|memory:memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wires_subsystem wires_subsystem:wiresub " "Elaborating entity \"wires_subsystem\" for hierarchy \"wires_subsystem:wiresub\"" {  } { { "accumulatorFull.v" "wiresub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se16 wires_subsystem:wiresub\|se16:SignExtend " "Elaborating entity \"se16\" for hierarchy \"wires_subsystem:wiresub\|se16:SignExtend\"" {  } { { "wires_subsystem.v" "SignExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze16 wires_subsystem:wiresub\|ze16:ZeroExtend " "Elaborating entity \"ze16\" for hierarchy \"wires_subsystem:wiresub\|ze16:ZeroExtend\"" {  } { { "wires_subsystem.v" "ZeroExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3b16 wires_subsystem:wiresub\|mux3b16:AccSource " "Elaborating entity \"mux3b16\" for hierarchy \"wires_subsystem:wiresub\|mux3b16:AccSource\"" {  } { { "wires_subsystem.v" "AccSource" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu_sub:alus " "Elaborating entity \"alu_sub\" for hierarchy \"alu_sub:alus\"" {  } { { "accumulatorFull.v" "alus" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu_sub:alus\|alu16:ALUC " "Elaborating entity \"alu16\" for hierarchy \"alu_sub:alus\|alu16:ALUC\"" {  } { { "alu_sub.v" "ALUC" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522471 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu16.v(14) " "Verilog HDL Case Statement warning at alu16.v(14): incomplete case statement has no default case item" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] alu16.v(10) " "Inferred latch for \"Out\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] alu16.v(10) " "Inferred latch for \"Out\[1\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] alu16.v(10) " "Inferred latch for \"Out\[2\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] alu16.v(10) " "Inferred latch for \"Out\[3\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] alu16.v(10) " "Inferred latch for \"Out\[4\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] alu16.v(10) " "Inferred latch for \"Out\[5\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] alu16.v(10) " "Inferred latch for \"Out\[6\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] alu16.v(10) " "Inferred latch for \"Out\[7\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] alu16.v(10) " "Inferred latch for \"Out\[8\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] alu16.v(10) " "Inferred latch for \"Out\[9\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] alu16.v(10) " "Inferred latch for \"Out\[10\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] alu16.v(10) " "Inferred latch for \"Out\[11\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] alu16.v(10) " "Inferred latch for \"Out\[12\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] alu16.v(10) " "Inferred latch for \"Out\[13\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] alu16.v(10) " "Inferred latch for \"Out\[14\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] alu16.v(10) " "Inferred latch for \"Out\[15\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero\[0\] alu16.v(10) " "Inferred latch for \"Zero\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522473 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[15\] " "Net \"zero\[15\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[15\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[14\] " "Net \"zero\[14\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[14\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[13\] " "Net \"zero\[13\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[13\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[12\] " "Net \"zero\[12\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[12\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[11\] " "Net \"zero\[11\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[11\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[10\] " "Net \"zero\[10\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[10\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[9\] " "Net \"zero\[9\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[9\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[8\] " "Net \"zero\[8\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[8\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[7\] " "Net \"zero\[7\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[7\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[6\] " "Net \"zero\[6\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[6\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[5\] " "Net \"zero\[5\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[5\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[4\] " "Net \"zero\[4\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[4\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[3\] " "Net \"zero\[3\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[3\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[2\] " "Net \"zero\[2\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[2\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zero\[1\] " "Net \"zero\[1\]\" is missing source, defaulting to GND" {  } { { "accumulatorFull.v" "zero\[1\]" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 44 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653177522512 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653177522512 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/16bAccumulator.ram0_memory_16436850.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/16bAccumulator.ram0_memory_16436850.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1653177522735 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "AccMemory:memsub\|memory:memory_inst\|ram " "Created node \"AccMemory:memsub\|memory:memory_inst\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "memory.v" "ram" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 15 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1653177522735 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AccMemory:memsub\|memory:memory_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AccMemory:memsub\|memory:memory_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/16bAccumulator.ram0_memory_16436850.hdl.mif " "Parameter INIT_FILE set to db/16bAccumulator.ram0_memory_16436850.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653177522806 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653177522806 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653177522806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177522896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/16bAccumulator.ram0_memory_16436850.hdl.mif " "Parameter \"INIT_FILE\" = \"db/16bAccumulator.ram0_memory_16436850.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653177522896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653177522896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pi91 " "Found entity 1: altsyncram_pi91" {  } { { "db/altsyncram_pi91.tdf" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/altsyncram_pi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177522949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177522949 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653177523082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AccMemory:memsub\|control:control_inst\|MemData\[0\] " "Latch AccMemory:memsub\|control:control_inst\|MemData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|current_state.Jal " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|current_state.Jal" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[0\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[1\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[1\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AccMemory:memsub\|control:control_inst\|PCSrc\[0\] " "Latch AccMemory:memsub\|control:control_inst\|PCSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|current_state.Jal " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|current_state.Jal" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AccMemory:memsub\|control:control_inst\|BneOrBeq\[0\] " "Latch AccMemory:memsub\|control:control_inst\|BneOrBeq\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|current_state.Bne " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|current_state.Bne" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[1\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[2\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[3\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[4\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[5\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[6\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[7\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[8\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[9\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[10\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[11\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[12\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[13\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[14\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_sub:alus\|alu16:ALUC\|Out\[15\] " "Latch alu_sub:alus\|alu16:ALUC\|Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AccMemory:memsub\|control:control_inst\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AccMemory:memsub\|control:control_inst\|ALUOp\[2\]" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653177523092 ""}  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reg16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653177523092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653177523324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653177523704 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_pi91:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"AccMemory:memsub\|memory:memory_inst\|altsyncram:ram_rtl_0\|altsyncram_pi91:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_pi91.tdf" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/db/altsyncram_pi91.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 113 0 0 } } { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 100 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177523704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg " "Generated suppressed messages file C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177523735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653177523851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177523851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "488 " "Implemented 488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653177523913 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653177523913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653177523913 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653177523913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653177523913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653177523935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 19:58:43 2022 " "Processing ended: Sat May 21 19:58:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653177523935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653177523935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653177523935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177523935 ""}
