{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651904304501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651904304502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:18:24 2022 " "Processing started: Sat May 07 14:18:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651904304502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904304502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Wave -c LED_Wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Wave -c LED_Wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904304502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651904304866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651904304866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Wave " "Found entity 1: LED_Wave" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651904310830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wave_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wave_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Wave_tb " "Found entity 1: LED_Wave_tb" {  } { { "LED_Wave_tb.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651904310833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_Wave " "Elaborating entity \"LED_Wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651904310855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 LED_Wave.v(27) " "Verilog HDL assignment warning at LED_Wave.v(27): truncated value with size 32 to match size of target (28)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 LED_Wave.v(35) " "Verilog HDL assignment warning at LED_Wave.v(35): truncated value with size 32 to match size of target (28)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 LED_Wave.v(45) " "Verilog HDL assignment warning at LED_Wave.v(45): truncated value with size 32 to match size of target (19)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 LED_Wave.v(53) " "Verilog HDL assignment warning at LED_Wave.v(53): truncated value with size 32 to match size of target (21)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 LED_Wave.v(62) " "Verilog HDL assignment warning at LED_Wave.v(62): truncated value with size 32 to match size of target (21)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state LED_Wave.v(70) " "Verilog HDL Always Construct warning at LED_Wave.v(70): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(81) " "Verilog HDL Always Construct warning at LED_Wave.v(81): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(82) " "Verilog HDL Always Construct warning at LED_Wave.v(82): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(85) " "Verilog HDL Always Construct warning at LED_Wave.v(85): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(86) " "Verilog HDL Always Construct warning at LED_Wave.v(86): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(87) " "Verilog HDL Always Construct warning at LED_Wave.v(87): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(90) " "Verilog HDL Always Construct warning at LED_Wave.v(90): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(91) " "Verilog HDL Always Construct warning at LED_Wave.v(91): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(92) " "Verilog HDL Always Construct warning at LED_Wave.v(92): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(95) " "Verilog HDL Always Construct warning at LED_Wave.v(95): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(96) " "Verilog HDL Always Construct warning at LED_Wave.v(96): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(97) " "Verilog HDL Always Construct warning at LED_Wave.v(97): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(100) " "Verilog HDL Always Construct warning at LED_Wave.v(100): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(101) " "Verilog HDL Always Construct warning at LED_Wave.v(101): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(102) " "Verilog HDL Always Construct warning at LED_Wave.v(102): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(105) " "Verilog HDL Always Construct warning at LED_Wave.v(105): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(106) " "Verilog HDL Always Construct warning at LED_Wave.v(106): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(107) " "Verilog HDL Always Construct warning at LED_Wave.v(107): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(110) " "Verilog HDL Always Construct warning at LED_Wave.v(110): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(111) " "Verilog HDL Always Construct warning at LED_Wave.v(111): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310857 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(112) " "Verilog HDL Always Construct warning at LED_Wave.v(112): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(115) " "Verilog HDL Always Construct warning at LED_Wave.v(115): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(116) " "Verilog HDL Always Construct warning at LED_Wave.v(116): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(117) " "Verilog HDL Always Construct warning at LED_Wave.v(117): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(120) " "Verilog HDL Always Construct warning at LED_Wave.v(120): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(121) " "Verilog HDL Always Construct warning at LED_Wave.v(121): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(122) " "Verilog HDL Always Construct warning at LED_Wave.v(122): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_10 LED_Wave.v(125) " "Verilog HDL Always Construct warning at LED_Wave.v(125): variable \"Clk_100_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Clk_100_90 LED_Wave.v(126) " "Verilog HDL Always Construct warning at LED_Wave.v(126): variable \"Clk_100_90\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LED_Wave.v(79) " "Verilog HDL Case Statement warning at LED_Wave.v(79): incomplete case statement has no default case item" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Led LED_Wave.v(78) " "Verilog HDL Always Construct warning at LED_Wave.v(78): inferring latch(es) for variable \"Led\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[0\] LED_Wave.v(78) " "Inferred latch for \"Led\[0\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[1\] LED_Wave.v(78) " "Inferred latch for \"Led\[1\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[2\] LED_Wave.v(78) " "Inferred latch for \"Led\[2\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[3\] LED_Wave.v(78) " "Inferred latch for \"Led\[3\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[4\] LED_Wave.v(78) " "Inferred latch for \"Led\[4\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[5\] LED_Wave.v(78) " "Inferred latch for \"Led\[5\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[6\] LED_Wave.v(78) " "Inferred latch for \"Led\[6\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[7\] LED_Wave.v(78) " "Inferred latch for \"Led\[7\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[8\] LED_Wave.v(78) " "Inferred latch for \"Led\[8\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Led\[9\] LED_Wave.v(78) " "Inferred latch for \"Led\[9\]\" at LED_Wave.v(78)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 LED_Wave.v(73) " "Inferred latch for \"state.10\" at LED_Wave.v(73)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 LED_Wave.v(73) " "Inferred latch for \"state.01\" at LED_Wave.v(73)" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904310858 "|LED_Wave"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[0\]\$latch " "Latch Led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[1\]\$latch " "Latch Led\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[2\]\$latch " "Latch Led\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[3\]\$latch " "Latch Led\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[4\]\$latch " "Latch Led\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[5\]\$latch " "Latch Led\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[6\]\$latch " "Latch Led\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311194 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[7\]\$latch " "Latch Led\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311195 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[8\]\$latch " "Latch Led\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[3\] " "Ports D and ENA on the latch are fed by the same signal count\[3\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311195 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Led\[9\]\$latch " "Latch Led\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[3\] " "Ports D and ENA on the latch are fed by the same signal count\[3\]" {  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 131 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651904311195 ""}  } { { "LED_Wave.v" "" { Text "C:/FPGA/0418_Hw/LED_Wave/LED_Wave.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651904311195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651904311308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651904311552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651904311552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651904311579 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651904311579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651904311579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651904311579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651904311590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:18:31 2022 " "Processing ended: Sat May 07 14:18:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651904311590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651904311590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651904311590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651904311590 ""}
