<!DOCTYPE html>
<html lang="en-US">
<head>
    <meta charset="utf-8"/>
    <title>MCSchedModel</title>
        <link rel="stylesheet" type="text/css" href="../clang-doc-mustache.css"/>
        <script src="../mustache-index.js"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/default.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/cpp.min.js"></script>
</head>
<body>
    <nav class="navbar">
        <div class="navbar__container">
            <div class="navbar__logo">
                
            </div>
            <div class="navbar__menu">
                <ul class="navbar__links">
                    <li class="navbar__item">
                        <a href="../index.html" class="navbar__link">Home</a>
                    </li>
                </ul>
            </div>
            <div class="navbar-breadcrumb-container">
                <div class="navbar-breadcrumb-item"><a href="../GlobalNamespace/index.html">Global Namespace</a></div>&rarr;
                <div class="navbar-breadcrumb-item"><a href="./index.html">llvm</a></div>
            </div>
        </div>
    </nav>
    <main>
        <div class="container">
            <div class="sidebar">
                <h2>struct MCSchedModel</h2>
                <ul>
                    <li class="sidebar-section">
                        <a class="sidebar-item" href="#PublicMembers">Public Members</a>
                    </li>
                    <li>
                        <ul>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#IssueWidth">IssueWidth</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#MicroOpBufferSize">MicroOpBufferSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#LoopMicroOpBufferSize">LoopMicroOpBufferSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#LoadLatency">LoadLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#HighLatency">HighLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#MispredictPenalty">MispredictPenalty</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#PostRAScheduler">PostRAScheduler</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#CompleteModel">CompleteModel</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#EnableIntervals">EnableIntervals</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ProcID">ProcID</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ProcResourceTable">ProcResourceTable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#SchedClassTable">SchedClassTable</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#NumProcResourceKinds">NumProcResourceKinds</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#NumSchedClasses">NumSchedClasses</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#SchedClassNames">SchedClassNames</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#InstrItineraries">InstrItineraries</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ExtraProcessorInfo">ExtraProcessorInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultIssueWidth">DefaultIssueWidth</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultMicroOpBufferSize">DefaultMicroOpBufferSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultLoopMicroOpBufferSize">DefaultLoopMicroOpBufferSize</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultLoadLatency">DefaultLoadLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultHighLatency">DefaultHighLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DefaultMispredictPenalty">DefaultMispredictPenalty</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#Default">Default</a>
                            </li>
                        </ul>
                    </li>
                    <li class="sidebar-section">
                        <a class="sidebar-item" href="#PublicMethods">Public Method</a>
                    </li>
                    <li>
                        <ul>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#30D59E22114B25E166BF372FDFCCEFC4CB01CE86">computeInstrLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5507B32F33EE3204F703B1434EDE75D2F4492324">computeInstrLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#D721A7B1B560618CE2D609C017DC3DBE9B42F150">computeInstrLatency</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#6E8A4D98F153380EA73067CB00C1B77128460ECB">getReciprocalThroughput</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#FFCE2D66516BCE18931927329BC17DCA4DF314C9">getReciprocalThroughput</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8EEFB86C1E31D626F8DA63A8B75A7D9FF5E5F521">getReciprocalThroughput</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E318FFB2E372FB1946D677743CD8109D446FE80A">getForwardingDelayCycles</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E77020F2FA8011C5137456BD6066B7C3DBB78A56">getBypassDelayCycles</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#8EDD67C4493F6D5A9FC1577D9C273E5530C129E9">hasExtraProcessorInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0D3DD84E7BE482CF36B4F53CA8204CE188BD232A">getProcessorID</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#84232981C9B4159715BDEB365C8B1170063971FD">hasInstrSchedModel</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#DDCF4CE346030FF334D3BDBF2DF5625F758424A4">getExtraProcessorInfo</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#5F01F26C792F98F9F0E4752B7DAE746FF5091166">isComplete</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0A973B8053586CF6501302F46CC7D2CE7D703F91">isOutOfOrder</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#E439F2F9D40A5FC59296C6344A4D39E684AA0368">getNumProcResourceKinds</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#32AEA0C2B380F8FC587910801B3334F36D667058">getProcResource</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#0DC441DF4658E344281FEBB54FB1EEC4B03C5269">getSchedClassDesc</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#84B6EB547E52C36F1EBBBDB01FA361ACEFDC9F5C">getSchedClassName</a>
                            </li>
                            <li class="sidebar-item-container">
                                <a class="sidebar-item" href="#ABAFFBB25E999AA4BB74579111BE009080DD0BB8">computeInstrLatency</a>
                            </li>
                        </ul>
                    </li>
                </ul>
            </div>
            <div class="resizer" id="resizer"></div>
            <div class="content">
                <section class="hero section-container">
                    <div class="hero__title">
                        <h1 class="hero__title-large">struct MCSchedModel</h1>
                        <p>Defined at line 258 of file llvm/include/llvm/MC/MCSchedule.h</p>
                        <div class="hero__subtitle">
                            <div>
                                <p> Machine model for scheduling, bundling, and heuristics.</p>
                            </div>
                            <div>
                                <p> The machine model directly provides basic information about the</p>
                                <p> microarchitecture to the scheduler in the form of properties. It also</p>
                                <p> optionally refers to scheduler resource tables and itinerary</p>
                                <p> tables. Scheduler resource tables model the latency and cost for each</p>
                                <p> instruction type. Itinerary tables are an independent mechanism that</p>
                                <p> provides a detailed reservation table describing each cycle of instruction</p>
                                <p> execution. Subtargets may define any or all of the above categories of data</p>
                                <p> depending on the type of CPU and selected scheduler.</p>
                            </div>
                            <div>
                                <p> The machine independent properties defined here are used by the scheduler as</p>
                                <p> an abstract machine model. A real micro-architecture has a number of</p>
                                <p> buffers, queues, and stages. Declaring that a given machine-independent</p>
                                <p> abstract property corresponds to a specific physical property across all</p>
                                <p> subtargets can&#39;t be done. Nonetheless, the abstract model is</p>
                                <p> useful. Futhermore, subtargets typically extend this model with processor</p>
                                <p> specific resources to model any hardware features that can be exploited by</p>
                                <p> scheduling heuristics and aren&#39;t sufficiently represented in the abstract.</p>
                            </div>
                            <div>
                                <p> The abstract pipeline is built around the notion of an &quot;issue point&quot;. This</p>
                                <p> is merely a reference point for counting machine cycles. The physical</p>
                                <p> machine will have pipeline stages that delay execution. The scheduler does</p>
                                <p> not model those delays because they are irrelevant as long as they are</p>
                                <p> consistent. Inaccuracies arise when instructions have different execution</p>
                                <p> delays relative to each other, in addition to their intrinsic latency. Those</p>
                                <p> special cases can be handled by TableGen constructs such as, ReadAdvance,</p>
                                <p> which reduces latency when reading data, and ReleaseAtCycles, which consumes</p>
                                <p> a processor resource when writing data for a number of abstract</p>
                                <p> cycles.</p>
                            </div>
                            <div>
                                <p> TODO: One tool currently missing is the ability to add a delay to</p>
                                <p> ReleaseAtCycles. That would be easy to add and would likely cover all cases</p>
                                <p> currently handled by the legacy itinerary tables.</p>
                            </div>
                            <div>
                                <p> A note on out-of-order execution and, more generally, instruction</p>
                                <p> buffers. Part of the CPU pipeline is always in-order. The issue point, which</p>
                                <p> is the point of reference for counting cycles, only makes sense as an</p>
                                <p> in-order part of the pipeline. Other parts of the pipeline are sometimes</p>
                                <p> falling behind and sometimes catching up. It&#39;s only interesting to model</p>
                                <p> those other, decoupled parts of the pipeline if they may be predictably</p>
                                <p> resource constrained in a way that the scheduler can exploit.</p>
                            </div>
                            <div>
                                <p> The LLVM machine model distinguishes between in-order constraints and</p>
                                <p> out-of-order constraints so that the target&#39;s scheduling strategy can apply</p>
                                <p> appropriate heuristics. For a well-balanced CPU pipeline, out-of-order</p>
                                <p> resources would not typically be treated as a hard scheduling</p>
                                <p> constraint. For example, in the GenericScheduler, a delay caused by limited</p>
                                <p> out-of-order resources is not directly reflected in the number of cycles</p>
                                <p> that the scheduler sees between issuing an instruction and its dependent</p>
                                <p> instructions. In other words, out-of-order resources don&#39;t directly increase</p>
                                <p> the latency between pairs of instructions. However, they can still be used</p>
                                <p> to detect potential bottlenecks across a sequence of instructions and bias</p>
                                <p> the scheduling heuristics appropriately.</p>
                            </div>
                        </div>
                    </div>
                </section>
                <section id="PublicMembers" class="section-container">
                    <h2>Public Members</h2>
                    <div>
                        <div id="IssueWidth" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int IssueWidth</code></pre>
                        </div>
                        <div id="MicroOpBufferSize" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int MicroOpBufferSize</code></pre>
                        </div>
                        <div id="LoopMicroOpBufferSize" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int LoopMicroOpBufferSize</code></pre>
                        </div>
                        <div id="LoadLatency" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int LoadLatency</code></pre>
                        </div>
                        <div id="HighLatency" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int HighLatency</code></pre>
                        </div>
                        <div id="MispredictPenalty" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int MispredictPenalty</code></pre>
                        </div>
                        <div id="PostRAScheduler" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >bool PostRAScheduler</code></pre>
                        </div>
                        <div id="CompleteModel" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >bool CompleteModel</code></pre>
                        </div>
                        <div id="EnableIntervals" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >bool EnableIntervals</code></pre>
                        </div>
                        <div id="ProcID" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int ProcID</code></pre>
                        </div>
                        <div id="ProcResourceTable" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >const MCProcResourceDesc * ProcResourceTable</code></pre>
                        </div>
                        <div id="SchedClassTable" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >const MCSchedClassDesc * SchedClassTable</code></pre>
                        </div>
                        <div id="NumProcResourceKinds" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int NumProcResourceKinds</code></pre>
                        </div>
                        <div id="NumSchedClasses" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >unsigned int NumSchedClasses</code></pre>
                        </div>
                        <div id="SchedClassNames" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >const StringTable * SchedClassNames</code></pre>
                        </div>
                        <div id="InstrItineraries" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >const InstrItinerary * InstrItineraries</code></pre>
                        </div>
                        <div id="ExtraProcessorInfo" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >const MCExtraProcessorInfo * ExtraProcessorInfo</code></pre>
                        </div>
                        <div id="DefaultIssueWidth" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultIssueWidth</code></pre>
                        </div>
                        <div id="DefaultMicroOpBufferSize" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultMicroOpBufferSize</code></pre>
                        </div>
                        <div id="DefaultLoopMicroOpBufferSize" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultLoopMicroOpBufferSize</code></pre>
                        </div>
                        <div id="DefaultLoadLatency" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultLoadLatency</code></pre>
                        </div>
                        <div id="DefaultHighLatency" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultHighLatency</code></pre>
                        </div>
                        <div id="DefaultMispredictPenalty" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static const unsigned int DefaultMispredictPenalty</code></pre>
                        </div>
                        <div id="Default" class="delimiter-container">
                            <pre><code class="language-cpp code-clang-doc" >static MCSchedModel Default</code></pre>
                        </div>
                    </div>
                </section>
                <section id="PublicMethods" class="section-container">
                    <h2>Public Methods</h2>
                    <div>
                        <div class="delimiter-container">
                            <div id="30D59E22114B25E166BF372FDFCCEFC4CB01CE86">
                                <pre><code class="language-cpp code-clang-doc">int computeInstrLatency (const MCSubtargetInfo &amp; STI, const MCSchedClassDesc &amp; SCDesc)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the latency value for the scheduling class.</p>
                                    </div>
                                </div>
                                <p>Defined at line 43 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5507B32F33EE3204F703B1434EDE75D2F4492324">
                                <pre><code class="language-cpp code-clang-doc">int computeInstrLatency (const MCSubtargetInfo &amp; STI, unsigned int SClass)</code></pre>
                                <p>Defined at line 59 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="D721A7B1B560618CE2D609C017DC3DBE9B42F150">
                                <pre><code class="language-cpp code-clang-doc">int computeInstrLatency (const MCSubtargetInfo &amp; STI, const MCInstrInfo &amp; MCII, const MCInst &amp; Inst)</code></pre>
                                <p>Defined at line 70 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="6E8A4D98F153380EA73067CB00C1B77128460ECB">
                                <pre><code class="language-cpp code-clang-doc">double getReciprocalThroughput (const MCSubtargetInfo &amp; STI, const MCSchedClassDesc &amp; SCDesc)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the reciprocal throughput information from a MCSchedClassDesc.</p>
                                    </div>
                                </div>
                                <p>Defined at line 97 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="FFCE2D66516BCE18931927329BC17DCA4DF314C9">
                                <pre><code class="language-cpp code-clang-doc">double getReciprocalThroughput (unsigned int SchedClass, const InstrItineraryData &amp; IID)</code></pre>
                                <p>Defined at line 146 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8EEFB86C1E31D626F8DA63A8B75A7D9FF5E5F521">
                                <pre><code class="language-cpp code-clang-doc">double getReciprocalThroughput (const MCSubtargetInfo &amp; STI, const MCInstrInfo &amp; MCII, const MCInst &amp; Inst)</code></pre>
                                <p>Defined at line 122 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E318FFB2E372FB1946D677743CD8109D446FE80A">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getForwardingDelayCycles (ArrayRef&lt;MCReadAdvanceEntry&gt; Entries, unsigned int WriteResourceIdx)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the maximum forwarding delay for register reads dependent on</p>
                                        <p> writes of scheduling class WriteResourceIdx.</p>
                                    </div>
                                </div>
                                <p>Defined at line 166 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E77020F2FA8011C5137456BD6066B7C3DBB78A56">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getBypassDelayCycles (const MCSubtargetInfo &amp; STI, const MCSchedClassDesc &amp; SCDesc)</code></pre>
                                <div>
                                    <div>
                                        <p> Returns the bypass delay cycle for the maximum latency write cycle</p>
                                    </div>
                                </div>
                                <p>Defined at line 182 of file llvm/lib/MC/MCSchedule.cpp</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="8EDD67C4493F6D5A9FC1577D9C273E5530C129E9">
                                <pre><code class="language-cpp code-clang-doc">bool hasExtraProcessorInfo ()</code></pre>
                                <p>Defined at line 335 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0D3DD84E7BE482CF36B4F53CA8204CE188BD232A">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getProcessorID ()</code></pre>
                                <p>Defined at line 337 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="84232981C9B4159715BDEB365C8B1170063971FD">
                                <pre><code class="language-cpp code-clang-doc">bool hasInstrSchedModel ()</code></pre>
                                <div>
                                    <div>
                                        <p> Does this machine model include instruction-level scheduling.</p>
                                    </div>
                                </div>
                                <p>Defined at line 340 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="DDCF4CE346030FF334D3BDBF2DF5625F758424A4">
                                <pre><code class="language-cpp code-clang-doc">const MCExtraProcessorInfo &amp; getExtraProcessorInfo ()</code></pre>
                                <p>Defined at line 342 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="5F01F26C792F98F9F0E4752B7DAE746FF5091166">
                                <pre><code class="language-cpp code-clang-doc">bool isComplete ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if this machine model data for all instructions with a</p>
                                        <p> scheduling class (itinerary class or SchedRW list).</p>
                                    </div>
                                </div>
                                <p>Defined at line 350 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0A973B8053586CF6501302F46CC7D2CE7D703F91">
                                <pre><code class="language-cpp code-clang-doc">bool isOutOfOrder ()</code></pre>
                                <div>
                                    <div>
                                        <p> Return true if machine supports out of order execution.</p>
                                    </div>
                                </div>
                                <p>Defined at line 353 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="E439F2F9D40A5FC59296C6344A4D39E684AA0368">
                                <pre><code class="language-cpp code-clang-doc">unsigned int getNumProcResourceKinds ()</code></pre>
                                <p>Defined at line 355 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="32AEA0C2B380F8FC587910801B3334F36D667058">
                                <pre><code class="language-cpp code-clang-doc">const MCProcResourceDesc * getProcResource (unsigned int ProcResourceIdx)</code></pre>
                                <p>Defined at line 359 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="0DC441DF4658E344281FEBB54FB1EEC4B03C5269">
                                <pre><code class="language-cpp code-clang-doc">const MCSchedClassDesc * getSchedClassDesc (unsigned int SchedClassIdx)</code></pre>
                                <p>Defined at line 366 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="84B6EB547E52C36F1EBBBDB01FA361ACEFDC9F5C">
                                <pre><code class="language-cpp code-clang-doc">StringRef getSchedClassName (unsigned int SchedClassIdx)</code></pre>
                                <p>Defined at line 373 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                        <div class="delimiter-container">
                            <div id="ABAFFBB25E999AA4BB74579111BE009080DD0BB8">
                                <pre><code class="language-cpp code-clang-doc">template &lt;typename MCSubtargetInfo, typename MCInstrInfo, typename InstrItineraryData, typename MCInstOrMachineInstr&gt;</code></pre>
                                <pre><code class="language-cpp code-clang-doc">int computeInstrLatency (const MCSubtargetInfo &amp; STI, const MCInstrInfo &amp; MCII, const MCInstOrMachineInstr &amp; Inst, llvm::function_ref&lt;const MCSchedClassDesc *(const MCSchedClassDesc *)&gt; ResolveVariantSchedClass)</code></pre>
                                <div>
                                    <div>
                                        <p> The first three are only template&#39;d arguments so we can get away with leaving</p>
                                        <p> them as incomplete types below. The third is a template over</p>
                                        <p> MCInst/MachineInstr so as to avoid a layering violation here that would make</p>
                                        <p> the MC layer depend on CodeGen.</p>
                                    </div>
                                </div>
                                <p>Defined at line 433 of file llvm/include/llvm/MC/MCSchedule.h</p>
                            </div>
                        </div>
                    </div>
                </section>
            </div>
        </div>
    </main>
</body>
</html>
