# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a1: {}
latest: a1

# General MCU information
info:
  purpose: General Purpose Processor
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus/lpc5500-cortex-m33/lpc550x-s0x-baseline-arm-cortex-m33-based-microcontroller-family:LPC550x
  memory_map: # Memory map basic info
    internal_flash:
      base_addr: 0x0
      size: 0x3D000
      external: false
    sram:
      base_addr: 0x20000000
      size: 0x10000
      external: false
    sramx:
      base_addr: 0x4000000
      size: 0x4000
      external: false
  # isp:
  #   mboot_interfaces: ["uart", "spi", "i2c"]

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x2000_8000
    size: 0x1000

  # ======== Certificate block section ========
  cert_block:
    rot_type: "cert_block_1"

  # ======== DAT section ========
  dat:
    socc: 1 # SOCC identification

  # ======== MBI section ========
  mbi:
    mbi_classes:
      plain:
        image_type: PLAIN_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinTrustZone
          - Mbi_MixinHwKey
          - Mbi_ExportMixinAppTrustZone
      crc_ram:
        image_type: CRC_RAM_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinTrustZone
          - Mbi_MixinLoadAddress
          - Mbi_ExportMixinAppTrustZone
          - Mbi_ExportMixinCrcSign
      crc_xip:
        image_type: CRC_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinLoadAddress
          - Mbi_MixinTrustZone
          - Mbi_MixinHwKey
          - Mbi_ExportMixinAppTrustZone
          - Mbi_ExportMixinCrcSign
      signed_ram:
        image_type: SIGNED_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinTrustZone
          - Mbi_MixinLoadAddress
          - Mbi_MixinCertBlockV1
          - Mbi_ExportMixinAppTrustZoneCertBlock
          - Mbi_ExportMixinRsaSign
      signed_xip:
        image_type: SIGNED_XIP_IMAGE
        mixins:
          - Mbi_MixinApp
          - Mbi_MixinIvt
          - Mbi_MixinLoadAddress
          - Mbi_MixinTrustZone
          - Mbi_MixinCertBlockV1
          - Mbi_MixinHwKey
          - Mbi_ExportMixinAppTrustZoneCertBlock
          - Mbi_ExportMixinRsaSign
    images:
      xip:
        plain: plain
        crc: crc_xip
        signed: signed_xip
      load_to_ram:
        crc: crc_ram
        signed: signed_ram

  # ======== PFR section ========
  pfr:
    cfpa: # CFPA description
      address: 0x3_DE00
      size: 512
      data_file: pfr_cfpa.xml
      seal_start: SHA256_DIGEST0
      seal_count: 8
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
    cmpa: # CMPA description
      address: 0x3_E400
      size: 512
      data_file: pfr_cmpa.xml
      seal_start: SHA256_DIGEST0
      seal_count: 8
      grouped_registers:
        - name: ROTKH
          width: 256
          config_as_hexstring: true
          reversed: true
          description:
            ROTKH field is compounded by 8 32-bit fields and contains Root key
            table hash
      computed_fields:
        DCFG_CC_SOCU_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half

    rules:
      - ../../common/pfrc_rules.yaml
      - pfrc_rules.yaml

  # ======== Secure binary v2.1 section ========
  sb21:
    supported_commands: [erase, load, enable, fill, jump, version_check]
    keyblobs: false

  # ======== Trust provisioning section ========
  tp:
    erase_memory: true
    erase_memory_start: 0
    erase_memory_length: 0x1_8000

  # ======== TrustZone section ========
  tz:
    data_file: tz.yaml

  # ======== Memory configuration ========
  memcfg:
    peripherals:
      spi_nor:
        instances: [3]
