// Seed: 2053217559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_7 = 1;
  wand id_8 = id_3 ? 1 : 1;
endmodule
module module_1 ();
  assign {id_1, 1'b0} = id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2
  ); id_4(
      .id_0(id_1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_1),
      .id_5(id_5),
      .id_6(id_2),
      .id_7(1)
  );
endmodule
