
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009920                       # Number of seconds simulated
sim_ticks                                  9919722373                       # Number of ticks simulated
final_tick                                 9919722373                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 363053                       # Simulator instruction rate (inst/s)
host_op_rate                                   373052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              492874253                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648084                       # Number of bytes of host memory used
host_seconds                                    20.13                       # Real time elapsed on the host
sim_insts                                     7306895                       # Number of instructions simulated
sim_ops                                       7508146                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               33280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22528                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              168                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  520                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2271031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1083901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3354933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2271031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2271031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2271031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1083901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3354933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       352.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       168.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1056                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          520                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   33280                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    33280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     9919580165                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    520                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      437                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           91                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     338.989011                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    233.183928                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    285.818027                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            20     21.98%     21.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           21     23.08%     45.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     18.68%     63.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11     12.09%     75.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      4.40%     80.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      6.59%     86.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      5.49%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.10%     93.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            6      6.59%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            91                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        22528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        10752                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2271031.300363591406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1083901.302446259651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          352                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          168                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11879722                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      5456911                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33749.21                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32481.61                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       7586633                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 17336633                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2600000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14589.68                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33339.68                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       422                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    19076115.70                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2134860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4628400                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                225600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         25268670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4589760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2362540740                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2405524110                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.499137                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            9908683141                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        352441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    9841618703                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     11951714                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        8058239                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     55401276                       # Time in different power states
system.mem_ctrl_1.actEnergy                    292740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    148005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1577940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3673080                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                614400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         24044880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          5093280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2363129940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2404106025                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.356180                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            9910001971                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1337011                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    9844072902                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     13263375                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5974124                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     52734961                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  864145                       # Number of BP lookups
system.cpu.branchPred.condPredicted            649857                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             31073                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               560656                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  559108                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.723895                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  113247                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             130                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          8928643                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     7306895                       # Number of instructions committed
system.cpu.committedOps                       7508146                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         63173                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.221948                       # CPI: cycles per instruction
system.cpu.ipc                               0.818366                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3905599     52.02%     52.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                2301177     30.65%     82.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1301345     17.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7508146                       # Class of committed instruction
system.cpu.tickCycles                         8730450                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          198193                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            3353120                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions           2452741                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1322296                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           175.554763                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3133259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15904.868020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   175.554763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.342880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.342880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.384766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12533445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12533445                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1831843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1831843                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1301191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1301191                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      3133034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3133034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3133034                       # number of overall hits
system.cpu.dcache.overall_hits::total         3133034                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           145                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          250                       # number of overall misses
system.cpu.dcache.overall_misses::total           250                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15950627                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15950627                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13109800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13109800                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     29060427                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29060427                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29060427                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29060427                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1831988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1831988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1301296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1301296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3133284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3133284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3133284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3133284                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000081                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 110004.324138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110004.324138                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 124855.238095                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 124855.238095                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 116241.708000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 116241.708000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 116241.708000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 116241.708000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14419669                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14419669                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7800331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7800331                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22220000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22220000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107609.470149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107609.470149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123814.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123814.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 112791.878173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 112791.878173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 112791.878173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 112791.878173                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           288.230538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2127854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5456.035897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   288.230538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.562950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.562950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4256100                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4256100                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2127464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2127464                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2127464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2127464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2127464                       # number of overall hits
system.cpu.icache.overall_hits::total         2127464                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45708762                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45708762                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45708762                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45708762                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45708762                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45708762                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2127855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2127855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2127855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2127855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2127855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2127855                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 116902.204604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 116902.204604                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 116902.204604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 116902.204604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 116902.204604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 116902.204604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44842182                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44842182                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44842182                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44842182                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44842182                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44842182                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 114685.887468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114685.887468                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 114685.887468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114685.887468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 114685.887468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114685.887468                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          465.727638                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                581                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              520                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.117308                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   311.111644                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   154.615993                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.151910                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.075496                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.227406                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          520                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             5224                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            5224                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           38                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           61                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           38                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              61                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           38                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           23                       # number of overall hits
system.cpu.l2cache.overall_hits::total             61                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          353                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          464                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          353                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          174                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           527                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          353                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          174                       # number of overall misses
system.cpu.l2cache.overall_misses::total          527                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      7518137                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      7518137                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41869146                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     13049806                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     54918952                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     41869146                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     20567943                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     62437089                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     41869146                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     20567943                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     62437089                       # number of overall miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          525                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          391                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          197                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          588                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          391                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          197                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          588                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.902813                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.828358                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.883810                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.902813                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.883249                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.896259                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.902813                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.883249                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.896259                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 119335.507937                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 119335.507937                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 118609.478754                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 117565.819820                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 118359.810345                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 118609.478754                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 118206.568966                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 118476.449715                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 118609.478754                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 118206.568966                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 118476.449715                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          105                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          458                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          168                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          353                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          168                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6118277                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      6118277                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34047706                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9917897                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     43965603                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     34047706                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     16036174                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     50083880                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     34047706                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     16036174                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     50083880                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.902813                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.783582                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.872381                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.902813                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.852792                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.886054                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.902813                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.852792                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.886054                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97115.507937                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 97115.507937                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 96452.424929                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94456.161905                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95994.766376                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 96452.424929                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 95453.416667                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 96130.287908                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 96452.424929                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 95453.416667                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 96130.287908                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            666                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 524                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                78                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 63                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                63                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            525                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          859                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          394                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1253                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        12608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    37568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                588                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.090136                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.286620                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      535     90.99%     90.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      9.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  588                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               739926                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2166450                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1100995                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9919722373                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                457                       # Transaction distribution
system.membus.trans_dist::ReadExReq                63                       # Transaction distribution
system.membus.trans_dist::ReadExResp               63                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           457                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 520                       # Request fanout histogram
system.membus.reqLayer0.occupancy              577720                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3244904                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
