Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbfaebe9d1d405295bdb8b82b93d3ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot TB_axis_to_bram_PCV_func_synth xil_defaultlib.TB_axis_to_bram_PCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110101000101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111010001010100000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.FSM_axis_to_bram [fsm_axis_to_bram_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.SIPO_shift_reg_w_full [sipo_shift_reg_w_full_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture structure of entity xil_defaultlib.axis_to_bram_PCV [axis_to_bram_pcv_default]
Compiling architecture rtl of entity xil_defaultlib.tb_axis_to_bram_pcv
Built simulation snapshot TB_axis_to_bram_PCV_func_synth
