@I [HLS-0] Workspace C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed opened at Sun May 21 20:17:38 -0700 2017
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Execute     open_platform DefaultPlatform 
@I [HLS-100] Command     open_platform returned 0; 0 sec.
@I [HLS-100] Execute     import_lib C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus 
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.lib 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.lib 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.lib 
@I [HLS-100] Command           ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.lib 
@I [HLS-100] Command           ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.lib 
@I [HLS-100] Command           ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.lib 
@I [HLS-100] Command           ap_source returned 0; 0.005 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.lib 
@I [HLS-100] Command           ap_source returned 0; 0.005 sec.
@I [HLS-100] Command         ap_source returned 0; 0.031 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.lib 
@I [HLS-100] Command         ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.lib 
@I [HLS-100] Command         ap_source returned 0; 0.005 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.lib 
@I [HLS-100] Command         ap_source returned 0; 0.004 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.lib 
@I [HLS-100] Command         ap_source returned 0; 0.005 sec.
@I [HLS-100] Command       ap_source returned 0; 0.062 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_old.lib 
@I [HLS-100] Command       ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_vivado.lib 
@I [HLS-100] Command       ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command         ap_source returned 0; 0.01 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command           ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command           ap_source returned 0; 0.005 sec.
@I [HLS-100] Command         ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command         ap_source returned 0; 0.008 sec.
@I [HLS-100] Command       ap_source returned 0; 0.043 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/dsp48e2.hlp 
@I [HLS-100] Command       ap_source returned 0; 0.005 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed medium 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     import_lib returned 0; 0.144 sec.
@I [HLS-100] Execute     source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus.gen 
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command           ap_source returned 0; 0.007 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command           ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command           ap_source returned 0; 0.009 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command             ap_source returned 0; 0.02 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command             ap_source returned 0; 0.016 sec.
@I [HLS-100] Command           ap_source returned 0; 0.044 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.02 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command           ap_source returned 0; 0.016 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command           ap_source returned 0; 0.009 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command           ap_source returned 0; 0.008 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command           ap_source returned 0; 0.13 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command           ap_source returned 0; 0.014 sec.
@I [HLS-100] Command         ap_source returned 0; 0.276 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command         ap_source returned 0; 0.005 sec.
@I [HLS-100] Command       ap_source returned 0; 0.291 sec.
@I [HLS-100] Command     ap_source returned 0; 0.296 sec.
@I [HLS-100] Execute     set_part xczu3eg-sfva625-1-i-es1 
@I [HLS-100] Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sfva625:-1-i-es1 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         license_isbetapart xczu3eg-es1 
@I [HLS-100] Command         license_isbetapart returned 0; 0.422 sec.
@I [HLS-100] Execute         license_exists xczu3eg-es1 
@I [LICQ-103] Checked out feature [xczu3eg-es1]
@I [LIC-101] Checked out feature [xczu3eg-es1]
@I [HLS-100] Command         license_exists returned 0; 7.982 sec.
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute         config_chip_info -quiet -speed slow 
@I [HLS-100] Command         config_chip_info returned 0; 0 sec.
@I [HLS-100] Command       add_library returned 0; 8.423 sec.
@I [HLS-100] Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
@I [HLS-100] Execute         get_default_platform 
@I [HLS-100] Command         get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute         open_platform DefaultPlatform 
@I [HLS-100] Command         open_platform returned 0; 0 sec.
@I [HLS-100] Execute         import_lib C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_fpv7 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command             ap_source returned 0; 0.006 sec.
@I [HLS-100] Command           ap_source returned 0; 0.017 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command               ap_source returned 0; 0.05 sec.
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute                 source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command                 ap_source returned 0; 0 sec.
@I [HLS-100] Execute                 source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command                 ap_source returned 0; 0 sec.
@I [HLS-100] Command               ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command               ap_source returned 0; 0.001 sec.
@I [HLS-100] Command             ap_source returned 0; 0.057 sec.
@I [HLS-100] Command           ap_source returned 0; 0.064 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
@I [HLS-100] Command           ap_source returned 0; 0.007 sec.
@I [HLS-100] Command         import_lib returned 0; 0.114 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command           ap_source returned 0; 0.007 sec.
@I [HLS-100] Command         ap_source returned 0; 0.013 sec.
@I [HLS-100] Command       add_library returned 0; 0.174 sec.
@I [HLS-10] Setting target device to 'xczu3eg-sfva625-1-i-es1'
@I [HLS-100] Command     set_part returned 0; 8.661 sec.
@I [HLS-100] Execute     get_default_platform 
@I [HLS-100] Command     get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute     config_chip_info -quiet -speed slow 
@I [HLS-100] Command     config_chip_info returned 0; 0 sec.
@I [HLS-100] Command   open_solution returned 0; 9.199 sec.
@I [HLS-100] Execute   set_part xczu3eg-sfva625-1-i-es1 -tool vivado 
@I [HLS-100] Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sfva625:-1-i-es1 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       license_isbetapart xczu3eg-es1 
@I [HLS-100] Command       license_isbetapart returned 0; 0 sec.
@I [HLS-100] Execute       license_exists xczu3eg-es1 
@I [HLS-100] Command       license_exists returned 0; 0 sec.
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Execute       config_chip_info -quiet -speed slow 
@I [HLS-100] Command       config_chip_info returned 0; 0 sec.
@I [HLS-100] Command     add_library returned 0; 0.012 sec.
@I [HLS-100] Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
@I [HLS-100] Execute       get_default_platform 
@I [HLS-100] Command       get_default_platform returned 0; 0 sec.
@I [HLS-100] Execute       open_platform DefaultPlatform 
@I [HLS-100] Command       open_platform returned 0; 0 sec.
@I [HLS-100] Execute       import_lib C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_fpv7 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv7.lib 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_hp.lib 
@I [HLS-100] Command           ap_source returned 0; 0.001 sec.
@I [HLS-100] Command         ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv.hlp 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.hlp 
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/target_info.tcl 
@I [HLS-100] Command             ap_source returned 0; 0.038 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/xilinx_interface.hlp 
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.hlp 
@I [HLS-100] Command               ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.hlp 
@I [HLS-100] Command               ap_source returned 0; 0 sec.
@I [HLS-100] Command             ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.hlp 
@I [HLS-100] Command             ap_source returned 0; 0.001 sec.
@I [HLS-100] Command           ap_source returned 0; 0.045 sec.
@I [HLS-100] Command         ap_source returned 0; 0.046 sec.
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
@I [HLS-100] Command         ap_source returned 0; 0.002 sec.
@I [HLS-100] Command       import_lib returned 0; 0.07 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0.003 sec.
@I [HLS-100] Command       ap_source returned 0; 0.003 sec.
@I [HLS-100] Command     add_library returned 0; 0.079 sec.
@I [HLS-100] Command   set_part returned 0; 0.102 sec.
@I [HLS-100] Execute   create_clock -period 10 -name default 
@I [HLS-100] Execute     config_clock -quiet -name default -period 10 -default=false 
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command     config_clock returned 0; 0 sec.
@I [HLS-100] Command   create_clock returned 0; 0.008 sec.
@I [HLS-100] Execute   csynth_design 
@I [HLS-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
@I [HLS-10] Analyzing design file '../src/cpp/simple_lfsr.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] Handling ../src/cpp/simple_lfsr.cpp as C++
@I [HLS-0] Syntax Checking before pre-processing...
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2016.4/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl=   -I "C:/Xilinx/Vivado_HLS/2016.4/win64/tools/systemc/include" -I "C:/Xilinx/Vivado_HLS/2016.4/include" -I "C:/Xilinx/Vivado_HLS/2016.4/include/ap_sysc" -fexceptions -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "../src/cpp/simple_lfsr.cpp"  -o "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.00.o" 
@I [HLS-100] Command       clang returned 0; 3.214 sec.
@I [HLS-100] Execute       is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.00.o 
@I [HLS-100] Command       is_encrypted returned 0; 0 sec.
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2016.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "../src/cpp/simple_lfsr.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp" 
@I [HLS-100] Command       clang returned 0; 0.371 sec.
@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Execute       list_core -type functional_unit 
@I [HLS-100] Command       list_core returned 0; 0 sec.
@I [HLS-0] CDT Preprocessing...
@I [HLS-0] Marker-Pragma convertor: C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp.ap-line.cpp C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] Converting Markers to Pragmas...
@I [HLS-100] Execute       cdt  "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp.ap-line.cpp"  -m "next_byte" -o "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/ultrazed.directive --source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/../src/cpp/simple_lfsr.cpp --error C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db --ca --es --gf --pd --p2d C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db --sd --scff C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/.systemc_flag --ad 
@I [HLS-100] Command       cdt returned 0; 2.762 sec.
@I [HLS-0] Marker-Pragma convertor: C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pp.0.cpp.ap-cdt.cpp C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pragma.0.cpp C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pragma.0.cpp.ap-line.CXX 0
@I [HLS-0] Converting Pragmas to Markers...
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-0] Pragma Handling...
@I [HLS-0] Source preprocessing
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado_HLS/2016.4/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -Wno-attributes -Wno-gcc-compat -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pragma.2.cpp" 
@I [HLS-100] Command       clang returned 0; 0.297 sec.
@I [HLS-0] Processing labels
@I [HLS-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado_HLS/2016.4/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot" -I "C:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.g.bc" 
@I [HLS-100] Command       clang returned 0; 0.503 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/ve_warning.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/pragma.status.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 96.289 ; gain = 47.367
@I [HLS-0] Linking Release ...
@I [HLS-100] Execute       llvm-ld C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.bc -disable-opt -LC:/Xilinx/Vivado_HLS/2016.4/win64/lib -lm_basic -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o 
@I [HLS-100] Command       llvm-ld returned 0; 1.028 sec.
@I [HLS-100] Execute       disassemble C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o 
@I [HLS-100] Execute         is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.247 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-0] Linking Debug ...
@I [HLS-100] Execute       llvm-ld C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/simple_lfsr.g.bc -disable-opt -LC:/Xilinx/Vivado_HLS/2016.4/win64/lib -lm_basic -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g 
@I [HLS-100] Command       llvm-ld returned 0; 0.192 sec.
@I [HLS-100] Execute       disassemble C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g 
@I [HLS-100] Execute         is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.bc 
@I [HLS-100] Command         is_encrypted returned 0; 0 sec.
@I [HLS-100] Command       disassemble returned 0; 0.06 sec.
@I [HLS-0] Disassemble time: 0 seconds per iteration
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 96.289 ; gain = 47.367
@I [HLS-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
@I [HLS-100] Execute         cleanup_all_models 
@I [HLS-100] Command         cleanup_all_models returned 0; 0 sec.
@I [HLS-10] Starting code transformations ...
@I [HLS-100] Execute         transform -promote-dbg-pointer C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.pp.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.pp.0.bc -f 
@I [HLS-100] Command         transform returned 0; 0.241 sec.
@I [HLS-100] Execute         llvm-ld C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado_HLS/2016.4/win64/lib -lfloatconversion -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.0 
@I [HLS-100] Command         llvm-ld returned 0; 0.3 sec.
@I [HLS-0] Running Standard Transforms...
@I [HLS-100] Execute         transform -hls -share-std-xform -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top next_byte -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -promote-dbg-pointer -norm-name C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.0.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1.bc -f -phase std-opt 
@I [HLS-100] Command         transform returned 0; 0.224 sec.
@I [HLS-100] Execute         disassemble C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1 C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1 
@I [HLS-100] Execute           is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.077 sec.
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 97.695 ; gain = 48.773
@I [HLS-10] Checking synthesizability ...
@I [HLS-0] Checking Synthesizability 1/2..
@I [HLS-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.2.prechk.bc -f 
@I [HLS-100] Command         transform returned 0; 0.125 sec.
@I [HLS-0] Checking Synthesizability 2/2..
@I [HLS-100] Execute         transform -syn-check C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.2.prechk.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.2.bc -f -phase syn-check 
@I [HLS-100] Command         transform returned 0; 0.037 sec.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 99.820 ; gain = 50.898
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.g.1.bc to C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.1.bc
@I [HLS-0] Presyn 1...
@I [HLS-100] Execute         transform -hls -tmp C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.1.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.1.tmp.bc -f 
@I [HLS-100] Command         transform returned 0; 0.164 sec.
@I [HLS-0] Presyn 2...
@I [HLS-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.1.tmp.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.2.bc -f -phase presyn 
@I [XFORM-11] Balancing expressions in function 'next_byte' (../src/cpp/simple_lfsr.cpp:19:25)...3 expression(s) balanced.
@I [HLS-100] Command         transform returned 0; 0.069 sec.
@I [HLS-100] Execute         disassemble C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.2 C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.2 
@I [HLS-100] Execute           is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.2.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0 sec.
@I [HLS-100] Command         disassemble returned 0; 0.068 sec.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 123.934 ; gain = 75.012
@I [HLS-0] Building ssdm...
@I [HLS-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -cdfg-build C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.2.bc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
@I [HLS-100] Command         transform returned 0; 0.146 sec.
@I [HLS-100] Execute         disassemble C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.3 C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.3 
@I [HLS-100] Execute           is_encrypted C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.o.3.bc 
@I [HLS-100] Command           is_encrypted returned 0; 0.001 sec.
@I [HLS-100] Command         disassemble returned 0; 0.027 sec.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 124.152 ; gain = 75.230
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command       opt_and_import_c returned 0; 1.816 sec.
@I [HLS-100] Command     elaborate returned 0; 12.247 sec.
@I [HLS-100] Execute     autosyn 
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'next_byte' ...
@I [HLS-100] Execute       ap_set_top_model next_byte 
@I [HLS-100] Command       ap_set_top_model returned 0; 0.001 sec.
@I [HLS-100] Execute       get_model_list next_byte -filter all-wo-channel -topdown 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-100] Execute       preproc_iomode -model next_byte 
@I [HLS-100] Command       preproc_iomode returned 0; 0.001 sec.
@I [HLS-100] Execute       get_model_list next_byte -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Model list for configure: next_byte
@I [HLS-0] Configuring Module : next_byte ...
@I [HLS-100] Execute       set_default_model next_byte 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       apply_spec_resource_limit next_byte 
@I [HLS-100] Command       apply_spec_resource_limit returned 0; 0 sec.
@I [HLS-0] Model list for preprocess: next_byte
@I [HLS-0] Preprocessing Module: next_byte ...
@I [HLS-100] Execute       set_default_model next_byte 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       cdfg_preprocess -model next_byte 
@I [HLS-100] Command       cdfg_preprocess returned 0; 0 sec.
@I [HLS-100] Execute       rtl_gen_preprocess next_byte 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0 sec.
@I [HLS-0] Model list for synthesis: next_byte
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'next_byte' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       set_default_model next_byte 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       schedule -model next_byte 
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command       schedule returned 0; 0.149 sec.
@I [HLS-111]  Elapsed time: 22.642 seconds; current allocated memory: 80.941 MB.
@I [HLS-100] Execute       report -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.verbose.sched.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.082 sec.
@I [HLS-100] Execute       db_write -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.sched.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.076 sec.
@I [HLS-0] Finish scheduling next_byte.
@I [HLS-100] Execute       set_default_model next_byte 
@I [HLS-100] Command       set_default_model returned 0; 0 sec.
@I [HLS-100] Execute       bind -model next_byte 
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=next_byte
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command       bind returned 0; 0.02 sec.
@I [HLS-111]  Elapsed time: 0.272 seconds; current allocated memory: 80.947 MB.
@I [HLS-100] Execute       report -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.verbose.bind.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.039 sec.
@I [HLS-100] Execute       db_write -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.bind.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.018 sec.
@I [HLS-0] Finish binding next_byte.
@I [HLS-100] Execute       get_model_list next_byte -filter all-wo-channel 
@I [HLS-100] Command       get_model_list returned 0; 0 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Execute       rtl_gen_preprocess next_byte 
@I [HLS-100] Command       rtl_gen_preprocess returned 0; 0.001 sec.
@I [HLS-0] Model list for RTL generation: next_byte
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'next_byte' 
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-100] Execute       create_rtl_model next_byte -vendor xilinx -mg_file C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.compgen.tcl 
@I [RTGEN-500] Setting interface mode on function 'next_byte' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'r' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'next_byte'.
@I [HLS-100] Command       create_rtl_model returned 0; 0.05 sec.
@I [HLS-111]  Elapsed time: 0.153 seconds; current allocated memory: 80.961 MB.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.rtl_wrap.cfg.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       gen_rtl next_byte -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/syn/systemc/next_byte -synmodules next_byte 
@I [HLS-100] Command       gen_rtl returned 0; 0.02 sec.
@I [HLS-100] Execute       gen_rtl next_byte -istop -style xilinx -f -lang vhdl -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/syn/vhdl/next_byte 
@I [HLS-100] Command       gen_rtl returned 0; 0.021 sec.
@I [HLS-100] Execute       gen_rtl next_byte -istop -style xilinx -f -lang vlog -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/syn/verilog/next_byte 
@I [HLS-100] Command       gen_rtl returned 0; 0.019 sec.
@I [HLS-100] Execute       export_constraint_db -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.constraint.tcl -f -tool general 
@I [HLS-100] Command       export_constraint_db returned 0; 0.006 sec.
@I [HLS-100] Execute       report -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.design.xml -verbose -f -dv 
@I [HLS-100] Command       report returned 0; 0.014 sec.
@I [HLS-100] Execute       report -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.sdaccel.xml -verbose -f -sdaccel 
@I [HLS-100] Command       report returned 0; 0.018 sec.
@I [HLS-100] Execute       gen_tb_info next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte -p C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db 
@I [HLS-100] Command       gen_tb_info returned 0; 0.043 sec.
@I [HLS-100] Execute       report -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/syn/report/next_byte_csynth.rpt -f 
@I [HLS-100] Command       report returned 0; 0.013 sec.
@I [HLS-100] Execute       report -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/syn/report/next_byte_csynth.xml -f -x 
@I [HLS-100] Command       report returned 0; 0.012 sec.
@I [HLS-100] Execute       report -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.verbose.rpt -verbose -f 
@I [HLS-100] Command       report returned 0; 0.027 sec.
@I [HLS-100] Execute       db_write -model next_byte -o C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.adb -f 
@I [HLS-100] Command       db_write returned 0; 0.027 sec.
@I [HLS-100] Execute       sc_get_clocks next_byte 
@I [HLS-100] Command       sc_get_clocks returned 0; 0 sec.
@I [HLS-100] Execute       sc_get_portdomain next_byte 
@I [HLS-100] Command       sc_get_portdomain returned 0; 0 sec.
@I [HLS-0] Model list for RTL component generation: next_byte
@I [HLS-0] Handling components in module [next_byte] ... 
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.085 sec.
@I [HLS-0] Append model next_byte
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: next_byte
@I [HLS-0] To file: write model next_byte
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Execute       export_ssdm C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/a.export.ll 
@I [HLS-100] Command       export_ssdm returned 0; 0.006 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/common.gen 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/APCoreGen.gen 
@I [HLS-100] Command         ap_source returned 0; 0.016 sec.
@I [HLS-100] Command       ap_source returned 0; 0.035 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op.gen 
@I [HLS-100] Command       ap_source returned 0; 0.02 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/op_simcore.gen 
@I [HLS-100] Command       ap_source returned 0; 0.017 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/generic/autopilot/interface.gen 
@I [HLS-100] Command       ap_source returned 0; 0.023 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus.gen 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/virtex.gen 
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx.gen 
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/plb46.gen 
@I [HLS-100] Command             ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/fsl.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/axi4.gen 
@I [HLS-100] Command             ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/nativeAXI4.gen 
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/saxilite.gen 
@I [HLS-100] Command               ap_source returned 0; 0.006 sec.
@I [HLS-100] Execute               source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/maxi.gen 
@I [HLS-100] Command               ap_source returned 0; 0.012 sec.
@I [HLS-100] Command             ap_source returned 0; 0.019 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.014 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
@I [HLS-100] Command             ap_source returned 0; 0.012 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/dds_compiler.gen 
@I [HLS-100] Command             ap_source returned 0; 0.005 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/util.gen 
@I [HLS-100] Command             ap_source returned 0; 0 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfft.gen 
@I [HLS-100] Command             ap_source returned 0; 0.13 sec.
@I [HLS-100] Execute             source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/ip/xfir.gen 
@I [HLS-100] Command             ap_source returned 0; 0.002 sec.
@I [HLS-100] Command           ap_source returned 0; 0.201 sec.
@I [HLS-100] Execute           source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/dsp48.gen 
@I [HLS-100] Command           ap_source returned 0; 0 sec.
@I [HLS-100] Command         ap_source returned 0; 0.206 sec.
@I [HLS-100] Command       ap_source returned 0; 0.207 sec.
@I [HLS-100] Execute       source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
@I [HLS-100] Execute         source C:/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/common/xilinx_fpv6.gen 
@I [HLS-100] Command         ap_source returned 0; 0.003 sec.
@I [HLS-100] Command       ap_source returned 0; 0.003 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/global.setting.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.002 sec.
@I [HLS-100] Execute       source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/.autopilot/db/next_byte.compgen.tcl 
@I [HLS-100] Command       ap_source returned 0; 0.001 sec.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 124.152 ; gain = 75.230
@I [SYSC-301] Generating SystemC RTL for next_byte.
@I [VHDL-304] Generating VHDL RTL for next_byte.
@I [VLOG-307] Generating Verilog RTL for next_byte.
@I [HLS-100] Command     autosyn returned 0; 1.642 sec.
@I [HLS-100] Command   csynth_design returned 0; 13.89 sec.
@I [HLS-100] Command ap_source returned 0; 23.242 sec.
@I [HLS-100] Execute cleanup_all 
@I [HLS-100] Command cleanup_all returned 0; 0.004 sec.
