// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        patch_embed_weights_load,
        zext_ln38,
        zext_ln38_1,
        zext_ln38_2,
        zext_ln38_3,
        zext_ln38_4,
        zext_ln38_5,
        zext_ln38_6,
        zext_ln38_7,
        zext_ln38_8,
        zext_ln38_9,
        zext_ln38_10,
        zext_ln38_11,
        zext_ln38_12,
        zext_ln38_13,
        zext_ln38_14,
        zext_ln29,
        patch_embed_weights_address0,
        patch_embed_weights_ce0,
        patch_embed_weights_we0,
        patch_embed_weights_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] patch_embed_weights_load;
input  [7:0] zext_ln38;
input  [7:0] zext_ln38_1;
input  [7:0] zext_ln38_2;
input  [7:0] zext_ln38_3;
input  [7:0] zext_ln38_4;
input  [7:0] zext_ln38_5;
input  [7:0] zext_ln38_6;
input  [7:0] zext_ln38_7;
input  [7:0] zext_ln38_8;
input  [7:0] zext_ln38_9;
input  [7:0] zext_ln38_10;
input  [7:0] zext_ln38_11;
input  [7:0] zext_ln38_12;
input  [7:0] zext_ln38_13;
input  [7:0] zext_ln38_14;
input  [7:0] zext_ln29;
output  [10:0] patch_embed_weights_address0;
output   patch_embed_weights_ce0;
output   patch_embed_weights_we0;
output  [2047:0] patch_embed_weights_d0;

reg ap_idle;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg m_axi_weights_RREADY;
reg patch_embed_weights_ce0;
reg patch_embed_weights_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
reg   [0:0] icmp_ln29_reg_1844;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state10_io;
wire    ap_block_state26_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_subdone;
reg    ap_condition_exit_pp0_iter0_stage9;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg    ap_block_pp0_stage15_subdone;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    weights_blk_n_R;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_state17_io;
reg    ap_block_pp0_stage0_11001;
wire   [255:0] zext_ln29_cast_fu_529_p1;
reg   [255:0] zext_ln29_cast_reg_1764;
wire   [255:0] zext_ln38_14_cast_fu_533_p1;
reg   [255:0] zext_ln38_14_cast_reg_1769;
wire   [255:0] zext_ln38_13_cast_fu_537_p1;
reg   [255:0] zext_ln38_13_cast_reg_1774;
wire   [255:0] zext_ln38_12_cast_fu_541_p1;
reg   [255:0] zext_ln38_12_cast_reg_1779;
wire   [255:0] zext_ln38_11_cast_fu_545_p1;
reg   [255:0] zext_ln38_11_cast_reg_1784;
wire   [255:0] zext_ln38_10_cast_fu_549_p1;
reg   [255:0] zext_ln38_10_cast_reg_1789;
wire   [255:0] zext_ln38_9_cast_fu_553_p1;
reg   [255:0] zext_ln38_9_cast_reg_1794;
wire   [255:0] zext_ln38_8_cast_fu_557_p1;
reg   [255:0] zext_ln38_8_cast_reg_1799;
wire   [255:0] zext_ln38_7_cast_fu_561_p1;
reg   [255:0] zext_ln38_7_cast_reg_1804;
wire   [255:0] zext_ln38_6_cast_fu_565_p1;
reg   [255:0] zext_ln38_6_cast_reg_1809;
wire   [255:0] zext_ln38_5_cast_fu_569_p1;
reg   [255:0] zext_ln38_5_cast_reg_1814;
wire   [255:0] zext_ln38_4_cast_fu_573_p1;
reg   [255:0] zext_ln38_4_cast_reg_1819;
wire   [255:0] zext_ln38_3_cast_fu_577_p1;
reg   [255:0] zext_ln38_3_cast_reg_1824;
wire   [255:0] zext_ln38_2_cast_fu_581_p1;
reg   [255:0] zext_ln38_2_cast_reg_1829;
wire   [255:0] zext_ln38_1_cast_fu_585_p1;
reg   [255:0] zext_ln38_1_cast_reg_1834;
wire   [255:0] zext_ln38_cast_fu_589_p1;
reg   [255:0] zext_ln38_cast_reg_1839;
wire   [0:0] icmp_ln29_fu_670_p2;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [10:0] empty_199_fu_931_p2;
reg   [10:0] empty_199_reg_1848;
reg   [10:0] empty_199_reg_1848_pp0_iter1_reg;
wire   [63:0] empty_201_fu_996_p2;
reg   [63:0] empty_201_reg_1853;
reg   [58:0] trunc_ln38_s_reg_1872;
wire   [0:0] icmp_ln38_fu_1016_p2;
reg   [0:0] icmp_ln38_reg_1877;
reg   [0:0] icmp_ln38_reg_1877_pp0_iter1_reg;
wire   [0:0] icmp_ln39_fu_1022_p2;
reg   [0:0] icmp_ln39_reg_1882;
reg   [0:0] icmp_ln39_reg_1882_pp0_iter1_reg;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [58:0] trunc_ln38_1_reg_1892;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg    ap_block_state20_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg   [58:0] trunc_ln38_3_reg_1903;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state21_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [58:0] trunc_ln38_5_reg_1914;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_state22_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg   [58:0] trunc_ln38_7_reg_1925;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_state23_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [58:0] trunc_ln38_9_reg_1936;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state8_io;
reg    ap_block_state24_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [58:0] trunc_ln38_11_reg_1947;
wire    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state9_io;
reg    ap_block_state25_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg   [58:0] trunc_ln38_13_reg_1958;
reg   [255:0] weights_addr_read_reg_1963;
reg    ap_block_pp0_stage9_11001;
reg   [58:0] trunc_ln38_15_reg_1974;
reg   [255:0] weights_addr_1_read_reg_1979;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage10_11001;
reg   [58:0] trunc_ln38_17_reg_1990;
reg   [255:0] weights_addr_2_read_reg_1995;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state12_io;
reg    ap_block_pp0_stage11_11001;
reg   [58:0] trunc_ln38_19_reg_2006;
reg   [255:0] weights_addr_3_read_reg_2011;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg   [58:0] trunc_ln38_21_reg_2022;
reg   [255:0] weights_addr_4_read_reg_2027;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state14_io;
reg    ap_block_pp0_stage13_11001;
reg   [58:0] trunc_ln38_23_reg_2038;
reg   [255:0] weights_addr_5_read_reg_2043;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp0_stage14_11001;
reg   [58:0] trunc_ln38_25_reg_2054;
reg   [255:0] weights_addr_6_read_reg_2059;
reg    ap_block_pp0_stage15_11001;
reg   [58:0] trunc_ln38_27_reg_2070;
reg   [58:0] trunc_ln38_29_reg_2075;
reg   [255:0] weights_addr_7_read_reg_2080;
reg   [255:0] weights_addr_8_read_reg_2091;
reg   [255:0] weights_addr_9_read_reg_2102;
reg   [255:0] weights_addr_10_read_reg_2107;
reg   [255:0] weights_addr_11_read_reg_2112;
reg   [255:0] weights_addr_12_read_reg_2117;
reg   [255:0] weights_addr_13_read_reg_2122;
reg   [255:0] weights_addr_14_read_reg_2127;
reg   [255:0] weights_addr_15_read_reg_2132;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] p_cast2_fu_1496_p1;
wire  signed [63:0] sext_ln38_fu_1108_p1;
wire  signed [63:0] sext_ln38_1_fu_1133_p1;
wire  signed [63:0] sext_ln38_2_fu_1158_p1;
wire  signed [63:0] sext_ln38_3_fu_1183_p1;
wire  signed [63:0] sext_ln38_4_fu_1208_p1;
wire  signed [63:0] sext_ln38_5_fu_1233_p1;
wire  signed [63:0] sext_ln38_6_fu_1258_p1;
wire  signed [63:0] sext_ln38_7_fu_1283_p1;
wire  signed [63:0] sext_ln38_8_fu_1308_p1;
wire  signed [63:0] sext_ln38_9_fu_1333_p1;
wire  signed [63:0] sext_ln38_10_fu_1358_p1;
wire  signed [63:0] sext_ln38_11_fu_1383_p1;
wire  signed [63:0] sext_ln38_12_fu_1408_p1;
wire  signed [63:0] sext_ln38_13_fu_1433_p1;
wire  signed [63:0] sext_ln38_14_fu_1473_p1;
wire  signed [63:0] sext_ln38_15_fu_1483_p1;
reg   [7:0] dim_out_fu_186;
wire   [7:0] add_ln35_1_fu_1034_p2;
wire    ap_loop_init;
reg   [3:0] dim_out_offset_fu_190;
wire   [3:0] add_ln35_fu_1028_p2;
reg   [255:0] weights_cache_7_3_fu_194;
wire   [255:0] select_ln38_fu_1664_p3;
reg   [7:0] dim_out_1_fu_198;
wire   [7:0] select_ln33_3_fu_937_p3;
reg   [8:0] indvar_flatten_fu_202;
wire   [8:0] select_ln33_4_fu_1046_p3;
reg   [4:0] y_fu_206;
wire   [4:0] select_ln31_2_fu_789_p3;
reg   [12:0] indvar_flatten22_fu_210;
wire   [12:0] select_ln31_5_fu_1060_p3;
reg   [1:0] channel_fu_214;
wire   [1:0] select_ln29_1_fu_711_p3;
reg   [13:0] indvar_flatten56_fu_218;
wire   [13:0] add_ln29_fu_676_p2;
wire   [3:0] empty_fu_648_p1;
wire   [0:0] icmp_ln31_fu_697_p2;
wire   [1:0] add_ln29_1_fu_691_p2;
wire   [8:0] tmp_466_fu_652_p3;
wire   [0:0] icmp_ln35_fu_737_p2;
wire   [0:0] xor_ln29_fu_731_p2;
wire   [0:0] icmp_ln33_fu_749_p2;
wire   [4:0] select_ln29_fu_703_p3;
wire   [0:0] and_ln29_1_fu_755_p2;
wire   [0:0] or_ln31_fu_767_p2;
wire   [4:0] add_ln31_fu_761_p2;
wire   [3:0] empty_196_fu_801_p1;
wire   [8:0] p_mid_fu_805_p3;
wire   [8:0] select_ln29_2_fu_723_p3;
wire   [4:0] tmp_467_fu_660_p4;
wire   [0:0] xor_ln31_fu_829_p2;
wire   [0:0] and_ln29_fu_743_p2;
wire   [0:0] or_ln31_1_fu_835_p2;
wire   [7:0] select_ln31_fu_773_p3;
wire   [0:0] and_ln31_fu_841_p2;
wire   [0:0] or_ln33_fu_853_p2;
wire   [0:0] or_ln33_1_fu_859_p2;
wire   [7:0] add_ln33_fu_847_p2;
wire   [7:0] select_ln31_1_fu_781_p3;
wire   [4:0] p_mid1_fu_881_p4;
wire   [4:0] select_ln31_4_fu_821_p3;
wire   [4:0] select_ln33_2_fu_891_p3;
wire   [6:0] tmp_fu_903_p3;
wire   [6:0] select_ln33_2_cast_fu_899_p1;
wire   [6:0] empty_197_fu_911_p2;
wire   [6:0] select_ln29_2_cast_fu_719_p1;
wire   [6:0] empty_198_fu_917_p2;
wire   [10:0] tmp_468_fu_923_p3;
wire   [10:0] select_ln31_2_cast_fu_797_p1;
wire   [7:0] select_ln33_1_fu_873_p3;
wire   [18:0] p_shl_fu_945_p3;
wire   [16:0] p_shl1_fu_957_p3;
wire   [19:0] p_shl_cast_fu_953_p1;
wire   [19:0] p_shl1_cast_fu_965_p1;
wire   [19:0] empty_200_fu_969_p2;
wire   [8:0] select_ln31_3_fu_813_p3;
wire   [10:0] tmp3_fu_979_p3;
wire  signed [63:0] p_cast20_fu_975_p1;
wire   [63:0] tmp2_fu_991_p2;
wire   [63:0] tmp3_cast_fu_987_p1;
wire   [3:0] select_ln33_fu_865_p3;
wire   [2:0] trunc_ln38_31_fu_1012_p1;
wire   [8:0] add_ln33_31_fu_1040_p2;
wire   [12:0] add_ln31_1_fu_1054_p2;
wire   [63:0] add_ln38_fu_1118_p2;
wire   [63:0] add_ln38_1_fu_1143_p2;
wire   [63:0] add_ln38_2_fu_1168_p2;
wire   [63:0] add_ln38_3_fu_1193_p2;
wire   [63:0] add_ln38_4_fu_1218_p2;
wire   [63:0] add_ln38_5_fu_1243_p2;
wire   [63:0] add_ln38_6_fu_1268_p2;
wire   [63:0] add_ln38_7_fu_1293_p2;
wire   [63:0] add_ln38_8_fu_1318_p2;
wire   [63:0] add_ln38_9_fu_1343_p2;
wire   [63:0] add_ln38_10_fu_1368_p2;
wire   [63:0] add_ln38_11_fu_1393_p2;
wire   [63:0] add_ln38_12_fu_1418_p2;
wire   [63:0] add_ln38_13_fu_1443_p2;
wire   [63:0] add_ln38_14_fu_1458_p2;
wire   [255:0] lshr_ln38_fu_1500_p2;
wire   [255:0] lshr_ln38_1_fu_1508_p2;
wire   [255:0] lshr_ln38_2_fu_1516_p2;
wire   [255:0] lshr_ln38_3_fu_1524_p2;
wire   [255:0] lshr_ln38_4_fu_1532_p2;
wire   [255:0] lshr_ln38_5_fu_1540_p2;
wire   [255:0] lshr_ln38_6_fu_1548_p2;
wire   [255:0] lshr_ln38_7_fu_1556_p2;
wire   [255:0] lshr_ln38_8_fu_1564_p2;
wire   [255:0] lshr_ln38_9_fu_1572_p2;
wire   [255:0] lshr_ln38_10_fu_1580_p2;
wire   [255:0] lshr_ln38_11_fu_1588_p2;
wire   [255:0] lshr_ln38_12_fu_1596_p2;
wire   [255:0] lshr_ln38_13_fu_1604_p2;
wire   [255:0] lshr_ln38_14_fu_1612_p2;
wire   [255:0] lshr_ln38_15_fu_1620_p2;
wire   [15:0] trunc_ln38_30_fu_1624_p1;
wire   [15:0] trunc_ln38_28_fu_1616_p1;
wire   [15:0] trunc_ln38_26_fu_1608_p1;
wire   [15:0] trunc_ln38_24_fu_1600_p1;
wire   [15:0] trunc_ln38_22_fu_1592_p1;
wire   [15:0] trunc_ln38_20_fu_1584_p1;
wire   [15:0] trunc_ln38_18_fu_1576_p1;
wire   [15:0] trunc_ln38_16_fu_1568_p1;
wire   [15:0] trunc_ln38_14_fu_1560_p1;
wire   [15:0] trunc_ln38_12_fu_1552_p1;
wire   [15:0] trunc_ln38_10_fu_1544_p1;
wire   [15:0] trunc_ln38_8_fu_1536_p1;
wire   [15:0] trunc_ln38_6_fu_1528_p1;
wire   [15:0] trunc_ln38_4_fu_1520_p1;
wire   [15:0] trunc_ln38_2_fu_1512_p1;
wire   [15:0] trunc_ln38_fu_1504_p1;
wire   [255:0] or_ln38_s_fu_1628_p17;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage9),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        channel_fu_214 <= 2'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        channel_fu_214 <= select_ln29_1_fu_711_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_out_1_fu_198 <= 8'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dim_out_1_fu_198 <= select_ln33_3_fu_937_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_out_fu_186 <= 8'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dim_out_fu_186 <= add_ln35_1_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dim_out_offset_fu_190 <= 4'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dim_out_offset_fu_190 <= add_ln35_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten22_fu_210 <= 13'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten22_fu_210 <= select_ln31_5_fu_1060_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten56_fu_218 <= 14'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten56_fu_218 <= add_ln29_fu_676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_fu_202 <= 9'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten_fu_202 <= select_ln33_4_fu_1046_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_fu_206 <= 5'd0;
    end else if (((icmp_ln29_fu_670_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        y_fu_206 <= select_ln31_2_fu_789_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_fu_670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_199_reg_1848 <= empty_199_fu_931_p2;
        empty_201_reg_1853 <= empty_201_fu_996_p2;
        icmp_ln38_reg_1877 <= icmp_ln38_fu_1016_p2;
        icmp_ln39_reg_1882 <= icmp_ln39_fu_1022_p2;
        trunc_ln38_s_reg_1872 <= {{empty_201_fu_996_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_199_reg_1848_pp0_iter1_reg <= empty_199_reg_1848;
        icmp_ln29_reg_1844 <= icmp_ln29_fu_670_p2;
        icmp_ln38_reg_1877_pp0_iter1_reg <= icmp_ln38_reg_1877;
        icmp_ln39_reg_1882_pp0_iter1_reg <= icmp_ln39_reg_1882;
        weights_addr_8_read_reg_2091 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_11_reg_1947 <= {{add_ln38_5_fu_1243_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_13_reg_1958 <= {{add_ln38_6_fu_1268_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_15_reg_1974 <= {{add_ln38_7_fu_1293_p2[63:5]}};
        weights_addr_read_reg_1963 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_17_reg_1990 <= {{add_ln38_8_fu_1318_p2[63:5]}};
        weights_addr_1_read_reg_1979 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_19_reg_2006 <= {{add_ln38_9_fu_1343_p2[63:5]}};
        weights_addr_2_read_reg_1995 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_1_reg_1892 <= {{add_ln38_fu_1118_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_21_reg_2022 <= {{add_ln38_10_fu_1368_p2[63:5]}};
        weights_addr_3_read_reg_2011 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_23_reg_2038 <= {{add_ln38_11_fu_1393_p2[63:5]}};
        weights_addr_4_read_reg_2027 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_25_reg_2054 <= {{add_ln38_12_fu_1418_p2[63:5]}};
        weights_addr_5_read_reg_2043 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_27_reg_2070 <= {{add_ln38_13_fu_1443_p2[63:5]}};
        trunc_ln38_29_reg_2075 <= {{add_ln38_14_fu_1458_p2[63:5]}};
        weights_addr_6_read_reg_2059 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_3_reg_1903 <= {{add_ln38_1_fu_1143_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_5_reg_1914 <= {{add_ln38_2_fu_1168_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_7_reg_1925 <= {{add_ln38_3_fu_1193_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        trunc_ln38_9_reg_1936 <= {{add_ln38_4_fu_1218_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        weights_addr_10_read_reg_2107 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        weights_addr_11_read_reg_2112 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        weights_addr_12_read_reg_2117 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        weights_addr_13_read_reg_2122 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        weights_addr_14_read_reg_2127 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        weights_addr_15_read_reg_2132 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        weights_addr_7_read_reg_2080 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        weights_addr_9_read_reg_2102 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        weights_cache_7_3_fu_194 <= select_ln38_fu_1664_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln29_cast_reg_1764[7 : 0] <= zext_ln29_cast_fu_529_p1[7 : 0];
        zext_ln38_10_cast_reg_1789[7 : 0] <= zext_ln38_10_cast_fu_549_p1[7 : 0];
        zext_ln38_11_cast_reg_1784[7 : 0] <= zext_ln38_11_cast_fu_545_p1[7 : 0];
        zext_ln38_12_cast_reg_1779[7 : 0] <= zext_ln38_12_cast_fu_541_p1[7 : 0];
        zext_ln38_13_cast_reg_1774[7 : 0] <= zext_ln38_13_cast_fu_537_p1[7 : 0];
        zext_ln38_14_cast_reg_1769[7 : 0] <= zext_ln38_14_cast_fu_533_p1[7 : 0];
        zext_ln38_1_cast_reg_1834[7 : 0] <= zext_ln38_1_cast_fu_585_p1[7 : 0];
        zext_ln38_2_cast_reg_1829[7 : 0] <= zext_ln38_2_cast_fu_581_p1[7 : 0];
        zext_ln38_3_cast_reg_1824[7 : 0] <= zext_ln38_3_cast_fu_577_p1[7 : 0];
        zext_ln38_4_cast_reg_1819[7 : 0] <= zext_ln38_4_cast_fu_573_p1[7 : 0];
        zext_ln38_5_cast_reg_1814[7 : 0] <= zext_ln38_5_cast_fu_569_p1[7 : 0];
        zext_ln38_6_cast_reg_1809[7 : 0] <= zext_ln38_6_cast_fu_565_p1[7 : 0];
        zext_ln38_7_cast_reg_1804[7 : 0] <= zext_ln38_7_cast_fu_561_p1[7 : 0];
        zext_ln38_8_cast_reg_1799[7 : 0] <= zext_ln38_8_cast_fu_557_p1[7 : 0];
        zext_ln38_9_cast_reg_1794[7 : 0] <= zext_ln38_9_cast_fu_553_p1[7 : 0];
        zext_ln38_cast_reg_1839[7 : 0] <= zext_ln38_cast_fu_589_p1[7 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone) & (icmp_ln29_reg_1844 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_weights_ARADDR = sext_ln38_15_fu_1483_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_14_fu_1473_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_13_fu_1433_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_12_fu_1408_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_11_fu_1383_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_10_fu_1358_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_9_fu_1333_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_8_fu_1308_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_7_fu_1283_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_6_fu_1258_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_5_fu_1233_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_4_fu_1208_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_3_fu_1183_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_2_fu_1158_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_1_fu_1133_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln29_reg_1844 == 1'd0))) begin
        m_axi_weights_ARADDR = sext_ln38_fu_1108_p1;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln29_reg_1844 == 1'd0)))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln29_reg_1844 == 1'd0)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        patch_embed_weights_ce0 = 1'b1;
    end else begin
        patch_embed_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_1882_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        patch_embed_weights_we0 = 1'b1;
    end else begin
        patch_embed_weights_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln29_reg_1844 == 1'd0)))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln29_reg_1844 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln29_reg_1844 == 1'd0)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln29_1_fu_691_p2 = (channel_fu_214 + 2'd1);

assign add_ln29_fu_676_p2 = (indvar_flatten56_fu_218 + 14'd1);

assign add_ln31_1_fu_1054_p2 = (indvar_flatten22_fu_210 + 13'd1);

assign add_ln31_fu_761_p2 = (select_ln29_fu_703_p3 + 5'd1);

assign add_ln33_31_fu_1040_p2 = (indvar_flatten_fu_202 + 9'd1);

assign add_ln33_fu_847_p2 = (select_ln31_fu_773_p3 + 8'd8);

assign add_ln35_1_fu_1034_p2 = (select_ln33_1_fu_873_p3 + 8'd1);

assign add_ln35_fu_1028_p2 = (select_ln33_fu_865_p3 + 4'd1);

assign add_ln38_10_fu_1368_p2 = (empty_201_reg_1853 + 64'd22);

assign add_ln38_11_fu_1393_p2 = (empty_201_reg_1853 + 64'd24);

assign add_ln38_12_fu_1418_p2 = (empty_201_reg_1853 + 64'd26);

assign add_ln38_13_fu_1443_p2 = (empty_201_reg_1853 + 64'd28);

assign add_ln38_14_fu_1458_p2 = (empty_201_reg_1853 + 64'd30);

assign add_ln38_1_fu_1143_p2 = (empty_201_reg_1853 + 64'd4);

assign add_ln38_2_fu_1168_p2 = (empty_201_reg_1853 + 64'd6);

assign add_ln38_3_fu_1193_p2 = (empty_201_reg_1853 + 64'd8);

assign add_ln38_4_fu_1218_p2 = (empty_201_reg_1853 + 64'd10);

assign add_ln38_5_fu_1243_p2 = (empty_201_reg_1853 + 64'd12);

assign add_ln38_6_fu_1268_p2 = (empty_201_reg_1853 + 64'd14);

assign add_ln38_7_fu_1293_p2 = (empty_201_reg_1853 + 64'd16);

assign add_ln38_8_fu_1318_p2 = (empty_201_reg_1853 + 64'd18);

assign add_ln38_9_fu_1343_p2 = (empty_201_reg_1853 + 64'd20);

assign add_ln38_fu_1118_p2 = (empty_201_reg_1853 + 64'd2);

assign and_ln29_1_fu_755_p2 = (xor_ln29_fu_731_p2 & icmp_ln33_fu_749_p2);

assign and_ln29_fu_743_p2 = (xor_ln29_fu_731_p2 & icmp_ln35_fu_737_p2);

assign and_ln31_fu_841_p2 = (or_ln31_1_fu_835_p2 & and_ln29_fu_743_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_weights_RVALID == 1'b0) | (m_axi_weights_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state9_io)) | ((m_axi_weights_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0))));
end

always @ (*) begin
    ap_block_state10_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state11_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state12_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state17_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = ((m_axi_weights_RVALID == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage3_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage4_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage5_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage6_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage7_iter1 = (m_axi_weights_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage8_iter1 = (m_axi_weights_RVALID == 1'b0);
end

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = ((m_axi_weights_ARREADY == 1'b0) & (icmp_ln29_reg_1844 == 1'd0));
end

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage9;

assign empty_196_fu_801_p1 = add_ln31_fu_761_p2[3:0];

assign empty_197_fu_911_p2 = (tmp_fu_903_p3 - select_ln33_2_cast_fu_899_p1);

assign empty_198_fu_917_p2 = (empty_197_fu_911_p2 + select_ln29_2_cast_fu_719_p1);

assign empty_199_fu_931_p2 = (tmp_468_fu_923_p3 + select_ln31_2_cast_fu_797_p1);

assign empty_200_fu_969_p2 = (p_shl_cast_fu_953_p1 - p_shl1_cast_fu_965_p1);

assign empty_201_fu_996_p2 = (tmp2_fu_991_p2 + tmp3_cast_fu_987_p1);

assign empty_fu_648_p1 = y_fu_206[3:0];

assign icmp_ln29_fu_670_p2 = ((indvar_flatten56_fu_218 == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_697_p2 = ((indvar_flatten22_fu_210 == 13'd3072) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_749_p2 = ((indvar_flatten_fu_202 == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_737_p2 = ((dim_out_offset_fu_190 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1016_p2 = ((trunc_ln38_31_fu_1012_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1022_p2 = ((select_ln33_fu_865_p3 == 4'd7) ? 1'b1 : 1'b0);

assign lshr_ln38_10_fu_1580_p2 = weights_addr_10_read_reg_2107 >> zext_ln38_10_cast_reg_1789;

assign lshr_ln38_11_fu_1588_p2 = weights_addr_11_read_reg_2112 >> zext_ln38_11_cast_reg_1784;

assign lshr_ln38_12_fu_1596_p2 = weights_addr_12_read_reg_2117 >> zext_ln38_12_cast_reg_1779;

assign lshr_ln38_13_fu_1604_p2 = weights_addr_13_read_reg_2122 >> zext_ln38_13_cast_reg_1774;

assign lshr_ln38_14_fu_1612_p2 = weights_addr_14_read_reg_2127 >> zext_ln38_14_cast_reg_1769;

assign lshr_ln38_15_fu_1620_p2 = weights_addr_15_read_reg_2132 >> zext_ln29_cast_reg_1764;

assign lshr_ln38_1_fu_1508_p2 = weights_addr_1_read_reg_1979 >> zext_ln38_1_cast_reg_1834;

assign lshr_ln38_2_fu_1516_p2 = weights_addr_2_read_reg_1995 >> zext_ln38_2_cast_reg_1829;

assign lshr_ln38_3_fu_1524_p2 = weights_addr_3_read_reg_2011 >> zext_ln38_3_cast_reg_1824;

assign lshr_ln38_4_fu_1532_p2 = weights_addr_4_read_reg_2027 >> zext_ln38_4_cast_reg_1819;

assign lshr_ln38_5_fu_1540_p2 = weights_addr_5_read_reg_2043 >> zext_ln38_5_cast_reg_1814;

assign lshr_ln38_6_fu_1548_p2 = weights_addr_6_read_reg_2059 >> zext_ln38_6_cast_reg_1809;

assign lshr_ln38_7_fu_1556_p2 = weights_addr_7_read_reg_2080 >> zext_ln38_7_cast_reg_1804;

assign lshr_ln38_8_fu_1564_p2 = weights_addr_8_read_reg_2091 >> zext_ln38_8_cast_reg_1799;

assign lshr_ln38_9_fu_1572_p2 = weights_addr_9_read_reg_2102 >> zext_ln38_9_cast_reg_1794;

assign lshr_ln38_fu_1500_p2 = weights_addr_read_reg_1963 >> zext_ln38_cast_reg_1839;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd1;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign or_ln31_1_fu_835_p2 = (xor_ln31_fu_829_p2 | icmp_ln31_fu_697_p2);

assign or_ln31_fu_767_p2 = (icmp_ln31_fu_697_p2 | and_ln29_1_fu_755_p2);

assign or_ln33_1_fu_859_p2 = (or_ln33_fu_853_p2 | icmp_ln31_fu_697_p2);

assign or_ln33_fu_853_p2 = (and_ln31_fu_841_p2 | and_ln29_1_fu_755_p2);

assign or_ln38_s_fu_1628_p17 = {{{{{{{{{{{{{{{{trunc_ln38_30_fu_1624_p1}, {trunc_ln38_28_fu_1616_p1}}, {trunc_ln38_26_fu_1608_p1}}, {trunc_ln38_24_fu_1600_p1}}, {trunc_ln38_22_fu_1592_p1}}, {trunc_ln38_20_fu_1584_p1}}, {trunc_ln38_18_fu_1576_p1}}, {trunc_ln38_16_fu_1568_p1}}, {trunc_ln38_14_fu_1560_p1}}, {trunc_ln38_12_fu_1552_p1}}, {trunc_ln38_10_fu_1544_p1}}, {trunc_ln38_8_fu_1536_p1}}, {trunc_ln38_6_fu_1528_p1}}, {trunc_ln38_4_fu_1520_p1}}, {trunc_ln38_2_fu_1512_p1}}, {trunc_ln38_fu_1504_p1}};

assign p_cast20_fu_975_p1 = $signed(empty_200_fu_969_p2);

assign p_cast2_fu_1496_p1 = empty_199_reg_1848_pp0_iter1_reg;

assign p_mid1_fu_881_p4 = {{add_ln33_fu_847_p2[7:3]}};

assign p_mid_fu_805_p3 = {{empty_196_fu_801_p1}, {5'd0}};

assign p_shl1_cast_fu_965_p1 = p_shl1_fu_957_p3;

assign p_shl1_fu_957_p3 = {{select_ln33_1_fu_873_p3}, {9'd0}};

assign p_shl_cast_fu_953_p1 = p_shl_fu_945_p3;

assign p_shl_fu_945_p3 = {{select_ln33_1_fu_873_p3}, {11'd0}};

assign patch_embed_weights_address0 = p_cast2_fu_1496_p1;

assign patch_embed_weights_d0 = {{{{{{{{select_ln38_fu_1664_p3}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}}, {select_ln38_fu_1664_p3}};

assign select_ln29_1_fu_711_p3 = ((icmp_ln31_fu_697_p2[0:0] == 1'b1) ? add_ln29_1_fu_691_p2 : channel_fu_214);

assign select_ln29_2_cast_fu_719_p1 = select_ln29_1_fu_711_p3;

assign select_ln29_2_fu_723_p3 = ((icmp_ln31_fu_697_p2[0:0] == 1'b1) ? 9'd0 : tmp_466_fu_652_p3);

assign select_ln29_fu_703_p3 = ((icmp_ln31_fu_697_p2[0:0] == 1'b1) ? 5'd0 : y_fu_206);

assign select_ln31_1_fu_781_p3 = ((or_ln31_fu_767_p2[0:0] == 1'b1) ? 8'd0 : dim_out_fu_186);

assign select_ln31_2_cast_fu_797_p1 = select_ln31_2_fu_789_p3;

assign select_ln31_2_fu_789_p3 = ((and_ln29_1_fu_755_p2[0:0] == 1'b1) ? add_ln31_fu_761_p2 : select_ln29_fu_703_p3);

assign select_ln31_3_fu_813_p3 = ((and_ln29_1_fu_755_p2[0:0] == 1'b1) ? p_mid_fu_805_p3 : select_ln29_2_fu_723_p3);

assign select_ln31_4_fu_821_p3 = ((or_ln31_fu_767_p2[0:0] == 1'b1) ? 5'd0 : tmp_467_fu_660_p4);

assign select_ln31_5_fu_1060_p3 = ((icmp_ln31_fu_697_p2[0:0] == 1'b1) ? 13'd1 : add_ln31_1_fu_1054_p2);

assign select_ln31_fu_773_p3 = ((or_ln31_fu_767_p2[0:0] == 1'b1) ? 8'd0 : dim_out_1_fu_198);

assign select_ln33_1_fu_873_p3 = ((and_ln31_fu_841_p2[0:0] == 1'b1) ? add_ln33_fu_847_p2 : select_ln31_1_fu_781_p3);

assign select_ln33_2_cast_fu_899_p1 = select_ln33_2_fu_891_p3;

assign select_ln33_2_fu_891_p3 = ((and_ln31_fu_841_p2[0:0] == 1'b1) ? p_mid1_fu_881_p4 : select_ln31_4_fu_821_p3);

assign select_ln33_3_fu_937_p3 = ((and_ln31_fu_841_p2[0:0] == 1'b1) ? add_ln33_fu_847_p2 : select_ln31_fu_773_p3);

assign select_ln33_4_fu_1046_p3 = ((or_ln31_fu_767_p2[0:0] == 1'b1) ? 9'd1 : add_ln33_31_fu_1040_p2);

assign select_ln33_fu_865_p3 = ((or_ln33_1_fu_859_p2[0:0] == 1'b1) ? 4'd0 : dim_out_offset_fu_190);

assign select_ln38_fu_1664_p3 = ((icmp_ln38_reg_1877_pp0_iter1_reg[0:0] == 1'b1) ? or_ln38_s_fu_1628_p17 : weights_cache_7_3_fu_194);

assign sext_ln38_10_fu_1358_p1 = $signed(trunc_ln38_19_reg_2006);

assign sext_ln38_11_fu_1383_p1 = $signed(trunc_ln38_21_reg_2022);

assign sext_ln38_12_fu_1408_p1 = $signed(trunc_ln38_23_reg_2038);

assign sext_ln38_13_fu_1433_p1 = $signed(trunc_ln38_25_reg_2054);

assign sext_ln38_14_fu_1473_p1 = $signed(trunc_ln38_27_reg_2070);

assign sext_ln38_15_fu_1483_p1 = $signed(trunc_ln38_29_reg_2075);

assign sext_ln38_1_fu_1133_p1 = $signed(trunc_ln38_1_reg_1892);

assign sext_ln38_2_fu_1158_p1 = $signed(trunc_ln38_3_reg_1903);

assign sext_ln38_3_fu_1183_p1 = $signed(trunc_ln38_5_reg_1914);

assign sext_ln38_4_fu_1208_p1 = $signed(trunc_ln38_7_reg_1925);

assign sext_ln38_5_fu_1233_p1 = $signed(trunc_ln38_9_reg_1936);

assign sext_ln38_6_fu_1258_p1 = $signed(trunc_ln38_11_reg_1947);

assign sext_ln38_7_fu_1283_p1 = $signed(trunc_ln38_13_reg_1958);

assign sext_ln38_8_fu_1308_p1 = $signed(trunc_ln38_15_reg_1974);

assign sext_ln38_9_fu_1333_p1 = $signed(trunc_ln38_17_reg_1990);

assign sext_ln38_fu_1108_p1 = $signed(trunc_ln38_s_reg_1872);

assign tmp2_fu_991_p2 = ($signed(p_cast20_fu_975_p1) + $signed(patch_embed_weights_load));

assign tmp3_cast_fu_987_p1 = tmp3_fu_979_p3;

assign tmp3_fu_979_p3 = {{select_ln29_1_fu_711_p3}, {select_ln31_3_fu_813_p3}};

assign tmp_466_fu_652_p3 = {{empty_fu_648_p1}, {5'd0}};

assign tmp_467_fu_660_p4 = {{dim_out_1_fu_198[7:3]}};

assign tmp_468_fu_923_p3 = {{empty_198_fu_917_p2}, {4'd0}};

assign tmp_fu_903_p3 = {{select_ln33_2_fu_891_p3}, {2'd0}};

assign trunc_ln38_10_fu_1544_p1 = lshr_ln38_5_fu_1540_p2[15:0];

assign trunc_ln38_12_fu_1552_p1 = lshr_ln38_6_fu_1548_p2[15:0];

assign trunc_ln38_14_fu_1560_p1 = lshr_ln38_7_fu_1556_p2[15:0];

assign trunc_ln38_16_fu_1568_p1 = lshr_ln38_8_fu_1564_p2[15:0];

assign trunc_ln38_18_fu_1576_p1 = lshr_ln38_9_fu_1572_p2[15:0];

assign trunc_ln38_20_fu_1584_p1 = lshr_ln38_10_fu_1580_p2[15:0];

assign trunc_ln38_22_fu_1592_p1 = lshr_ln38_11_fu_1588_p2[15:0];

assign trunc_ln38_24_fu_1600_p1 = lshr_ln38_12_fu_1596_p2[15:0];

assign trunc_ln38_26_fu_1608_p1 = lshr_ln38_13_fu_1604_p2[15:0];

assign trunc_ln38_28_fu_1616_p1 = lshr_ln38_14_fu_1612_p2[15:0];

assign trunc_ln38_2_fu_1512_p1 = lshr_ln38_1_fu_1508_p2[15:0];

assign trunc_ln38_30_fu_1624_p1 = lshr_ln38_15_fu_1620_p2[15:0];

assign trunc_ln38_31_fu_1012_p1 = select_ln33_fu_865_p3[2:0];

assign trunc_ln38_4_fu_1520_p1 = lshr_ln38_2_fu_1516_p2[15:0];

assign trunc_ln38_6_fu_1528_p1 = lshr_ln38_3_fu_1524_p2[15:0];

assign trunc_ln38_8_fu_1536_p1 = lshr_ln38_4_fu_1532_p2[15:0];

assign trunc_ln38_fu_1504_p1 = lshr_ln38_fu_1500_p2[15:0];

assign xor_ln29_fu_731_p2 = (icmp_ln31_fu_697_p2 ^ 1'd1);

assign xor_ln31_fu_829_p2 = (icmp_ln33_fu_749_p2 ^ 1'd1);

assign zext_ln29_cast_fu_529_p1 = zext_ln29;

assign zext_ln38_10_cast_fu_549_p1 = zext_ln38_10;

assign zext_ln38_11_cast_fu_545_p1 = zext_ln38_11;

assign zext_ln38_12_cast_fu_541_p1 = zext_ln38_12;

assign zext_ln38_13_cast_fu_537_p1 = zext_ln38_13;

assign zext_ln38_14_cast_fu_533_p1 = zext_ln38_14;

assign zext_ln38_1_cast_fu_585_p1 = zext_ln38_1;

assign zext_ln38_2_cast_fu_581_p1 = zext_ln38_2;

assign zext_ln38_3_cast_fu_577_p1 = zext_ln38_3;

assign zext_ln38_4_cast_fu_573_p1 = zext_ln38_4;

assign zext_ln38_5_cast_fu_569_p1 = zext_ln38_5;

assign zext_ln38_6_cast_fu_565_p1 = zext_ln38_6;

assign zext_ln38_7_cast_fu_561_p1 = zext_ln38_7;

assign zext_ln38_8_cast_fu_557_p1 = zext_ln38_8;

assign zext_ln38_9_cast_fu_553_p1 = zext_ln38_9;

assign zext_ln38_cast_fu_589_p1 = zext_ln38;

always @ (posedge ap_clk) begin
    zext_ln29_cast_reg_1764[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_14_cast_reg_1769[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_13_cast_reg_1774[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_12_cast_reg_1779[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_11_cast_reg_1784[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_10_cast_reg_1789[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_9_cast_reg_1794[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_8_cast_reg_1799[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_7_cast_reg_1804[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_6_cast_reg_1809[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_5_cast_reg_1814[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_4_cast_reg_1819[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_3_cast_reg_1824[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_2_cast_reg_1829[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_1_cast_reg_1834[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln38_cast_reg_1839[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
