INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Flip_Flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flip_Flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Shift_Register_8_Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Register_8_Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Register_Sim/new/Register_Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_Sim
