

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 11:05:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1656|  1656|  1656|  1656|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   272|   272|        34|          -|          -|     8|    no    |
        | + Loop 1.1      |    32|    32|         4|          -|          -|     8|    no    |
        |- Loop 2         |  1236|  1236|       309|          -|          -|     4|    no    |
        | + Loop 2.1      |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.2      |   140|   140|        35|          -|          -|     4|    no    |
        |  ++ Loop 2.2.1  |    16|    16|         4|          -|          -|     4|    no    |
        |  ++ Loop 2.2.2  |    16|    16|         4|          -|          -|     4|    no    |
        | + Loop 2.3      |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.4      |   140|   140|        35|          -|          -|     4|    no    |
        |  ++ Loop 2.4.1  |    16|    16|         4|          -|          -|     4|    no    |
        |  ++ Loop 2.4.2  |    16|    16|         4|          -|          -|     4|    no    |
        |- Loop 3         |   144|   144|        18|          -|          -|     8|    no    |
        | + Loop 3.1      |    16|    16|         2|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     48|       0|   1273|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |       12|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    677|    -|
|Register         |        -|      -|     821|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|     48|     857|   1990|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     13|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |C_0_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_0_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_1_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |C_1_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_0_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |A_1_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_0_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_0_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    |B_1_1_V_U  |kernel_C_0_0_V  |        1|  0|   0|    0|    16|   32|     1|          512|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |       12|  0|   0|    0|   192|  384|    12|         6144|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_10_fu_1326_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_11_fu_1332_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_873_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_1126_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_1131_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_969_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_975_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_1062_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_1068_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_1233_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_9_fu_1239_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_868_p2        |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_1_fu_1078_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_2_fu_1249_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_3_fu_1342_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_985_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_952_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln215_2_fu_1016_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_3_fu_1039_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_4_fu_1193_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_5_fu_1216_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_6_fu_1280_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_7_fu_1303_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_929_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_783_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_1425_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_1448_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_753_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln37_fu_1167_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln40_1_fu_1120_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln40_fu_862_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln43_1_fu_1109_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln43_fu_851_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln48_1_fu_1320_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln48_fu_1056_p2        |     +    |      0|  0|  12|           4|           2|
    |add_ln51_1_fu_1050_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln51_2_fu_1227_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln51_3_fu_1314_p2      |     +    |      0|  0|  12|           4|           2|
    |add_ln51_fu_963_p2         |     +    |      0|  0|  12|           4|           2|
    |add_ln700_1_fu_990_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_1074_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_1083_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_1245_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_1254_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_1338_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_1347_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_898_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln700_9_fu_1156_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln700_fu_981_p2        |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_1359_p2             |     +    |      0|  0|  12|           4|           1|
    |i_fu_693_p2                |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_743_p2              |     +    |      0|  0|  12|           4|           1|
    |j_fu_1415_p2               |     +    |      0|  0|  12|           4|           1|
    |and_ln321_1_fu_1469_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln321_fu_1465_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_687_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_737_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln37_fu_803_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln40_1_fu_1089_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln40_fu_831_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_1_fu_1136_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_878_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_1_fu_996_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_2_fu_1173_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_3_fu_1260_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_909_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln61_fu_1353_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln64_fu_1409_p2       |   icmp   |      0|  0|  11|           4|           5|
    |C_int_V_d0                 |  select  |      0|  0|  32|           1|          32|
    |select_ln321_1_fu_1481_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln321_fu_1473_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln321_fu_1403_p2       |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     48|  0|1273|         978|        1055|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_0_0_V_address0   |   21|          4|    4|         16|
    |A_0_1_V_address0   |   21|          4|    4|         16|
    |A_1_0_V_address0   |   21|          4|    4|         16|
    |A_1_1_V_address0   |   21|          4|    4|         16|
    |B_0_0_V_address0   |   21|          4|    4|         16|
    |B_0_1_V_address0   |   21|          4|    4|         16|
    |B_1_0_V_address0   |   21|          4|    4|         16|
    |B_1_1_V_address0   |   21|          4|    4|         16|
    |C_0_0_V_address0   |   33|          6|    4|         24|
    |C_0_0_V_d0         |   21|          4|   32|        128|
    |C_0_1_V_address0   |   33|          6|    4|         24|
    |C_0_1_V_d0         |   21|          4|   32|        128|
    |C_1_0_V_address0   |   33|          6|    4|         24|
    |C_1_0_V_d0         |   21|          4|   32|        128|
    |C_1_1_V_address0   |   33|          6|    4|         24|
    |C_1_1_V_d0         |   21|          4|   32|        128|
    |C_int_V_address0   |   15|          3|    6|         18|
    |ap_NS_fsm          |  161|         36|    1|         36|
    |i12_0_0_reg_563    |    9|          2|    4|          8|
    |i15_0_reg_665      |    9|          2|    4|          8|
    |i_0_reg_541        |    9|          2|    4|          8|
    |j13_0_0_0_reg_575  |    9|          2|    4|          8|
    |j13_0_1_0_reg_620  |    9|          2|    4|          8|
    |j14_0_0_0_reg_586  |    9|          2|    4|          8|
    |j14_0_1_0_reg_631  |    9|          2|    4|          8|
    |j16_0_reg_676      |    9|          2|    4|          8|
    |j_0_reg_552        |    9|          2|    4|          8|
    |k_0_0_0_0_reg_598  |    9|          2|    4|          8|
    |k_0_0_1_0_reg_609  |    9|          2|    4|          8|
    |k_0_1_0_0_reg_643  |    9|          2|    4|          8|
    |k_0_1_1_0_reg_654  |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  677|        137|  235|        894|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_0_0_V_addr_1_reg_1597  |   4|   0|    4|          0|
    |B_0_1_V_addr_reg_1602    |   4|   0|    4|          0|
    |B_1_0_V_addr_1_reg_1607  |   4|   0|    4|          0|
    |B_1_1_V_addr_reg_1612    |   4|   0|    4|          0|
    |B_int_V_addr_reg_1563    |   6|   0|    6|          0|
    |C_0_0_V_addr_2_reg_1669  |   4|   0|    4|          0|
    |C_0_0_V_addr_3_reg_1577  |   4|   0|    4|          0|
    |C_0_0_V_addr_reg_1635    |   4|   0|    4|          0|
    |C_0_0_V_load_reg_1650    |  32|   0|   32|          0|
    |C_0_1_V_addr_2_reg_1674  |   4|   0|    4|          0|
    |C_0_1_V_addr_3_reg_1582  |   4|   0|    4|          0|
    |C_0_1_V_addr_reg_1640    |   4|   0|    4|          0|
    |C_0_1_V_load_reg_1655    |  32|   0|   32|          0|
    |C_1_0_V_addr_1_reg_1773  |   4|   0|    4|          0|
    |C_1_0_V_addr_2_reg_1807  |   4|   0|    4|          0|
    |C_1_0_V_addr_3_reg_1587  |   4|   0|    4|          0|
    |C_1_1_V_addr_1_reg_1778  |   4|   0|    4|          0|
    |C_1_1_V_addr_2_reg_1812  |   4|   0|    4|          0|
    |C_1_1_V_addr_3_reg_1592  |   4|   0|    4|          0|
    |C_int_V_addr_1_reg_1553  |   6|   0|    6|          0|
    |add_ln321_1_reg_1572     |   6|   0|    6|          0|
    |add_ln321_2_reg_1950     |   8|   0|    8|          0|
    |add_ln40_1_reg_1783      |   4|   0|    4|          0|
    |add_ln40_reg_1645        |   4|   0|    4|          0|
    |add_ln51_1_reg_1745      |   4|   0|    4|          0|
    |add_ln51_2_reg_1845      |   4|   0|    4|          0|
    |add_ln51_3_reg_1888      |   4|   0|    4|          0|
    |add_ln51_reg_1702        |   4|   0|    4|          0|
    |alpha_V_reg_1507         |  32|   0|   32|          0|
    |ap_CS_fsm                |  35|   0|   35|          0|
    |beta_V_reg_1515          |  32|   0|   32|          0|
    |i12_0_0_reg_563          |   4|   0|    4|          0|
    |i15_0_reg_665            |   4|   0|    4|          0|
    |i_0_reg_541              |   4|   0|    4|          0|
    |i_1_reg_1916             |   4|   0|    4|          0|
    |i_reg_1526               |   4|   0|    4|          0|
    |j13_0_0_0_reg_575        |   4|   0|    4|          0|
    |j13_0_1_0_reg_620        |   4|   0|    4|          0|
    |j14_0_0_0_reg_586        |   4|   0|    4|          0|
    |j14_0_1_0_reg_631        |   4|   0|    4|          0|
    |j16_0_reg_676            |   4|   0|    4|          0|
    |j_0_reg_552              |   4|   0|    4|          0|
    |j_1_reg_1548             |   4|   0|    4|          0|
    |j_reg_1945               |   4|   0|    4|          0|
    |k_0_0_0_0_reg_598        |   4|   0|    4|          0|
    |k_0_0_1_0_reg_609        |   4|   0|    4|          0|
    |k_0_1_0_0_reg_643        |   4|   0|    4|          0|
    |k_0_1_1_0_reg_654        |   4|   0|    4|          0|
    |mul_ln209_10_reg_1898    |  32|   0|   32|          0|
    |mul_ln209_11_reg_1903    |  32|   0|   32|          0|
    |mul_ln209_2_reg_1788     |  32|   0|   32|          0|
    |mul_ln209_3_reg_1793     |  32|   0|   32|          0|
    |mul_ln209_4_reg_1707     |  32|   0|   32|          0|
    |mul_ln209_5_reg_1712     |  32|   0|   32|          0|
    |mul_ln209_6_reg_1755     |  32|   0|   32|          0|
    |mul_ln209_7_reg_1760     |  32|   0|   32|          0|
    |mul_ln209_8_reg_1850     |  32|   0|   32|          0|
    |mul_ln209_9_reg_1855     |  32|   0|   32|          0|
    |mul_ln700_1_reg_1765     |  32|   0|   32|          0|
    |mul_ln700_2_reg_1860     |  32|   0|   32|          0|
    |mul_ln700_3_reg_1908     |  32|   0|   32|          0|
    |mul_ln700_reg_1717       |  32|   0|   32|          0|
    |trunc_ln321_1_reg_1568   |   1|   0|    1|          0|
    |trunc_ln321_2_reg_1926   |   1|   0|    1|          0|
    |trunc_ln321_3_reg_1955   |   1|   0|    1|          0|
    |trunc_ln321_reg_1536     |   1|   0|    1|          0|
    |xor_ln321_reg_1937       |   1|   0|    1|          0|
    |zext_ln28_reg_1540       |   3|   0|    6|          3|
    |zext_ln321_5_reg_1921    |   4|   0|    8|          4|
    |zext_ln321_6_reg_1932    |   3|   0|    6|          3|
    |zext_ln321_reg_1531      |   4|   0|    8|          4|
    |zext_ln40_reg_1620       |   3|   0|    6|          3|
    |zext_ln700_2_reg_1801    |   3|   0|    6|          3|
    |zext_ln700_reg_1663      |   3|   0|    6|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 821|   0|  844|         23|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    6|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

