# 16-bit Adder/Subtractor (GitHub Pages)

This repository contains:

- `adder_subtractor_16.vhd` — 16-bit adder/subtractor implemented with logic gates (VHDL)
- `tb_adder_subtractor_16.vhd` — VHDL testbench
- `index.html` — static single-file web UI that simulates the 16-bit adder/subtractor in the browser (gate-level, bit-by-bit) and fetches/displays the VHDL sources.
- `web_adder.py` and `templates/` — a Flask-based prototype (not required).
