<?xml version="1.0" encoding="utf-8"?>
<SchematicAnnotations>
  <Comments>
    <Comment NodeID="2082">When this line is activated, it indicates that a group 0 reset exception is pending.</Comment>
    <Comment NodeID="2314">Asserted if an address or bus error is being raised, and a reset, address error, or bus error is exception is currently being processed.</Comment>
    <Comment NodeID="2333">This line is set to 0 when a reset, address error, or bus error is exception is currently being processed, in which case the processor will halt if a bus error is generated, as outlined in the 68000 Users Manual section 6.3.9.1. Note that although it isn't explicitly documented, analysis shows the processor will also halt if an address error is generated in this situation.</Comment>
    <Comment NodeID="2368">Asserted if an address or bus error is being raised</Comment>
    <Comment NodeID="2553">Drives the microinstruction address bit 0 line when an exception is pushing a 2-bit microinstruction address. Note that if this bit is 1, bit 1 is forced to 0, so only addresses 0, 1, and 2 can be selected with this logic. This line is only driven for a reset exception, with the grounding behaviour for the other lines the way the reset exception takes priority over other group 0 exceptions.</Comment>
    <Comment NodeID="2648">If asserted by itself, drives the microinstruction address bit 0 and 1 lines to 0 when an exception is pushing a 2-bit microinstruction address. If asserted alone, this starts a bus error exeption being processed. If the "2780" line is also being asserted, this indicates a double fault instead.</Comment>
    <Comment NodeID="2780">Drives the microinstruction address bit 1 line when an exception is pushing a 2-bit microinstruction address. Asserted along with line "2648" if an address or bus error is being raised, and a reset, address error, or bus error is exception is currently being processed. This line being asserted indicates the double fault state described in the 68000 Users Manual section 6.3.9.1.</Comment>
    <Comment NodeID="2888">This is effectively the selection line to retrieve the microcode address from the current microinstruction, generated by the instruction register sequence decoder.</Comment>
    <Comment NodeID="2895">Actually corresponds with microcode address bit 0</Comment>
    <Comment NodeID="2914">Actually corresponds with microcode address bit 1</Comment>
    <Comment NodeID="2929">Actually corresponds with microcode address bit 9</Comment>
    <Comment NodeID="2934">Actually corresponds with microcode address bit 8</Comment>
    <Comment NodeID="2976">Actually corresponds with microcode address bit 4</Comment>
    <Comment NodeID="2999">Actually corresponds with microcode address bit 5</Comment>
    <Comment NodeID="3024">This line is related to exception processing. When this line is cleared, microinstruction address lines 0 and 1 are disconnected from their normal inputs, and are free to be driven directly by the address logic through two dedicated lines.</Comment>
    <Comment NodeID="3175">This line is related to exception processing. When this line is activated, all microinstruction address lines are forced to logic state 0, except for bits 0 and 1, which are free to be driven to a custom state by dedicated lines.</Comment>
    <Comment NodeID="3607">Actually corresponds with microcode address bit 2</Comment>
    <Comment NodeID="4889">Actually corresponds with microcode address bit 3</Comment>
    <Comment NodeID="5241">Actually corresponds with microcode address bit 7</Comment>
    <Comment NodeID="5252">Actually corresponds with microcode address bit 6</Comment>
    <Comment NodeID="5478">This line is only asserted for type II microinstructions, where a conditional branch is being performed.</Comment>
    <Comment NodeID="5538">This selection line passes on the microcode address bits 6-7 from the NMA field in the microinstruction where appropriate. It isn't asserted where the microinstruction address is supplied by a different address source, or when a type II conditional branch microinstruction is being executed.</Comment>
    <Comment NodeID="ma3_enable">Ties the microcode address from the A3 decode stage to the microcode address bus</Comment>
    <Comment NodeID="ma2_enable">Ties the microcode address from the A2 decode stage to the microcode address bus</Comment>
    <Comment NodeID="6275">Actually labelled as "C0" in Fig.14A</Comment>
    <Comment NodeID="6351">Actually labelled as "C1" in Fig.14A</Comment>
    <Comment NodeID="6421">Ties the microcode address from the exception PLA to the microcode address bus</Comment>
    <Comment NodeID="ma1_enable">Ties the microcode address from the A1 decode stage to the microcode address bus</Comment>
  </Comments>
  <Annotations>
    <Annotation Name="       μROM (Microcode)       " Width="25781.1323652896" Height="3973.30603777062" PosX="15599.9500081285" PosY="26740.7138766075" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="       NROM (Nanocode)       " Width="25876.7065353186" Height="7326.1646792504" PosX="13983.2545436566" PosY="20983.4575768145" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Address&#xD;&#xA;High&#xD;&#xA;Execution&#xD;&#xA;Unit" Width="9631.08568622244" Height="11061.8252348238" PosX="4605.48351390493" PosY="5860.09014295064" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Address&#xD;&#xA;Low&#xD;&#xA;Execution&#xD;&#xA;Unit" Width="10696.9386385362" Height="11033.0183982748" PosX="14827.1093493823" PosY="5346.36822449311" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Data&#xD;&#xA;Execution&#xD;&#xA;Unit" Width="14182.5658609676" Height="11052.2229559741" PosX="27425.2992001538" PosY="3589.15119500288" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="A2/A3&#xD;&#xA;Decode" Width="5973.94813067082" Height="8133.91711368529" PosX="30667.5431644939" PosY="36829.1645187385" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Trap and&#xD;&#xA;Illegal&#xD;&#xA;Instruction&#xD;&#xA;PLA" Width="3387.68397816477" Height="6983.46057952081" PosX="32536.4932774252" PosY="30545.8735187394" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="A1 Decode" Width="4297.98001311379" Height="15037.1686785886" PosX="32427.368998558" PosY="34215.5227950654" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="" Width="2488.91067783536" Height="3180.27475501183" PosX="38868.577650919" PosY="26449.1996614496" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="IRD Register" Width="5173.70784420401" Height="1055.74586230232" PosX="34993.3503127716" PosY="23011.8362388474" Rotation="90" Layer="0">This section holds the latches that store the current state of the IRD register</Annotation>
    <Annotation Name="IRD Bus" Width="21374.672719373" Height="3456.82038588241" PosX="20138.372526746" PosY="16130.5908095905" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="ALU Control" Width="7386.07289116878" Height="8788.6366171733" PosX="32066.0078068342" PosY="16981.6682226477" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="" Width="1678.78483541398" Height="6902.11803714525" PosX="25997.6830808167" PosY="23372.6295180142" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="        Control Unit        " Width="27758.2676986359" Height="6994.29991410217" PosX="15195.1193749341" PosY="5898.40246737853" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="" Width="1947.34215071376" Height="21052.036150024" PosX="4807.37411535739" PosY="23130.6520910025" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="  Branch  &#xD;&#xA;  PLA       " Width="3537.47952821969" Height="6967.71909077538" PosX="29004.3126192111" PosY="30472.9131510475" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Decode&#xD;&#xA;Drivers" Width="5614.98248919655" Height="2429.17682156729" PosX="16353.3016952079" PosY="40143.3945419416" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="A0 Multiplexer&#xD;&#xA;Control" Width="9477.771861197" Height="2582.38310106962" PosX="25495.6237061588" PosY="38951.7594185202" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Bus&#xD;&#xA;Control&#xD;&#xA;Logic" Width="10632.6264157126" Height="5350.05177482254" PosX="38059.6448078717" PosY="44188.4274846858" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="" Width="2897.6451202621" Height="3783.14423030974" PosX="38624.0744404786" PosY="43996.2282712308" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Timer and&#xD;&#xA;E Logic" Width="7121.0499949178" Height="5496.34441355306" PosX="5201.41476659722" PosY="41639.2427647835" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Clock Generators" Width="22377.1506312789" Height="1186.84166581966" PosX="17795.7637058289" PosY="38286.1269904775" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="" Width="1325.11448125493" Height="2857.63818566281" PosX="26668.2693629271" PosY="49970.1798947601" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Interrupt&#xD;&#xA;Logic" Width="2627.18349327064" Height="3514.43405898046" PosX="407.957164840246" PosY="44969.3130698502" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Function&#xD;&#xA;Code Logic" Width="2154.75137386671" Height="1647.75105060399" PosX="1496.85558639319" PosY="42543.7774324227" Rotation="90" Layer="0">This block is responsible for determining the output function code (FC) lines based on the FC field of the current microinstruction, and the privilege state of the processor.</Annotation>
    <Annotation Name="Function Code&#xD;&#xA;Buffers" Width="5839.73940531467" Height="2120.2183756385" PosX="1245.94822231075" PosY="36893.6950231976" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Address Buffers" Width="35342.531625262" Height="1971.2172568456" PosX="1306.99436941808" PosY="1504.03990081976" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Address Buffers" Width="28413.1431161836" Height="1939.66032763403" PosX="16440.7342333177" PosY="-11701.0330753845" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Data Buffers" Width="10140.0064652551" Height="1738.01247179088" PosX="39817.4820928476" PosY="-2698.89665381567" Rotation="90" Layer="0"></Annotation>
    <Annotation Name="Data Buffers" Width="32600.4011723377" Height="1672.54797550538" PosX="44020.3611362343" PosY="3037.19223441633" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Register PC.h" Width="10846.8386166666" Height="276.557403211776" PosX="10981.2341439513" PosY="5319.74385451856" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="High Adder" Width="10852.4662382435" Height="2159.84543031575" PosX="11270.6546821962" PosY="5319.74385451856" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register B.h" Width="10882.2122380076" Height="328.0099433442" PosX="13455.8590686111" PosY="5315.75985575136" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register PC.l" Width="10913.083762087" Height="293.279478754816" PosX="17617.7264085725" PosY="5245.01261306928" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D0.h" Width="10846.8386166666" Height="276.557403211776" PosX="5461.50211205769" PosY="5308.7923242751" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D1.h" Width="10850.0544004248" Height="273.3416194535" PosX="5741.27529902774" PosY="5305.57654051682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D2.h" Width="10843.6228329083" Height="260.47848442039" PosX="6027.48005351435" PosY="5305.57654051682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D3.h" Width="10824.3281303586" Height="257.26270066212" PosX="6300.82167296785" PosY="5305.57654051682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D4.h" Width="10843.6228329083" Height="260.478484420397" PosX="6561.30015738824" PosY="5302.36075675854" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D5.h" Width="10840.40704915" Height="266.910051936946" PosX="6828.21020932519" PosY="5295.92918924199" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D6.h" Width="10837.1912653917" Height="257.262700662114" PosX="7104.76761253697" PosY="5289.49762172544" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D7.h" Width="10833.9754816334" Height="250.831133145565" PosX="7378.10923199047" PosY="5289.49762172544" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A0.h" Width="10827.5439141169" Height="250.831133145564" PosX="7635.37193265258" PosY="5286.28183796716" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A1.h" Width="10817.8965628421" Height="279.773186970055" PosX="7889.41884955642" PosY="5292.71340548371" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A2.h" Width="10817.8965628421" Height="260.478484420396" PosX="8175.62360404303" PosY="5286.28183796716" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A3.h" Width="10811.4649953255" Height="263.694268178675" PosX="8442.53365597998" PosY="5283.06605420888" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A4.h" Width="10808.2492115672" Height="263.694268178671" PosX="8712.6594916752" PosY="5279.85027045061" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A5.h" Width="10817.8965628421" Height="263.694268178671" PosX="8986.0011111287" PosY="5279.85027045061" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A6.h" Width="10814.6807790838" Height="263.694268178663" PosX="9252.91116306565" PosY="5273.41870293405" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register USP.h" Width="10827.5439141169" Height="263.694268178671" PosX="9523.34764029584" PosY="5266.73099546212" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register SSP.h" Width="10814.6807790838" Height="266.910051936945" PosX="9787.04190847451" PosY="5269.9467792204" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Immediate Register.h" Width="10824.3281303586" Height="250.831133145566" PosX="10060.383527928" PosY="5266.73099546212" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Memory Address Register.h" Width="10840.40704915" Height="392.325618509729" PosX="10327.293579865" PosY="5263.51521170385" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A.h" Width="10862.9175354579" Height="241.183781870735" PosX="10726.0507658912" PosY="5266.73099546212" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A.l" Width="10904.7227243155" Height="234.75221435418" PosX="16971.7459812158" PosY="5262.22889820053" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Low Adder" Width="10911.1542918321" Height="1591.81296034686" PosX="15341.3436157696" PosY="5252.58154692571" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A0.l" Width="10788.9545090176" Height="282.988970728331" PosX="24345.5381389438" PosY="5323.32878960778" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A1.l" Width="10779.3071577427" Height="276.557403211778" PosX="24068.980735732" PosY="5320.11300584951" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A2.l" Width="10782.522941501" Height="257.262700662119" PosX="23805.2864675533" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A3.l" Width="10772.8755902262" Height="257.262700662117" PosX="23535.1606318581" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A4.l" Width="10776.0913739845" Height="254.046916903833" PosX="23271.4663636794" PosY="5307.2498708164" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A5.l" Width="10756.7966714348" Height="260.478484420388" PosX="22998.1247442259" PosY="5320.11300584951" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register A6.l" Width="10760.0124551931" Height="266.910051936946" PosX="22724.7831247724" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register USP.l" Width="10737.5019688851" Height="263.694268178666" PosX="22454.6572890772" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register SSP.l" Width="10721.4230500938" Height="260.478484420389" PosX="22187.7472371402" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Immediate Register.l" Width="10714.9914825772" Height="270.12583569523" PosX="21907.9740501702" PosY="5316.89722209123" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register B.l" Width="10859.058594948" Height="273.984776205145" PosX="27117.831045446" PosY="5237.85348370398" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D7.l" Width="10851.3407139281" Height="273.984776205154" PosX="27399.533702671" PosY="5237.85348370398" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D6.l" Width="10855.1996544381" Height="270.125835695228" PosX="27677.3774193861" PosY="5233.99454319405" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D5.l" Width="10843.6228329083" Height="254.690073655492" PosX="27955.2211361012" PosY="5237.85348370398" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D4.l" Width="10839.7638923983" Height="266.266895185297" PosX="28213.7701502666" PosY="5226.27666217418" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D3.l" Width="10839.7638923983" Height="246.972192635646" PosX="28495.4728074916" PosY="5226.27666217418" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D2.l" Width="10847.4817734182" Height="266.26689518529" PosX="28746.3039406372" PosY="5206.98195962453" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D1.l" Width="10824.3281303586" Height="262.407954675378" PosX="29024.1476573523" PosY="5241.71242421391" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D0.l" Width="10839.7638923983" Height="270.125835695217" PosX="29282.6966715177" PosY="5237.85348370398" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit Selection Register" Width="4586.95822187491" Height="656.555850648114" PosX="29561.3167625855" PosY="11467.934884902" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Register D" Width="10819.7724367011" Height="428.771167770195" PosX="30887.8275628746" PosY="5286.48388288167" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Selected Bit" Width="10837.6379020248" Height="629.757652662476" PosX="30240.2044448883" PosY="5270.85160072338" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="A1 Microcode Address" Width="1095.13367009226" Height="1144.12673116513" PosX="37747.0865088419" PosY="43846.3215068077" Rotation="90" Layer="1">These lines output the 10-bit microcode address from the A1 decode stage</Annotation>
    <Annotation Name="A2 Microcode Address" Width="1153.81130215935" Height="1052.16077457067" PosX="33080.2493101898" PosY="43650.0356243473" Rotation="90" Layer="1">These lines output the 10-bit microcode address from the A2 decode stage</Annotation>
    <Annotation Name="A3 Microcode Address" Width="1169.31951858621" Height="1048.30183406071" PosX="31880.2920073621" PosY="43645.004510807" Rotation="90" Layer="1">These lines output the 10-bit microcode address from the A3 decode stage</Annotation>
    <Annotation Name="Microcode Address Selection" Width="3148.89545610436" Height="1443.24375071448" PosX="32506.9035846653" PosY="44448.0292341988" Rotation="90" Layer="1">This section selects between the A1/A2/A3 microcode addresses generated from the A1/A2/A3 decode steps from the IRD register</Annotation>
    <Annotation Name="Microcode Address Inversion" Width="2085.85510941446" Height="1240.65731414982" PosX="25160.1961657478" PosY="44876.8033289338" Rotation="90" Layer="1">This section performs a logical NOT operation on each of the microcode address lines being fed in from the microcode address selection stage. The microcode address bus stores all bits in an inverted form, and this adjusts the output bits from the A0/A1/A2/A3 decode stage to meet this requirement.</Annotation>
    <Annotation Name="Microword Buffer Bits 8-0" Width="11322.078389091" Height="704.590521545953" PosX="24057.7756896909" PosY="36322.282835013" Rotation="90" Layer="1">This section involves latching the output from the microcode and storing them in flip-flops, the output of which is fed out on the latchedmicro.* lines. Represented in US4325121 on Fig.4 as item 74 "Micro Rom Output Latch".</Annotation>
    <Annotation Name="Microword Buffer Bits 16-9" Width="9775.65332890364" Height="773.516907334789" PosX="9351.01588986422" PosY="37143.4916134437" Rotation="90" Layer="1">This section involves latching the output from the microcode and storing them in flip-flops, the output of which is fed out on the latchedmicro.* lines. Represented in US4325121 on Fig.4 as item 74 "Micro Rom Output Latch".</Annotation>
    <Annotation Name="             Exception Address Decoder              " Width="5233.09255108418" Height="2124.50929561718" PosX="27788.0451573066" PosY="41026.1725613831" Rotation="90" Layer="1">This block is responsible for pushing a 10-bit microcode address onto the microcode address bus at the appropriate time when an exception is pending.</Annotation>
    <Annotation Name="      Nanoinstruction Decode Lines      &#xD;&#xA;(Fig. 19B)" Width="5236.58227197746" Height="1686.35700284018" PosX="27784.618098178" PosY="21695.4013625645" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="     Macroinstruction Decode Lines     &#xD;&#xA;(Fig. 19A)" Width="5591.60479889114" Height="2554.29580462638" PosX="27474.4547161423" PosY="23819.710252896" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="      ALU Control Decode Lines      &#xD;&#xA;(Fig. 20B)" Width="3619.29911323398" Height="2198.64285229141" PosX="37218.1646235215" PosY="22121.0413379005" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Condition Code&#xD;&#xA; Control Decode Lines &#xD;&#xA;(Fig.20A)" Width="2493.72120144125" Height="2228.53070054172" PosX="34130.9153202399" PosY="22700.6133683245" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="              Fig 14.B    " Width="2923.68340023301" Height="1819.59764322477" PosX="31830.484555016" PosY="30190.0336005115" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="                    Fig 14.A    " Width="3480.94531050534" Height="3012.11745358566" PosX="30950.2340551023" PosY="32340.6592927733" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Nanoword Buffer Bits 35-0" Width="11684.9947427456" Height="950.164447624122" PosX="24116.469152402" PosY="23929.7545835662" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Nanoword Buffer Bits 67-36" Width="10437.6622912635" Height="981.714465726625" PosX="9634.42718105795" PosY="24541.0225411139" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Bit 0&#xD;&#xA;(I Field)" Width="2815.48299604624" Height="1268.81963966559" PosX="29149.6206070999" PosY="37661.0967205353" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Microcode type II &quot;CBC&quot; bits (2-6)&#xD;&#xA;[in]" Width="850.470588849713" Height="199.125498921041" PosX="31862.3139186012" PosY="34937.4254049441" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Microcode&#xD;&#xA;branch address&#xD;&#xA;[out]" Width="351.726348561497" Height="212.152400719614" PosX="31250.9800270538" PosY="35299.3871763473" Rotation="90" Layer="2">This output is used to drive microcode address bits 6-7 for conditional branches.</Annotation>
    <Annotation Name="C/I Decoding" Width="1323.36780175988" Height="590.604575590117" PosX="26623.4565939544" PosY="42489.7352228352" Rotation="90" Layer="2">This section is described in US4325121 starting column 16 row 50. It takes in microinstructon bits 0,1,4, and from that produces two control lines. These control lines control when pending exceptions are processed, as described in column 17 row 5.</Annotation>
    <Annotation Name="Exception/A1&#xD;&#xA;Address&#xD;&#xA;Selection" Width="435.522411321363" Height="483.33941197089" PosX="30991.6248984789" PosY="42928.8968956115" Rotation="90" Layer="2">This section is responsible for substituting the A1 microcode address with the output of the adjacent exception address selection PLA. The exception address is referred to as "A0" in the patents. This multiplexer is referenced in Fig.5 as item 112.</Annotation>
    <Annotation Name="Instruction Register&#xD;&#xA;Sequence Decoder" Width="2193.01688492417" Height="1902.28952097507" PosX="23326.7664705789" PosY="42617.4660627325" Rotation="90" Layer="1">This section determines from which source to obtain the next microcode address, represented by mulitplexer 114 in Fig.5, and described in column 16 row 12. It takes in microword bits 1-3 encoding the 2-bit "type" field and the 1-bit microword format flag (types I and II), to determine whether the microcode address is supplied immediately in the instruction (either as a base address for branching or a full address), or which of the A1/A2/A3 decoders the address should be retrieved from. Note that exception processing can override the branch address after this stage.</Annotation>
    <Annotation Name="A0 (Exception)&#xD;&#xA;Microcode Address" Width="1126.81062890008" Height="250.831133145556" PosX="27412.8312615002" PosY="44711.5496051563" Rotation="90" Layer="1">These lines output the 10-bit microcode address from the exception (A0) decode stage</Annotation>
    <Annotation Name="Lines A2/!A2" Width="9667.58399040223" Height="174.467434802335" PosX="17211.0882617963" PosY="30733.2749524271" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bits 0-1&#xD;&#xA;Expansion" Width="979.137091138015" Height="521.088038159335" PosX="17571.2089111475" PosY="41638.4375792561" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 0" Width="796.501995684222" Height="325.67254496435" PosX="17997.5099168031" PosY="42455.545638869" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 1" Width="802.084953597898" Height="286.591839568618" PosX="17709.9875842489" PosY="42463.9200757395" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 3" Width="803.94593956914" Height="383.363110072312" PosX="17315.4585583492" PosY="42462.0590897682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 2" Width="800.22396762664" Height="400.111983813336" PosX="16911.6246025934" PosY="42463.9200757395" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 9" Width="790.919037770548" Height="392.668039928435" PosX="16509.6516328089" PosY="42480.6689494805" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 8" Width="785.336079856868" Height="392.668039928436" PosX="16105.8176770531" PosY="42486.2519073942" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 4" Width="772.309178058292" Height="420.582829496804" PosX="15674.0689317289" PosY="42489.9738793366" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 5" Width="777.892135971963" Height="273.564937770046" PosX="18329.6959126667" PosY="42462.0590897682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 6" Width="378.658951089486" Height="210.653273131699" PosX="20403.2734157638" PosY="44256.9522812304" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 7" Width="374.781896982783" Height="209.360921762788" PosX="20193.912494001" PosY="44259.5369839682" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bits 6-7&#xD;&#xA;Expansion" Width="1694.27264463592" Height="1001.57231090225" PosX="18937.1007877398" PosY="42591.7575423948" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bits 2-3&#xD;&#xA;Expansion" Width="1013.2034732224" Height="525.358780784978" PosX="16567.2424903459" PosY="41624.1004802641" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 5&#xD;&#xA;Expansion" Width="491.093520184324" Height="525.56220646333" PosX="15814.3461051189" PosY="41884.4075682595" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 2&#xD;&#xA;Complement" Width="363.150734662617" Height="214.530327238415" PosX="14872.0095568456" PosY="42023.7691157606" Rotation="0" Layer="2"></Annotation>
    <Annotation Name="Bit 1&#xD;&#xA;Complement" Width="359.273680555904" Height="193.852705335918" PosX="15091.7092895597" PosY="42025.0614671295" Rotation="0" Layer="2"></Annotation>
    <Annotation Name="Bit 3&#xD;&#xA;Complement" Width="361.858383293723" Height="187.390948491387" PosX="15294.6084544779" PosY="42023.7691157606" Rotation="0" Layer="2"></Annotation>
    <Annotation Name="Bit 0&#xD;&#xA;Complement" Width="361.858383293699" Height="204.191516287165" PosX="15484.5841057071" PosY="42025.0614671295" Rotation="0" Layer="2"></Annotation>
    <Annotation Name="Bit 5&#xD;&#xA;Complement" Width="270.101436101385" Height="272.686138839196" PosX="15131.7721819957" PosY="42411.4745264324" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 2&#xD;&#xA;Invert" Width="160.25156974436" Height="151.20511016202" PosX="15448.3982673777" PosY="42544.5867174298" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 3&#xD;&#xA;Invert" Width="152.497461530919" Height="144.743353317495" PosX="15344.3639821808" PosY="42644.74394852" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Group 0&#xD;&#xA;Exception&#xD;&#xA;Address&#xD;&#xA;Substitution" Width="355.138156175389" Height="410.967735312161" PosX="15267.8677402812" PosY="43128.0800520714" Rotation="90" Layer="2">This logic is tied to the exception logic block, and is capable of substituting the full 10-bit microinstruction address with an alternate two-bit microinstruction address, with all lines cleared apart from bits 0-1, which are supplied. Note that as all microinstruction address bits are inverted on the bus, the supplied lines are the inverse of the logical addresses, so only addresses 1, 2, and 3 can be selected by group 0 exceptions.</Annotation>
    <Annotation Name="Lines 6-7 Expanded" Width="9734.34574552833" Height="357.635242039487" PosX="15595.136491787" PosY="30744.640709732" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines A3/!A3" Width="9675.20815382278" Height="153.789812899825" PosX="17015.0684305222" PosY="30724.3520570564" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines A4/!A4" Width="9700.15029869068" Height="147.328056055297" PosX="16822.5080765552" PosY="30707.164020402" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines A8/!A8" Width="9671.46104450896" Height="149.91275879311" PosX="16626.0706684814" PosY="30731.976220477" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines A9/!A9" Width="9679.60262158103" Height="161.411610800448" PosX="16412.9650029248" PosY="30730.2964002494" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines 6-7 Expanded" Width="9770.33183803014" Height="399.851621123601" PosX="17955.9002270858" PosY="30740.370590575" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines A5/!A5" Width="9692.0087216186" Height="191.268002598106" PosX="17515.2084102889" PosY="30716.597948843" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Lines 2-3&#xD;&#xA;Expanded" Width="11646.8731772766" Height="429.060654476805" PosX="24354.4331748874" PosY="35576.4035817742" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Lines 2-3&#xD;&#xA;Expanded" Width="10420.0844863988" Height="431.645357214677" PosX="9871.02236375476" PosY="36158.135318675" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Lines 0-1&#xD;&#xA;Expanded" Width="11659.1493325212" Height="487.216466077637" PosX="24313.4004275446" PosY="34935.0748063346" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Lines 0-1&#xD;&#xA;Expanded" Width="10401.6040983754" Height="500.139979766692" PosX="9835.03025985481" PosY="35557.385666563" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Bits 0-1&#xD;&#xA;Expansion" Width="3230.36148171774" Height="713.377955636181" PosX="16768.6828206646" PosY="28278.1861884035" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Lines 0-1 Expanded" Width="10427.9248980434" Height="453.479106312952" PosX="9892.65593527677" PosY="25285.8045059307" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Lines 0-1&#xD;&#xA;Expanded" Width="11636.0155333618" Height="468.968464748635" PosX="24332.3028722983" PosY="24686.8712125191" Rotation="90" Layer="1"></Annotation>
    <Annotation Name="Microinstruction&#xD;&#xA;Address&#xD;&#xA;Input Activation" Width="515.648196193543" Height="432.937708583545" PosX="24653.9755109665" PosY="43637.4108619421" Rotation="90" Layer="2">When one of the A1/A2/A3 microcode lines are active, as determined by the attached PLA that operates on the microinstruction "Type" field (bits 2-3) and instruction type "bit 1", this ties the input microcode address to the microinstruction address bus.</Annotation>
    <Annotation Name="Microinstruction Address Input Switch" Width="1110.12982589036" Height="112.434569094832" PosX="24607.4508616859" PosY="45335.5605606847" Rotation="0" Layer="2"></Annotation>
    <Annotation Name="Microword&#xD;&#xA;Address&#xD;&#xA;Input&#xD;&#xA;Activation" Width="365.73543740042" Height="404.505978467595" PosX="24394.2787785049" PosY="44150.2382858811" Rotation="90" Layer="2">This section is responsible for enabling the output of the next microinstruction address from the current microinstruction. When a first form (type I) microinstruction has a "Type" field of "db" (bits 2-3 = 0), or the microinstruction is a type II microinstruction, this activates the "madr_rom_commit" line to direct 8 bits of the microinsruction address contained in the current microinstruction to the microinstruction address bus. Additionally, the remaining 2 bits of the microinstruction address are directed to the bus if the instruction isn't a type II microinstruction. This is controlled by line "5538" which is routed directly through.</Annotation>
    <Annotation Name="Branch&#xD;&#xA;Address&#xD;&#xA;Input" Width="387.705410671861" Height="485.924114708712" PosX="32543.548339519" PosY="49087.5647501109" Rotation="90" Layer="2">When the "flow_control_enable" line is active, indicating that a type II microinstruction with a conditional branch is being executed, this logic ties the "cc.3" (C0) line to "madr.3" (bit 6) and "cc.2" (C1) line to "madr.2" (bit 7) respectively. The other 8 bits of the microinstruction address are driven by the NMBA bits in the type II microword in this case.</Annotation>
    <Annotation Name="Bit 7&#xD;&#xA;Invert" Width="177.885787052716" Height="181.42134898001" PosX="22576.8378922228" PosY="42946.7467140002" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 6&#xD;&#xA;Invert" Width="157.666867006524" Height="180.929191646821" PosX="22772.2290275943" PosY="42957.5023497077" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Bit 1&#xD;&#xA;(Microword Type)" Width="2797.73186970053" Height="1192.41261756892" PosX="27859.7024108777" PosY="37675.2422122354" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 2&#xD;&#xA;(Type:0 | CBC:0)" Width="2828.60339377999" Height="1242.57884419803" PosX="26528.3679349513" PosY="37655.9475096858" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 3&#xD;&#xA;(Type:1 | CBC:1)" Width="2782.29610766081" Height="1215.5662606285" PosX="25235.6228641241" PosY="37694.5369147851" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 4&#xD;&#xA;(C Field | CBC:2)" Width="2786.15504817076" Height="1258.01460623776" PosX="23904.2883881977" PosY="37690.6779742751" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 5&#xD;&#xA;(NMA:6 | CBC3:)" Width="2797.73186970054" Height="1223.28414164837" PosX="22611.5433173705" PosY="37682.9600932553" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 6&#xD;&#xA;(NMA:7) | CBC:4)" Width="2786.15504817075" Height="1223.28414164837" PosX="21280.2088414441" PosY="37682.9600932553" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 7&#xD;&#xA;(NMA:2)" Width="2817.02657225019" Height="1196.27155807885" PosX="19991.3227111269" PosY="37659.8064501957" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 8&#xD;&#xA;(NMA:3)" Width="2809.30869123033" Height="1254.15566572783" PosX="18671.5650567302" PosY="37659.8064501957" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 9&#xD;&#xA;(NMA:4)" Width="2778.43716715087" Height="1215.56626062851" PosX="14044.695385322" PosY="37690.6779742752" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 10&#xD;&#xA;(NMA:5)" Width="2786.15504817074" Height="1327.47553541653" PosX="12663.1946827664" PosY="37679.1011527454" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 11&#xD;&#xA;(NMA:0)" Width="2778.43716715087" Height="1254.15566572783" PosX="11370.4496119393" PosY="37690.6779742752" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 12&#xD;&#xA;(NMA:1)" Width="2770.71928613101" Height="1227.1430821583" PosX="10096.9992436618" PosY="37698.395855295" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 13&#xD;&#xA;(NMA:8)" Width="2782.29610766081" Height="1246.43778470796" PosX="8784.95947028498" PosY="37690.6779742752" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 14&#xD;&#xA;(NMA:9)" Width="2778.43716715087" Height="1234.86096317817" PosX="7476.77863741811" PosY="37686.8190337652" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 15&#xD;&#xA;(FC:0)" Width="2801.59081021046" Height="1242.57884419803" PosX="6160.87992353138" PosY="37675.2422122354" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 16&#xD;&#xA;(FC:1)" Width="2786.15504817074" Height="1219.42520113844" PosX="4879.71167423403" PosY="37682.9600932553" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="" Width="0" Height="0.747888523672373" PosX="15242.8896308689" PosY="43419.2168658374" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Double&#xD;&#xA;Bus Fault&#xD;&#xA;Handling" Width="348.778112170085" Height="581.109382893563" PosX="9392.78164896136" PosY="42689.2486891532" Rotation="90" Layer="2">This section generates two control lines to control the microinstruction address. One of them is asserted when either an address or bus error is signalled. The other one is asserted only when an address or bus error occurs while a reset, bus exception, or address exception is being processed. This is the double fault state described in the 68000 Users Manual section 6.3.9.1.</Annotation>
    <Annotation Name="" Width="0" Height="0.747888523672373" PosX="10426.2325586074" PosY="42829.2348731493" Rotation="0" Layer="0"></Annotation>
    <Annotation Name="Group 0 Exception&#xD;&#xA;Processing" Width="1416.67557059489" Height="744.394388489923" PosX="10210.2652400493" PosY="42444.9702570483" Rotation="90" Layer="2">Group 0 exceptions can directly override the next microinstruction address by forcing bits 2-9 of the microinstruction address to 0, and driving bits 0-1 directly. This logic handles that process. Internally three latches hold onto the output of three control lines, which are passed out from this unit and used to substitute the microinstruction address with an appropriate entry.</Annotation>
    <Annotation Name="Bus Error&#xD;&#xA;Exception&#xD;&#xA;Generation" Width="408.197556220469" Height="779.225052814448" PosX="8894.78428279509" PosY="42758.8138239359" Rotation="90" Layer="2">Asserts "bus_error_1" in response to mutually exclusive "1790" and "1851" control lines.</Annotation>
    <Annotation Name="Reset&#xD;&#xA;Exception&#xD;&#xA;Generation" Width="412.834465067247" Height="889.987343170295" PosX="8419.47619638377" PosY="42700.8275337338" Rotation="90" Layer="2">Asserts "excp_2" in response to "internal_reset" control line</Annotation>
    <Annotation Name="Bus Error&#xD;&#xA;(BERR) Signal&#xD;&#xA;Processing" Width="839.130923560573" Height="870.542241554814" PosX="7679.64821498472" PosY="42782.8367421903" Rotation="90" Layer="2">Takes in "berro", and drives two mutually exclusive control lines to the bus error raising logic in response.</Annotation>
    <Annotation Name="A1 Microcode Address Latches" Width="3054.99457036267" Height="408.404537301156" PosX="36031.6674830394" PosY="43410.6139214003" Rotation="90" Layer="1">A set of latches here store the last output of the A1 Decode stage, and return or update the stored value as required.</Annotation>
    <Annotation Name="Exccption&#xD;&#xA;Priority&#xD;&#xA;Decoder" Width="2034.67799520578" Height="2045.53374670462" PosX="28136.5543672927" PosY="42539.131454621" Rotation="90" Layer="2">This PLA structure takes in the various exception lines, and based on the encoded priority for each one, activates the highest priority pending exception, if any.</Annotation>
    <Annotation Name="Exception&#xD;&#xA;Microcode&#xD;&#xA;Address&#xD;&#xA;Decoder" Width="1203.43759472539" Height="955.306131895444" PosX="27052.5300390542" PosY="43192.0273661924" Rotation="90" Layer="2">Where an exception is being processed which requires asserting a microcode address to the bus (apart from group 0 exceptions, which are handled separately), this PLA drives the appropriate address for the initial microinstruction to the microcode address bus.</Annotation>
    <Annotation Name="Bit 0" Width="6715" Height="262" PosX="30100" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 1" Width="6715" Height="262" PosX="29810" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 2" Width="6715" Height="262" PosX="29520" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 3" Width="6715" Height="262" PosX="29230" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 4" Width="6715" Height="262" PosX="28790" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 5" Width="6715" Height="262" PosX="28500" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 6" Width="6715" Height="262" PosX="28210" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 7" Width="6715" Height="262" PosX="27920" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 8" Width="6715" Height="262" PosX="27480" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 9" Width="6715" Height="262" PosX="27190" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 10" Width="6715" Height="262" PosX="26900" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 11" Width="6715" Height="262" PosX="26610" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 12" Width="6715" Height="262" PosX="26170" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 13" Width="6715" Height="262" PosX="25880" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 14" Width="6715" Height="262" PosX="25590" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 15" Width="6715" Height="262" PosX="25300" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 16" Width="6715" Height="262" PosX="24860" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 17" Width="6715" Height="262" PosX="24570" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 18" Width="6715" Height="262" PosX="24280" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 19" Width="6715" Height="262" PosX="23990" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 20" Width="6715" Height="262" PosX="23550" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 21" Width="6715" Height="262" PosX="23260" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 22" Width="6715" Height="262" PosX="22970" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 23" Width="6715" Height="262" PosX="22680" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 24" Width="6715" Height="262" PosX="22240" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 25" Width="6715" Height="262" PosX="21950" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 26" Width="6715" Height="262" PosX="21660" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 27" Width="6715" Height="262" PosX="21370" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 28" Width="6715" Height="262" PosX="20930" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 29" Width="6715" Height="262" PosX="20640" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 30" Width="6715" Height="262" PosX="20350" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 31" Width="6715" Height="262" PosX="20060" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 32" Width="6715" Height="262" PosX="19620" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 33" Width="6715" Height="262" PosX="19330" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 34" Width="6715" Height="262" PosX="19040" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 35" Width="6715" Height="262" PosX="18750" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 36" Width="6715" Height="262" PosX="14972" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 37" Width="6715" Height="262" PosX="14682" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 38" Width="6715" Height="262" PosX="14392" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 39" Width="6715" Height="262" PosX="14102" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 40" Width="6715" Height="262" PosX="13662" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 41" Width="6715" Height="262" PosX="13372" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 42" Width="6715" Height="262" PosX="13082" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 43" Width="6715" Height="262" PosX="12792" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 44" Width="6715" Height="262" PosX="12352" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 45" Width="6715" Height="262" PosX="12062" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 46" Width="6715" Height="262" PosX="11772" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 47" Width="6715" Height="262" PosX="11482" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 48" Width="6715" Height="262" PosX="11042" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 49" Width="6715" Height="262" PosX="10752" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 50" Width="6715" Height="262" PosX="10462" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 51" Width="6715" Height="262" PosX="10172" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 52" Width="6715" Height="262" PosX="9732" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 53" Width="6715" Height="262" PosX="9442" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 54" Width="6715" Height="262" PosX="9152" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 55" Width="6715" Height="262" PosX="8862" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 56" Width="6715" Height="262" PosX="8422" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 57" Width="6715" Height="262" PosX="8132" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 58" Width="6715" Height="262" PosX="7842" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 59" Width="6715" Height="262" PosX="7552" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 60" Width="6715" Height="262" PosX="7112" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 61" Width="6715" Height="262" PosX="6822" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 62" Width="6715" Height="262" PosX="6532" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 63" Width="6715" Height="262" PosX="6242" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 64" Width="6715" Height="262" PosX="5802" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 65" Width="6715" Height="262" PosX="5512" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 66" Width="6715" Height="262" PosX="5222" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="Bit 67" Width="6715" Height="262" PosX="4932" PosY="30770" Rotation="0" Layer="1"></Annotation>
    <Annotation Name="IRD Line Complements" Width="4907.8314120553" Height="400.094952069725" PosX="41770.5717516208" PosY="20834.9691757736" Rotation="0" Layer="1">This section generates the complement (inverse) of the IRD lines. Note that despite the name, the IRD lines are actually used to carry the current IR line state, which is fed into the A0/A1/A2 decoders. The IRD lines are latched as the input for the IRD register when input is enabled, otherwise driving these lines doesn't affect the IRD register, so it can be updated separately.</Annotation>
    <Annotation Name="Illegal Instruction&#xD;&#xA;Exception&#xD;&#xA;Generation" Width="530.941020725602" Height="420.014194894494" PosX="33834.6631541305" PosY="35224.3726590726" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Privilege&#xD;&#xA;Exception&#xD;&#xA;Generation" Width="229.392367980822" Height="227.238449032655" PosX="34098.5182252822" PosY="35045.5973863739" Rotation="90" Layer="2"></Annotation>
    <Annotation Name="Privilege&#xD;&#xA;State&#xD;&#xA;Decoding" Width="307.579625799656" Height="312.749031275279" PosX="30674.8190031289" PosY="32459.3604685601" Rotation="90" Layer="2">This section takes in the "S" state from the SR register, and generates the "priviledged_inst_ok" line based on whether supervisor mode is active. This line is used to determine whether privilege violation exceptions should be generated when attempting to execute supervisor instructions.</Annotation>
  </Annotations>
</SchematicAnnotations>