#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Oct  8 02:26:51 2014
# Process ID: 8684
# Log file: /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/vivado.jou
#-----------------------------------------------------------
start_gui
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
create_project project_2 /home/jared/Research/vivado_workspace/jmb_ip/project_2 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file delete -force /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.srcs/sources_1/imports/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.srcs/sources_1/imports/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files {/home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.srcs/sources_1/imports/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.srcs/sources_1/imports/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.srcs/sources_1/imports/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v}
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top jmb_3x3_filter_tb [current_fileset]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
ERROR: [VRFC 10-91] enable is not declared [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:19]
ERROR: [VRFC 10-91] enable is not declared [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:50]
ERROR: [VRFC 10-1040] module jmb_fifo ignored due to previous errors [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
ERROR: [VRFC 10-2109] no definition for port enable [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:20]
ERROR: [VRFC 10-1040] module jmb_3x3_window ignored due to previous errors [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
ERROR: [VRFC 10-1040] module jmb_3x3_filter ignored due to previous errors [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v:30]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
ERROR: [VRFC 10-91] A is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:46]
ERROR: [VRFC 10-91] B is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:47]
ERROR: [VRFC 10-91] C is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:48]
ERROR: [VRFC 10-91] shift is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:49]
ERROR: [VRFC 10-1040] module jmb_3x3_filter_tb ignored due to previous errors [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:11]
ERROR: [Runs 36-25] xelab application returned error(s). Please see '/home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
add_files -norecurse -scan_for_includes {/home/jared/Research/vivado_workspace/jmb_ip/jmb_fifo.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v}
WARNING: [filemgmt 56-12] File '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
ERROR: [VRFC 10-2109] no definition for port enable [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:20]
ERROR: [VRFC 10-1040] module jmb_3x3_window ignored due to previous errors [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
ERROR: [VRFC 10-1040] module jmb_3x3_filter ignored due to previous errors [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v:30]
ERROR: [Runs 36-25] xelab application returned error(s). Please see '/home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_fifo [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_window [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_filter [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v:30]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
ERROR: [VRFC 10-91] A is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:46]
ERROR: [VRFC 10-91] B is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:47]
ERROR: [VRFC 10-91] C is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:48]
ERROR: [VRFC 10-91] shift is not declared [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:49]
ERROR: [VRFC 10-1040] module jmb_3x3_filter_tb ignored due to previous errors [/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v:11]
ERROR: [Runs 36-25] xelab application returned error(s). Please see '/home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_fifo [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_window [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_filter [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v:30]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4650.887 ; gain = 35.145
add_wave {{/jmb_3x3_filter_tb/dut/valid_out_r}} {{/jmb_3x3_filter_tb/dut/ready_out_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
add_wave {{/jmb_3x3_filter_tb/dut/enable}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_2/project_2.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_fifo [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_fifo.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_window [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_window.v:12]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
WARNING: [VRFC 10-1195] overwriting previous definition of module jmb_3x3_filter [/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/hdl/jmb_3x3_filter.v:30]
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 02:46:28 2014...
