#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff374cc80 .scope module, "test" "test" 2 35;
 .timescale 0 0;
v0x7ffff376c9b0_0 .net "actual", 31 0, L_0x7ffff3780480;  1 drivers
v0x7ffff376caa0_0 .var "expected", 31 0;
v0x7ffff376cb60_0 .var "input1", 31 0;
v0x7ffff376cc60_0 .var "input2", 31 0;
v0x7ffff376cd30_0 .var/i "seed", 31 0;
S_0x7ffff374cab0 .scope module, "dut" "ripple_carry_adder" 2 41, 2 19 0, S_0x7ffff374cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /OUTPUT 32 "answer"
v0x7ffff376c5b0_0 .net "answer", 31 0, L_0x7ffff3780480;  alias, 1 drivers
v0x7ffff376c6b0_0 .net "carry", 31 0, L_0x7ffff37811e0;  1 drivers
v0x7ffff376c790_0 .net "input1", 31 0, v0x7ffff376cb60_0;  1 drivers
v0x7ffff376c850_0 .net "input2", 31 0, v0x7ffff376cc60_0;  1 drivers
L_0x7ffff376d280 .part v0x7ffff376cb60_0, 1, 1;
L_0x7ffff376d3d0 .part v0x7ffff376cc60_0, 1, 1;
L_0x7ffff376d500 .part L_0x7ffff37811e0, 0, 1;
L_0x7ffff376da50 .part v0x7ffff376cb60_0, 2, 1;
L_0x7ffff376db80 .part v0x7ffff376cc60_0, 2, 1;
L_0x7ffff376dcb0 .part L_0x7ffff37811e0, 1, 1;
L_0x7ffff376e1f0 .part v0x7ffff376cb60_0, 3, 1;
L_0x7ffff376e3b0 .part v0x7ffff376cc60_0, 3, 1;
L_0x7ffff376e5c0 .part L_0x7ffff37811e0, 2, 1;
L_0x7ffff376e9f0 .part v0x7ffff376cb60_0, 4, 1;
L_0x7ffff376eb80 .part v0x7ffff376cc60_0, 4, 1;
L_0x7ffff376ecb0 .part L_0x7ffff37811e0, 3, 1;
L_0x7ffff376f1e0 .part v0x7ffff376cb60_0, 5, 1;
L_0x7ffff376f310 .part v0x7ffff376cc60_0, 5, 1;
L_0x7ffff376f4c0 .part L_0x7ffff37811e0, 4, 1;
L_0x7ffff376f920 .part v0x7ffff376cb60_0, 6, 1;
L_0x7ffff376fae0 .part v0x7ffff376cc60_0, 6, 1;
L_0x7ffff376fc10 .part L_0x7ffff37811e0, 5, 1;
L_0x7ffff37700f0 .part v0x7ffff376cb60_0, 7, 1;
L_0x7ffff3770220 .part v0x7ffff376cc60_0, 7, 1;
L_0x7ffff376fcb0 .part L_0x7ffff37811e0, 6, 1;
L_0x7ffff3770820 .part v0x7ffff376cb60_0, 8, 1;
L_0x7ffff3770a10 .part v0x7ffff376cc60_0, 8, 1;
L_0x7ffff3770b40 .part L_0x7ffff37811e0, 7, 1;
L_0x7ffff3771160 .part v0x7ffff376cb60_0, 9, 1;
L_0x7ffff3771290 .part v0x7ffff376cc60_0, 9, 1;
L_0x7ffff37714a0 .part L_0x7ffff37811e0, 8, 1;
L_0x7ffff3771970 .part v0x7ffff376cb60_0, 10, 1;
L_0x7ffff3771b90 .part v0x7ffff376cc60_0, 10, 1;
L_0x7ffff3771cc0 .part L_0x7ffff37811e0, 9, 1;
L_0x7ffff3772290 .part v0x7ffff376cb60_0, 11, 1;
L_0x7ffff37723c0 .part v0x7ffff376cc60_0, 11, 1;
L_0x7ffff3772600 .part L_0x7ffff37811e0, 10, 1;
L_0x7ffff3772ad0 .part v0x7ffff376cb60_0, 12, 1;
L_0x7ffff3772d20 .part v0x7ffff376cc60_0, 12, 1;
L_0x7ffff3772e50 .part L_0x7ffff37811e0, 11, 1;
L_0x7ffff3773330 .part v0x7ffff376cb60_0, 13, 1;
L_0x7ffff3773460 .part v0x7ffff376cc60_0, 13, 1;
L_0x7ffff37736d0 .part L_0x7ffff37811e0, 12, 1;
L_0x7ffff3773ba0 .part v0x7ffff376cb60_0, 14, 1;
L_0x7ffff3773e20 .part v0x7ffff376cc60_0, 14, 1;
L_0x7ffff3773f50 .part L_0x7ffff37811e0, 13, 1;
L_0x7ffff3774580 .part v0x7ffff376cb60_0, 15, 1;
L_0x7ffff37746b0 .part v0x7ffff376cc60_0, 15, 1;
L_0x7ffff3774b60 .part L_0x7ffff37811e0, 14, 1;
L_0x7ffff3775030 .part v0x7ffff376cb60_0, 16, 1;
L_0x7ffff37752e0 .part v0x7ffff376cc60_0, 16, 1;
L_0x7ffff3775410 .part L_0x7ffff37811e0, 15, 1;
L_0x7ffff3775c80 .part v0x7ffff376cb60_0, 17, 1;
L_0x7ffff3775db0 .part v0x7ffff376cc60_0, 17, 1;
L_0x7ffff3776080 .part L_0x7ffff37811e0, 16, 1;
L_0x7ffff3776550 .part v0x7ffff376cb60_0, 18, 1;
L_0x7ffff3776830 .part v0x7ffff376cc60_0, 18, 1;
L_0x7ffff3776960 .part L_0x7ffff37811e0, 17, 1;
L_0x7ffff3776ff0 .part v0x7ffff376cb60_0, 19, 1;
L_0x7ffff3777120 .part v0x7ffff376cc60_0, 19, 1;
L_0x7ffff3777420 .part L_0x7ffff37811e0, 18, 1;
L_0x7ffff37778f0 .part v0x7ffff376cb60_0, 20, 1;
L_0x7ffff3777c00 .part v0x7ffff376cc60_0, 20, 1;
L_0x7ffff3777d30 .part L_0x7ffff37811e0, 19, 1;
L_0x7ffff37783f0 .part v0x7ffff376cb60_0, 21, 1;
L_0x7ffff3778520 .part v0x7ffff376cc60_0, 21, 1;
L_0x7ffff3778850 .part L_0x7ffff37811e0, 20, 1;
L_0x7ffff3778d20 .part v0x7ffff376cb60_0, 22, 1;
L_0x7ffff3779060 .part v0x7ffff376cc60_0, 22, 1;
L_0x7ffff3779190 .part L_0x7ffff37811e0, 21, 1;
L_0x7ffff3779880 .part v0x7ffff376cb60_0, 23, 1;
L_0x7ffff37799b0 .part v0x7ffff376cc60_0, 23, 1;
L_0x7ffff3779d10 .part L_0x7ffff37811e0, 22, 1;
L_0x7ffff377a1e0 .part v0x7ffff376cb60_0, 24, 1;
L_0x7ffff377a550 .part v0x7ffff376cc60_0, 24, 1;
L_0x7ffff377a680 .part L_0x7ffff37811e0, 23, 1;
L_0x7ffff377ada0 .part v0x7ffff376cb60_0, 25, 1;
L_0x7ffff377aed0 .part v0x7ffff376cc60_0, 25, 1;
L_0x7ffff377b260 .part L_0x7ffff37811e0, 24, 1;
L_0x7ffff377b6b0 .part v0x7ffff376cb60_0, 26, 1;
L_0x7ffff377ba50 .part v0x7ffff376cc60_0, 26, 1;
L_0x7ffff377bb80 .part L_0x7ffff37811e0, 25, 1;
L_0x7ffff377c250 .part v0x7ffff376cb60_0, 27, 1;
L_0x7ffff377c380 .part v0x7ffff376cc60_0, 27, 1;
L_0x7ffff377c740 .part L_0x7ffff37811e0, 26, 1;
L_0x7ffff377cb90 .part v0x7ffff376cb60_0, 28, 1;
L_0x7ffff377cf60 .part v0x7ffff376cc60_0, 28, 1;
L_0x7ffff377d090 .part L_0x7ffff37811e0, 27, 1;
L_0x7ffff377d790 .part v0x7ffff376cb60_0, 29, 1;
L_0x7ffff377d8c0 .part v0x7ffff376cc60_0, 29, 1;
L_0x7ffff377dcb0 .part L_0x7ffff37811e0, 28, 1;
L_0x7ffff377e100 .part v0x7ffff376cb60_0, 30, 1;
L_0x7ffff377e500 .part v0x7ffff376cc60_0, 30, 1;
L_0x7ffff377e630 .part L_0x7ffff37811e0, 29, 1;
L_0x7ffff377ed60 .part v0x7ffff376cb60_0, 31, 1;
L_0x7ffff377f2a0 .part v0x7ffff376cc60_0, 31, 1;
L_0x7ffff377fad0 .part L_0x7ffff37811e0, 30, 1;
L_0x7ffff377ff20 .part v0x7ffff376cb60_0, 0, 1;
L_0x7ffff3780350 .part v0x7ffff376cc60_0, 0, 1;
LS_0x7ffff3780480_0_0 .concat8 [ 1 1 1 1], L_0x7ffff377fd60, L_0x7ffff376d150, L_0x7ffff376d890, L_0x7ffff376e030;
LS_0x7ffff3780480_0_4 .concat8 [ 1 1 1 1], L_0x7ffff376e830, L_0x7ffff376f020, L_0x7ffff376f760, L_0x7ffff376ffc0;
LS_0x7ffff3780480_0_8 .concat8 [ 1 1 1 1], L_0x7ffff37706f0, L_0x7ffff3771030, L_0x7ffff37717b0, L_0x7ffff37720d0;
LS_0x7ffff3780480_0_12 .concat8 [ 1 1 1 1], L_0x7ffff3772910, L_0x7ffff3773170, L_0x7ffff37739e0, L_0x7ffff37743c0;
LS_0x7ffff3780480_0_16 .concat8 [ 1 1 1 1], L_0x7ffff3774e70, L_0x7ffff3775ac0, L_0x7ffff3776390, L_0x7ffff3776e30;
LS_0x7ffff3780480_0_20 .concat8 [ 1 1 1 1], L_0x7ffff3777730, L_0x7ffff3778230, L_0x7ffff3778b60, L_0x7ffff37796c0;
LS_0x7ffff3780480_0_24 .concat8 [ 1 1 1 1], L_0x7ffff377a020, L_0x7ffff377abe0, L_0x7ffff377b4f0, L_0x7ffff377c090;
LS_0x7ffff3780480_0_28 .concat8 [ 1 1 1 1], L_0x7ffff377c9d0, L_0x7ffff377d5d0, L_0x7ffff377df40, L_0x7ffff377eba0;
LS_0x7ffff3780480_1_0 .concat8 [ 4 4 4 4], LS_0x7ffff3780480_0_0, LS_0x7ffff3780480_0_4, LS_0x7ffff3780480_0_8, LS_0x7ffff3780480_0_12;
LS_0x7ffff3780480_1_4 .concat8 [ 4 4 4 4], LS_0x7ffff3780480_0_16, LS_0x7ffff3780480_0_20, LS_0x7ffff3780480_0_24, LS_0x7ffff3780480_0_28;
L_0x7ffff3780480 .concat8 [ 16 16 0 0], LS_0x7ffff3780480_1_0, LS_0x7ffff3780480_1_4;
RS_0x7fe8e27601c8 .resolv tri, L_0x7ffff377fcf0, L_0x7ffff377fe60;
RS_0x7fe8e27604c8 .resolv tri, L_0x7ffff376d0c0, L_0x7ffff376d1c0;
RS_0x7fe8e27607c8 .resolv tri, L_0x7ffff376d800, L_0x7ffff376d990;
RS_0x7fe8e2760ac8 .resolv tri, L_0x7ffff376dfa0, L_0x7ffff376e130;
LS_0x7ffff37811e0_0_0 .concat8 [ 1 1 1 1], RS_0x7fe8e27601c8, RS_0x7fe8e27604c8, RS_0x7fe8e27607c8, RS_0x7fe8e2760ac8;
RS_0x7fe8e2760dc8 .resolv tri, L_0x7ffff376e7a0, L_0x7ffff376e930;
RS_0x7fe8e27610c8 .resolv tri, L_0x7ffff376ef90, L_0x7ffff376f120;
RS_0x7fe8e27613c8 .resolv tri, L_0x7ffff376f6d0, L_0x7ffff376f860;
RS_0x7fe8e27616c8 .resolv tri, L_0x7ffff376ff30, L_0x7ffff3770030;
LS_0x7ffff37811e0_0_4 .concat8 [ 1 1 1 1], RS_0x7fe8e2760dc8, RS_0x7fe8e27610c8, RS_0x7fe8e27613c8, RS_0x7fe8e27616c8;
RS_0x7fe8e27619c8 .resolv tri, L_0x7ffff3770660, L_0x7ffff3770760;
RS_0x7fe8e2761cc8 .resolv tri, L_0x7ffff3770fa0, L_0x7ffff37710a0;
RS_0x7fe8e2761fc8 .resolv tri, L_0x7ffff3771720, L_0x7ffff37718b0;
RS_0x7fe8e27622c8 .resolv tri, L_0x7ffff3772040, L_0x7ffff37721d0;
LS_0x7ffff37811e0_0_8 .concat8 [ 1 1 1 1], RS_0x7fe8e27619c8, RS_0x7fe8e2761cc8, RS_0x7fe8e2761fc8, RS_0x7fe8e27622c8;
RS_0x7fe8e27625c8 .resolv tri, L_0x7ffff3772880, L_0x7ffff3772a10;
RS_0x7fe8e27628c8 .resolv tri, L_0x7ffff37730e0, L_0x7ffff3773270;
RS_0x7fe8e2762bc8 .resolv tri, L_0x7ffff3773950, L_0x7ffff3773ae0;
RS_0x7fe8e2762ec8 .resolv tri, L_0x7ffff3774330, L_0x7ffff37744c0;
LS_0x7ffff37811e0_0_12 .concat8 [ 1 1 1 1], RS_0x7fe8e27625c8, RS_0x7fe8e27628c8, RS_0x7fe8e2762bc8, RS_0x7fe8e2762ec8;
RS_0x7fe8e27631c8 .resolv tri, L_0x7ffff3774de0, L_0x7ffff3774f70;
RS_0x7fe8e27634c8 .resolv tri, L_0x7ffff3775a30, L_0x7ffff3775bc0;
RS_0x7fe8e27637c8 .resolv tri, L_0x7ffff3776300, L_0x7ffff3776490;
RS_0x7fe8e2763ac8 .resolv tri, L_0x7ffff3776da0, L_0x7ffff3776f30;
LS_0x7ffff37811e0_0_16 .concat8 [ 1 1 1 1], RS_0x7fe8e27631c8, RS_0x7fe8e27634c8, RS_0x7fe8e27637c8, RS_0x7fe8e2763ac8;
RS_0x7fe8e2763dc8 .resolv tri, L_0x7ffff37776a0, L_0x7ffff3777830;
RS_0x7fe8e27640c8 .resolv tri, L_0x7ffff37781a0, L_0x7ffff3778330;
RS_0x7fe8e27643c8 .resolv tri, L_0x7ffff3778ad0, L_0x7ffff3778c60;
RS_0x7fe8e27646c8 .resolv tri, L_0x7ffff3779630, L_0x7ffff37797c0;
LS_0x7ffff37811e0_0_20 .concat8 [ 1 1 1 1], RS_0x7fe8e2763dc8, RS_0x7fe8e27640c8, RS_0x7fe8e27643c8, RS_0x7fe8e27646c8;
RS_0x7fe8e27649c8 .resolv tri, L_0x7ffff3779f90, L_0x7ffff377a120;
RS_0x7fe8e2764cc8 .resolv tri, L_0x7ffff377ab50, L_0x7ffff377ace0;
RS_0x7fe8e2764fc8 .resolv tri, L_0x7ffff377b480, L_0x7ffff377b5f0;
RS_0x7fe8e27652c8 .resolv tri, L_0x7ffff377c020, L_0x7ffff377c190;
LS_0x7ffff37811e0_0_24 .concat8 [ 1 1 1 1], RS_0x7fe8e27649c8, RS_0x7fe8e2764cc8, RS_0x7fe8e2764fc8, RS_0x7fe8e27652c8;
RS_0x7fe8e27655c8 .resolv tri, L_0x7ffff377c960, L_0x7ffff377cad0;
RS_0x7fe8e27658c8 .resolv tri, L_0x7ffff377d560, L_0x7ffff377d6d0;
RS_0x7fe8e2765bc8 .resolv tri, L_0x7ffff377ded0, L_0x7ffff377e040;
RS_0x7fe8e2765ec8 .resolv tri, L_0x7ffff377eb30, L_0x7ffff377eca0;
LS_0x7ffff37811e0_0_28 .concat8 [ 1 1 1 1], RS_0x7fe8e27655c8, RS_0x7fe8e27658c8, RS_0x7fe8e2765bc8, RS_0x7fe8e2765ec8;
LS_0x7ffff37811e0_1_0 .concat8 [ 4 4 4 4], LS_0x7ffff37811e0_0_0, LS_0x7ffff37811e0_0_4, LS_0x7ffff37811e0_0_8, LS_0x7ffff37811e0_0_12;
LS_0x7ffff37811e0_1_4 .concat8 [ 4 4 4 4], LS_0x7ffff37811e0_0_16, LS_0x7ffff37811e0_0_20, LS_0x7ffff37811e0_0_24, LS_0x7ffff37811e0_0_28;
L_0x7ffff37811e0 .concat8 [ 16 16 0 0], LS_0x7ffff37811e0_1_0, LS_0x7ffff37811e0_1_4;
S_0x7ffff3749fa0 .scope module, "f" "full_adder" 2 23, 2 9 0, S_0x7ffff374cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7fe8e2710018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7ffff377fcf0 .functor AND 1, L_0x7ffff377fb70, L_0x7fe8e2710018, C4<1>, C4<1>;
L_0x7ffff377fd60 .functor XOR 1, L_0x7ffff377fb70, L_0x7fe8e2710018, C4<0>, C4<0>;
L_0x7ffff377fe60 .functor OR 1, L_0x7ffff377fc30, RS_0x7fe8e27601c8, C4<0>, C4<0>;
v0x7ffff3702cc0_0 .net "a", 0 0, L_0x7ffff377ff20;  1 drivers
v0x7ffff37003e0_0 .net "b", 0 0, L_0x7ffff3780350;  1 drivers
v0x7ffff374d1e0_0 .net "cin", 0 0, L_0x7fe8e2710018;  1 drivers
v0x7ffff3705670_0 .net8 "cout", 0 0, RS_0x7fe8e27601c8;  2 drivers
v0x7ffff3705710_0 .net "sum", 0 0, L_0x7ffff377fd60;  1 drivers
v0x7ffff3702e60_0 .net "t1", 0 0, L_0x7ffff377fb70;  1 drivers
v0x7ffff3702f00_0 .net "t2", 0 0, L_0x7ffff377fc30;  1 drivers
S_0x7ffff3747800 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3749fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377fb70 .functor XOR 1, L_0x7ffff377ff20, L_0x7ffff3780350, C4<0>, C4<0>;
L_0x7ffff377fc30 .functor AND 1, L_0x7ffff377ff20, L_0x7ffff3780350, C4<1>, C4<1>;
v0x7ffff370cb40_0 .net "a", 0 0, L_0x7ffff377ff20;  alias, 1 drivers
v0x7ffff370a3a0_0 .net "b", 0 0, L_0x7ffff3780350;  alias, 1 drivers
v0x7ffff3707c00_0 .net "carry", 0 0, L_0x7ffff377fc30;  alias, 1 drivers
v0x7ffff3705460_0 .net "sum", 0 0, L_0x7ffff377fb70;  alias, 1 drivers
S_0x7ffff37006c0 .scope generate, "my_mabel[1]" "my_mabel[1]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3719240 .param/l "i" 0 2 26, +C4<01>;
S_0x7ffff374abb0 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff37006c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376d0c0 .functor AND 1, L_0x7ffff376ce40, L_0x7ffff376d500, C4<1>, C4<1>;
L_0x7ffff376d150 .functor XOR 1, L_0x7ffff376ce40, L_0x7ffff376d500, C4<0>, C4<0>;
L_0x7ffff376d1c0 .functor OR 1, L_0x7ffff376cfe0, RS_0x7fe8e27604c8, C4<0>, C4<0>;
v0x7ffff373e2b0_0 .net "a", 0 0, L_0x7ffff376d280;  1 drivers
v0x7ffff373e370_0 .net "b", 0 0, L_0x7ffff376d3d0;  1 drivers
v0x7ffff372f380_0 .net "cin", 0 0, L_0x7ffff376d500;  1 drivers
v0x7ffff372f450_0 .net8 "cout", 0 0, RS_0x7fe8e27604c8;  2 drivers
v0x7ffff372f4f0_0 .net "sum", 0 0, L_0x7ffff376d150;  1 drivers
v0x7ffff372cbe0_0 .net "t1", 0 0, L_0x7ffff376ce40;  1 drivers
v0x7ffff372cc80_0 .net "t2", 0 0, L_0x7ffff376cfe0;  1 drivers
S_0x7ffff374c6d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff374abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376ce40 .functor XOR 1, L_0x7ffff376d280, L_0x7ffff376d3d0, C4<0>, C4<0>;
L_0x7ffff376cfe0 .functor AND 1, L_0x7ffff376d280, L_0x7ffff376d3d0, C4<1>, C4<1>;
v0x7ffff37408e0_0 .net "a", 0 0, L_0x7ffff376d280;  alias, 1 drivers
v0x7ffff37409c0_0 .net "b", 0 0, L_0x7ffff376d3d0;  alias, 1 drivers
v0x7ffff3740a80_0 .net "carry", 0 0, L_0x7ffff376cfe0;  alias, 1 drivers
v0x7ffff373e140_0 .net "sum", 0 0, L_0x7ffff376ce40;  alias, 1 drivers
S_0x7ffff372a440 .scope generate, "my_mabel[2]" "my_mabel[2]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff372a630 .param/l "i" 0 2 26, +C4<010>;
S_0x7ffff374a760 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff372a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376d800 .functor AND 1, L_0x7ffff376d5a0, L_0x7ffff376dcb0, C4<1>, C4<1>;
L_0x7ffff376d890 .functor XOR 1, L_0x7ffff376d5a0, L_0x7ffff376dcb0, C4<0>, C4<0>;
L_0x7ffff376d990 .functor OR 1, L_0x7ffff376d720, RS_0x7fe8e27607c8, C4<0>, C4<0>;
v0x7ffff3745820_0 .net "a", 0 0, L_0x7ffff376da50;  1 drivers
v0x7ffff37458e0_0 .net "b", 0 0, L_0x7ffff376db80;  1 drivers
v0x7ffff37459b0_0 .net "cin", 0 0, L_0x7ffff376dcb0;  1 drivers
v0x7ffff3745a80_0 .net8 "cout", 0 0, RS_0x7fe8e27607c8;  2 drivers
v0x7ffff3743080_0 .net "sum", 0 0, L_0x7ffff376d890;  1 drivers
v0x7ffff3743170_0 .net "t1", 0 0, L_0x7ffff376d5a0;  1 drivers
v0x7ffff3743210_0 .net "t2", 0 0, L_0x7ffff376d720;  1 drivers
S_0x7ffff374a930 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff374a760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376d5a0 .functor XOR 1, L_0x7ffff376da50, L_0x7ffff376db80, C4<0>, C4<0>;
L_0x7ffff376d720 .functor AND 1, L_0x7ffff376da50, L_0x7ffff376db80, C4<1>, C4<1>;
v0x7ffff372cde0_0 .net "a", 0 0, L_0x7ffff376da50;  alias, 1 drivers
v0x7ffff3747fc0_0 .net "b", 0 0, L_0x7ffff376db80;  alias, 1 drivers
v0x7ffff3748080_0 .net "carry", 0 0, L_0x7ffff376d720;  alias, 1 drivers
v0x7ffff3748150_0 .net "sum", 0 0, L_0x7ffff376d5a0;  alias, 1 drivers
S_0x7ffff373b9a0 .scope generate, "my_mabel[3]" "my_mabel[3]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff373bb90 .param/l "i" 0 2 26, +C4<011>;
S_0x7ffff3739200 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff373b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376dfa0 .functor AND 1, L_0x7ffff376dd90, L_0x7ffff376e5c0, C4<1>, C4<1>;
L_0x7ffff376e030 .functor XOR 1, L_0x7ffff376dd90, L_0x7ffff376e5c0, C4<0>, C4<0>;
L_0x7ffff376e130 .functor OR 1, L_0x7ffff376dec0, RS_0x7fe8e2760ac8, C4<0>, C4<0>;
v0x7ffff37342c0_0 .net "a", 0 0, L_0x7ffff376e1f0;  1 drivers
v0x7ffff37343b0_0 .net "b", 0 0, L_0x7ffff376e3b0;  1 drivers
v0x7ffff3734480_0 .net "cin", 0 0, L_0x7ffff376e5c0;  1 drivers
v0x7ffff3734550_0 .net8 "cout", 0 0, RS_0x7fe8e2760ac8;  2 drivers
v0x7ffff3731b20_0 .net "sum", 0 0, L_0x7ffff376e030;  1 drivers
v0x7ffff3731bc0_0 .net "t1", 0 0, L_0x7ffff376dd90;  1 drivers
v0x7ffff3731c60_0 .net "t2", 0 0, L_0x7ffff376dec0;  1 drivers
S_0x7ffff37393d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3739200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376dd90 .functor XOR 1, L_0x7ffff376e1f0, L_0x7ffff376e3b0, C4<0>, C4<0>;
L_0x7ffff376dec0 .functor AND 1, L_0x7ffff376e1f0, L_0x7ffff376e3b0, C4<1>, C4<1>;
v0x7ffff373bc70_0 .net "a", 0 0, L_0x7ffff376e1f0;  alias, 1 drivers
v0x7ffff3736a60_0 .net "b", 0 0, L_0x7ffff376e3b0;  alias, 1 drivers
v0x7ffff3736b20_0 .net "carry", 0 0, L_0x7ffff376dec0;  alias, 1 drivers
v0x7ffff3736bf0_0 .net "sum", 0 0, L_0x7ffff376dd90;  alias, 1 drivers
S_0x7ffff3727ca0 .scope generate, "my_mabel[4]" "my_mabel[4]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3727ee0 .param/l "i" 0 2 26, +C4<0100>;
S_0x7ffff3725500 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3727ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376e7a0 .functor AND 1, L_0x7ffff376e660, L_0x7ffff376ecb0, C4<1>, C4<1>;
L_0x7ffff376e830 .functor XOR 1, L_0x7ffff376e660, L_0x7ffff376ecb0, C4<0>, C4<0>;
L_0x7ffff376e930 .functor OR 1, L_0x7ffff376e710, RS_0x7fe8e2760dc8, C4<0>, C4<0>;
v0x7ffff374e010_0 .net "a", 0 0, L_0x7ffff376e9f0;  1 drivers
v0x7ffff374e0d0_0 .net "b", 0 0, L_0x7ffff376eb80;  1 drivers
v0x7ffff374eab0_0 .net "cin", 0 0, L_0x7ffff376ecb0;  1 drivers
v0x7ffff374eb50_0 .net8 "cout", 0 0, RS_0x7fe8e2760dc8;  2 drivers
v0x7ffff374ebf0_0 .net "sum", 0 0, L_0x7ffff376e830;  1 drivers
v0x7ffff374ec90_0 .net "t1", 0 0, L_0x7ffff376e660;  1 drivers
v0x7ffff374ed30_0 .net "t2", 0 0, L_0x7ffff376e710;  1 drivers
S_0x7ffff37256d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3725500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376e660 .functor XOR 1, L_0x7ffff376e9f0, L_0x7ffff376eb80, C4<0>, C4<0>;
L_0x7ffff376e710 .functor AND 1, L_0x7ffff376e9f0, L_0x7ffff376eb80, C4<1>, C4<1>;
v0x7ffff3731dc0_0 .net "a", 0 0, L_0x7ffff376e9f0;  alias, 1 drivers
v0x7ffff374dd10_0 .net "b", 0 0, L_0x7ffff376eb80;  alias, 1 drivers
v0x7ffff374ddd0_0 .net "carry", 0 0, L_0x7ffff376e710;  alias, 1 drivers
v0x7ffff374dea0_0 .net "sum", 0 0, L_0x7ffff376e660;  alias, 1 drivers
S_0x7ffff374ee40 .scope generate, "my_mabel[5]" "my_mabel[5]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff374f030 .param/l "i" 0 2 26, +C4<0101>;
S_0x7ffff374f110 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff374ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376ef90 .functor AND 1, L_0x7ffff376ee50, L_0x7ffff376f4c0, C4<1>, C4<1>;
L_0x7ffff376f020 .functor XOR 1, L_0x7ffff376ee50, L_0x7ffff376f4c0, C4<0>, C4<0>;
L_0x7ffff376f120 .functor OR 1, L_0x7ffff376ef00, RS_0x7fe8e27610c8, C4<0>, C4<0>;
v0x7ffff374f960_0 .net "a", 0 0, L_0x7ffff376f1e0;  1 drivers
v0x7ffff374fa20_0 .net "b", 0 0, L_0x7ffff376f310;  1 drivers
v0x7ffff374faf0_0 .net "cin", 0 0, L_0x7ffff376f4c0;  1 drivers
v0x7ffff374fbc0_0 .net8 "cout", 0 0, RS_0x7fe8e27610c8;  2 drivers
v0x7ffff374fc60_0 .net "sum", 0 0, L_0x7ffff376f020;  1 drivers
v0x7ffff374fd50_0 .net "t1", 0 0, L_0x7ffff376ee50;  1 drivers
v0x7ffff374fdf0_0 .net "t2", 0 0, L_0x7ffff376ef00;  1 drivers
S_0x7ffff374f360 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff374f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376ee50 .functor XOR 1, L_0x7ffff376f1e0, L_0x7ffff376f310, C4<0>, C4<0>;
L_0x7ffff376ef00 .functor AND 1, L_0x7ffff376f1e0, L_0x7ffff376f310, C4<1>, C4<1>;
v0x7ffff374f580_0 .net "a", 0 0, L_0x7ffff376f1e0;  alias, 1 drivers
v0x7ffff374f660_0 .net "b", 0 0, L_0x7ffff376f310;  alias, 1 drivers
v0x7ffff374f720_0 .net "carry", 0 0, L_0x7ffff376ef00;  alias, 1 drivers
v0x7ffff374f7f0_0 .net "sum", 0 0, L_0x7ffff376ee50;  alias, 1 drivers
S_0x7ffff374ff50 .scope generate, "my_mabel[6]" "my_mabel[6]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3750140 .param/l "i" 0 2 26, +C4<0110>;
S_0x7ffff3750220 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff374ff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376f6d0 .functor AND 1, L_0x7ffff376ede0, L_0x7ffff376fc10, C4<1>, C4<1>;
L_0x7ffff376f760 .functor XOR 1, L_0x7ffff376ede0, L_0x7ffff376fc10, C4<0>, C4<0>;
L_0x7ffff376f860 .functor OR 1, L_0x7ffff376f5f0, RS_0x7fe8e27613c8, C4<0>, C4<0>;
v0x7ffff3750a70_0 .net "a", 0 0, L_0x7ffff376f920;  1 drivers
v0x7ffff3750b30_0 .net "b", 0 0, L_0x7ffff376fae0;  1 drivers
v0x7ffff3750c00_0 .net "cin", 0 0, L_0x7ffff376fc10;  1 drivers
v0x7ffff3750cd0_0 .net8 "cout", 0 0, RS_0x7fe8e27613c8;  2 drivers
v0x7ffff3750d70_0 .net "sum", 0 0, L_0x7ffff376f760;  1 drivers
v0x7ffff3750e60_0 .net "t1", 0 0, L_0x7ffff376ede0;  1 drivers
v0x7ffff3750f00_0 .net "t2", 0 0, L_0x7ffff376f5f0;  1 drivers
S_0x7ffff3750470 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3750220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376ede0 .functor XOR 1, L_0x7ffff376f920, L_0x7ffff376fae0, C4<0>, C4<0>;
L_0x7ffff376f5f0 .functor AND 1, L_0x7ffff376f920, L_0x7ffff376fae0, C4<1>, C4<1>;
v0x7ffff3750690_0 .net "a", 0 0, L_0x7ffff376f920;  alias, 1 drivers
v0x7ffff3750770_0 .net "b", 0 0, L_0x7ffff376fae0;  alias, 1 drivers
v0x7ffff3750830_0 .net "carry", 0 0, L_0x7ffff376f5f0;  alias, 1 drivers
v0x7ffff3750900_0 .net "sum", 0 0, L_0x7ffff376ede0;  alias, 1 drivers
S_0x7ffff3751060 .scope generate, "my_mabel[7]" "my_mabel[7]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3751250 .param/l "i" 0 2 26, +C4<0111>;
S_0x7ffff3751330 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3751060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff376ff30 .functor AND 1, L_0x7ffff376fd50, L_0x7ffff376fcb0, C4<1>, C4<1>;
L_0x7ffff376ffc0 .functor XOR 1, L_0x7ffff376fd50, L_0x7ffff376fcb0, C4<0>, C4<0>;
L_0x7ffff3770030 .functor OR 1, L_0x7ffff376fe50, RS_0x7fe8e27616c8, C4<0>, C4<0>;
v0x7ffff3751b80_0 .net "a", 0 0, L_0x7ffff37700f0;  1 drivers
v0x7ffff3751c40_0 .net "b", 0 0, L_0x7ffff3770220;  1 drivers
v0x7ffff3751d10_0 .net "cin", 0 0, L_0x7ffff376fcb0;  1 drivers
v0x7ffff3751de0_0 .net8 "cout", 0 0, RS_0x7fe8e27616c8;  2 drivers
v0x7ffff3751e80_0 .net "sum", 0 0, L_0x7ffff376ffc0;  1 drivers
v0x7ffff3751f70_0 .net "t1", 0 0, L_0x7ffff376fd50;  1 drivers
v0x7ffff3752010_0 .net "t2", 0 0, L_0x7ffff376fe50;  1 drivers
S_0x7ffff3751580 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3751330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff376fd50 .functor XOR 1, L_0x7ffff37700f0, L_0x7ffff3770220, C4<0>, C4<0>;
L_0x7ffff376fe50 .functor AND 1, L_0x7ffff37700f0, L_0x7ffff3770220, C4<1>, C4<1>;
v0x7ffff37517a0_0 .net "a", 0 0, L_0x7ffff37700f0;  alias, 1 drivers
v0x7ffff3751880_0 .net "b", 0 0, L_0x7ffff3770220;  alias, 1 drivers
v0x7ffff3751940_0 .net "carry", 0 0, L_0x7ffff376fe50;  alias, 1 drivers
v0x7ffff3751a10_0 .net "sum", 0 0, L_0x7ffff376fd50;  alias, 1 drivers
S_0x7ffff3752170 .scope generate, "my_mabel[8]" "my_mabel[8]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3727e90 .param/l "i" 0 2 26, +C4<01000>;
S_0x7ffff3752480 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3752170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3770660 .functor AND 1, L_0x7ffff3770480, L_0x7ffff3770b40, C4<1>, C4<1>;
L_0x7ffff37706f0 .functor XOR 1, L_0x7ffff3770480, L_0x7ffff3770b40, C4<0>, C4<0>;
L_0x7ffff3770760 .functor OR 1, L_0x7ffff3770580, RS_0x7fe8e27619c8, C4<0>, C4<0>;
v0x7ffff3752d40_0 .net "a", 0 0, L_0x7ffff3770820;  1 drivers
v0x7ffff3752e00_0 .net "b", 0 0, L_0x7ffff3770a10;  1 drivers
v0x7ffff3752ed0_0 .net "cin", 0 0, L_0x7ffff3770b40;  1 drivers
v0x7ffff3752fa0_0 .net8 "cout", 0 0, RS_0x7fe8e27619c8;  2 drivers
v0x7ffff3753040_0 .net "sum", 0 0, L_0x7ffff37706f0;  1 drivers
v0x7ffff3753130_0 .net "t1", 0 0, L_0x7ffff3770480;  1 drivers
v0x7ffff37531d0_0 .net "t2", 0 0, L_0x7ffff3770580;  1 drivers
S_0x7ffff37526d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3752480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3770480 .functor XOR 1, L_0x7ffff3770820, L_0x7ffff3770a10, C4<0>, C4<0>;
L_0x7ffff3770580 .functor AND 1, L_0x7ffff3770820, L_0x7ffff3770a10, C4<1>, C4<1>;
v0x7ffff3752960_0 .net "a", 0 0, L_0x7ffff3770820;  alias, 1 drivers
v0x7ffff3752a40_0 .net "b", 0 0, L_0x7ffff3770a10;  alias, 1 drivers
v0x7ffff3752b00_0 .net "carry", 0 0, L_0x7ffff3770580;  alias, 1 drivers
v0x7ffff3752bd0_0 .net "sum", 0 0, L_0x7ffff3770480;  alias, 1 drivers
S_0x7ffff3753330 .scope generate, "my_mabel[9]" "my_mabel[9]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3753520 .param/l "i" 0 2 26, +C4<01001>;
S_0x7ffff3753600 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3753330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3770fa0 .functor AND 1, L_0x7ffff3770dc0, L_0x7ffff37714a0, C4<1>, C4<1>;
L_0x7ffff3771030 .functor XOR 1, L_0x7ffff3770dc0, L_0x7ffff37714a0, C4<0>, C4<0>;
L_0x7ffff37710a0 .functor OR 1, L_0x7ffff3770ec0, RS_0x7fe8e2761cc8, C4<0>, C4<0>;
v0x7ffff3753ec0_0 .net "a", 0 0, L_0x7ffff3771160;  1 drivers
v0x7ffff3753f80_0 .net "b", 0 0, L_0x7ffff3771290;  1 drivers
v0x7ffff3754050_0 .net "cin", 0 0, L_0x7ffff37714a0;  1 drivers
v0x7ffff3754120_0 .net8 "cout", 0 0, RS_0x7fe8e2761cc8;  2 drivers
v0x7ffff37541c0_0 .net "sum", 0 0, L_0x7ffff3771030;  1 drivers
v0x7ffff37542b0_0 .net "t1", 0 0, L_0x7ffff3770dc0;  1 drivers
v0x7ffff3754350_0 .net "t2", 0 0, L_0x7ffff3770ec0;  1 drivers
S_0x7ffff3753850 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3753600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3770dc0 .functor XOR 1, L_0x7ffff3771160, L_0x7ffff3771290, C4<0>, C4<0>;
L_0x7ffff3770ec0 .functor AND 1, L_0x7ffff3771160, L_0x7ffff3771290, C4<1>, C4<1>;
v0x7ffff3753ae0_0 .net "a", 0 0, L_0x7ffff3771160;  alias, 1 drivers
v0x7ffff3753bc0_0 .net "b", 0 0, L_0x7ffff3771290;  alias, 1 drivers
v0x7ffff3753c80_0 .net "carry", 0 0, L_0x7ffff3770ec0;  alias, 1 drivers
v0x7ffff3753d50_0 .net "sum", 0 0, L_0x7ffff3770dc0;  alias, 1 drivers
S_0x7ffff37544b0 .scope generate, "my_mabel[10]" "my_mabel[10]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff37546a0 .param/l "i" 0 2 26, +C4<01010>;
S_0x7ffff3754780 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff37544b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3771720 .functor AND 1, L_0x7ffff3771540, L_0x7ffff3771cc0, C4<1>, C4<1>;
L_0x7ffff37717b0 .functor XOR 1, L_0x7ffff3771540, L_0x7ffff3771cc0, C4<0>, C4<0>;
L_0x7ffff37718b0 .functor OR 1, L_0x7ffff3771640, RS_0x7fe8e2761fc8, C4<0>, C4<0>;
v0x7ffff3755040_0 .net "a", 0 0, L_0x7ffff3771970;  1 drivers
v0x7ffff3755100_0 .net "b", 0 0, L_0x7ffff3771b90;  1 drivers
v0x7ffff37551d0_0 .net "cin", 0 0, L_0x7ffff3771cc0;  1 drivers
v0x7ffff37552a0_0 .net8 "cout", 0 0, RS_0x7fe8e2761fc8;  2 drivers
v0x7ffff3755340_0 .net "sum", 0 0, L_0x7ffff37717b0;  1 drivers
v0x7ffff3755430_0 .net "t1", 0 0, L_0x7ffff3771540;  1 drivers
v0x7ffff37554d0_0 .net "t2", 0 0, L_0x7ffff3771640;  1 drivers
S_0x7ffff37549d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3754780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3771540 .functor XOR 1, L_0x7ffff3771970, L_0x7ffff3771b90, C4<0>, C4<0>;
L_0x7ffff3771640 .functor AND 1, L_0x7ffff3771970, L_0x7ffff3771b90, C4<1>, C4<1>;
v0x7ffff3754c60_0 .net "a", 0 0, L_0x7ffff3771970;  alias, 1 drivers
v0x7ffff3754d40_0 .net "b", 0 0, L_0x7ffff3771b90;  alias, 1 drivers
v0x7ffff3754e00_0 .net "carry", 0 0, L_0x7ffff3771640;  alias, 1 drivers
v0x7ffff3754ed0_0 .net "sum", 0 0, L_0x7ffff3771540;  alias, 1 drivers
S_0x7ffff3755630 .scope generate, "my_mabel[11]" "my_mabel[11]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3755820 .param/l "i" 0 2 26, +C4<01011>;
S_0x7ffff3755900 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3755630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3772040 .functor AND 1, L_0x7ffff3771e60, L_0x7ffff3772600, C4<1>, C4<1>;
L_0x7ffff37720d0 .functor XOR 1, L_0x7ffff3771e60, L_0x7ffff3772600, C4<0>, C4<0>;
L_0x7ffff37721d0 .functor OR 1, L_0x7ffff3771f60, RS_0x7fe8e27622c8, C4<0>, C4<0>;
v0x7ffff37561c0_0 .net "a", 0 0, L_0x7ffff3772290;  1 drivers
v0x7ffff3756280_0 .net "b", 0 0, L_0x7ffff37723c0;  1 drivers
v0x7ffff3756350_0 .net "cin", 0 0, L_0x7ffff3772600;  1 drivers
v0x7ffff3756420_0 .net8 "cout", 0 0, RS_0x7fe8e27622c8;  2 drivers
v0x7ffff37564c0_0 .net "sum", 0 0, L_0x7ffff37720d0;  1 drivers
v0x7ffff37565b0_0 .net "t1", 0 0, L_0x7ffff3771e60;  1 drivers
v0x7ffff3756650_0 .net "t2", 0 0, L_0x7ffff3771f60;  1 drivers
S_0x7ffff3755b50 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3755900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3771e60 .functor XOR 1, L_0x7ffff3772290, L_0x7ffff37723c0, C4<0>, C4<0>;
L_0x7ffff3771f60 .functor AND 1, L_0x7ffff3772290, L_0x7ffff37723c0, C4<1>, C4<1>;
v0x7ffff3755de0_0 .net "a", 0 0, L_0x7ffff3772290;  alias, 1 drivers
v0x7ffff3755ec0_0 .net "b", 0 0, L_0x7ffff37723c0;  alias, 1 drivers
v0x7ffff3755f80_0 .net "carry", 0 0, L_0x7ffff3771f60;  alias, 1 drivers
v0x7ffff3756050_0 .net "sum", 0 0, L_0x7ffff3771e60;  alias, 1 drivers
S_0x7ffff37567b0 .scope generate, "my_mabel[12]" "my_mabel[12]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff37569a0 .param/l "i" 0 2 26, +C4<01100>;
S_0x7ffff3756a80 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff37567b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3772880 .functor AND 1, L_0x7ffff37726a0, L_0x7ffff3772e50, C4<1>, C4<1>;
L_0x7ffff3772910 .functor XOR 1, L_0x7ffff37726a0, L_0x7ffff3772e50, C4<0>, C4<0>;
L_0x7ffff3772a10 .functor OR 1, L_0x7ffff37727a0, RS_0x7fe8e27625c8, C4<0>, C4<0>;
v0x7ffff3757340_0 .net "a", 0 0, L_0x7ffff3772ad0;  1 drivers
v0x7ffff3757400_0 .net "b", 0 0, L_0x7ffff3772d20;  1 drivers
v0x7ffff37574d0_0 .net "cin", 0 0, L_0x7ffff3772e50;  1 drivers
v0x7ffff37575a0_0 .net8 "cout", 0 0, RS_0x7fe8e27625c8;  2 drivers
v0x7ffff3757640_0 .net "sum", 0 0, L_0x7ffff3772910;  1 drivers
v0x7ffff3757730_0 .net "t1", 0 0, L_0x7ffff37726a0;  1 drivers
v0x7ffff37577d0_0 .net "t2", 0 0, L_0x7ffff37727a0;  1 drivers
S_0x7ffff3756cd0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3756a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff37726a0 .functor XOR 1, L_0x7ffff3772ad0, L_0x7ffff3772d20, C4<0>, C4<0>;
L_0x7ffff37727a0 .functor AND 1, L_0x7ffff3772ad0, L_0x7ffff3772d20, C4<1>, C4<1>;
v0x7ffff3756f60_0 .net "a", 0 0, L_0x7ffff3772ad0;  alias, 1 drivers
v0x7ffff3757040_0 .net "b", 0 0, L_0x7ffff3772d20;  alias, 1 drivers
v0x7ffff3757100_0 .net "carry", 0 0, L_0x7ffff37727a0;  alias, 1 drivers
v0x7ffff37571d0_0 .net "sum", 0 0, L_0x7ffff37726a0;  alias, 1 drivers
S_0x7ffff3757930 .scope generate, "my_mabel[13]" "my_mabel[13]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3757b20 .param/l "i" 0 2 26, +C4<01101>;
S_0x7ffff3757c00 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3757930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff37730e0 .functor AND 1, L_0x7ffff3772c00, L_0x7ffff37736d0, C4<1>, C4<1>;
L_0x7ffff3773170 .functor XOR 1, L_0x7ffff3772c00, L_0x7ffff37736d0, C4<0>, C4<0>;
L_0x7ffff3773270 .functor OR 1, L_0x7ffff3773020, RS_0x7fe8e27628c8, C4<0>, C4<0>;
v0x7ffff37584c0_0 .net "a", 0 0, L_0x7ffff3773330;  1 drivers
v0x7ffff3758580_0 .net "b", 0 0, L_0x7ffff3773460;  1 drivers
v0x7ffff3758650_0 .net "cin", 0 0, L_0x7ffff37736d0;  1 drivers
v0x7ffff3758720_0 .net8 "cout", 0 0, RS_0x7fe8e27628c8;  2 drivers
v0x7ffff37587c0_0 .net "sum", 0 0, L_0x7ffff3773170;  1 drivers
v0x7ffff37588b0_0 .net "t1", 0 0, L_0x7ffff3772c00;  1 drivers
v0x7ffff3758950_0 .net "t2", 0 0, L_0x7ffff3773020;  1 drivers
S_0x7ffff3757e50 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3757c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3772c00 .functor XOR 1, L_0x7ffff3773330, L_0x7ffff3773460, C4<0>, C4<0>;
L_0x7ffff3773020 .functor AND 1, L_0x7ffff3773330, L_0x7ffff3773460, C4<1>, C4<1>;
v0x7ffff37580e0_0 .net "a", 0 0, L_0x7ffff3773330;  alias, 1 drivers
v0x7ffff37581c0_0 .net "b", 0 0, L_0x7ffff3773460;  alias, 1 drivers
v0x7ffff3758280_0 .net "carry", 0 0, L_0x7ffff3773020;  alias, 1 drivers
v0x7ffff3758350_0 .net "sum", 0 0, L_0x7ffff3772c00;  alias, 1 drivers
S_0x7ffff3758ab0 .scope generate, "my_mabel[14]" "my_mabel[14]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3758ca0 .param/l "i" 0 2 26, +C4<01110>;
S_0x7ffff3758d80 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3758ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3773950 .functor AND 1, L_0x7ffff3773770, L_0x7ffff3773f50, C4<1>, C4<1>;
L_0x7ffff37739e0 .functor XOR 1, L_0x7ffff3773770, L_0x7ffff3773f50, C4<0>, C4<0>;
L_0x7ffff3773ae0 .functor OR 1, L_0x7ffff3773870, RS_0x7fe8e2762bc8, C4<0>, C4<0>;
v0x7ffff3759640_0 .net "a", 0 0, L_0x7ffff3773ba0;  1 drivers
v0x7ffff3759700_0 .net "b", 0 0, L_0x7ffff3773e20;  1 drivers
v0x7ffff37597d0_0 .net "cin", 0 0, L_0x7ffff3773f50;  1 drivers
v0x7ffff37598a0_0 .net8 "cout", 0 0, RS_0x7fe8e2762bc8;  2 drivers
v0x7ffff3759940_0 .net "sum", 0 0, L_0x7ffff37739e0;  1 drivers
v0x7ffff3759a30_0 .net "t1", 0 0, L_0x7ffff3773770;  1 drivers
v0x7ffff3759ad0_0 .net "t2", 0 0, L_0x7ffff3773870;  1 drivers
S_0x7ffff3758fd0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3758d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3773770 .functor XOR 1, L_0x7ffff3773ba0, L_0x7ffff3773e20, C4<0>, C4<0>;
L_0x7ffff3773870 .functor AND 1, L_0x7ffff3773ba0, L_0x7ffff3773e20, C4<1>, C4<1>;
v0x7ffff3759260_0 .net "a", 0 0, L_0x7ffff3773ba0;  alias, 1 drivers
v0x7ffff3759340_0 .net "b", 0 0, L_0x7ffff3773e20;  alias, 1 drivers
v0x7ffff3759400_0 .net "carry", 0 0, L_0x7ffff3773870;  alias, 1 drivers
v0x7ffff37594d0_0 .net "sum", 0 0, L_0x7ffff3773770;  alias, 1 drivers
S_0x7ffff3759c30 .scope generate, "my_mabel[15]" "my_mabel[15]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3759e20 .param/l "i" 0 2 26, +C4<01111>;
S_0x7ffff3759f00 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3759c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3774330 .functor AND 1, L_0x7ffff3774150, L_0x7ffff3774b60, C4<1>, C4<1>;
L_0x7ffff37743c0 .functor XOR 1, L_0x7ffff3774150, L_0x7ffff3774b60, C4<0>, C4<0>;
L_0x7ffff37744c0 .functor OR 1, L_0x7ffff3774250, RS_0x7fe8e2762ec8, C4<0>, C4<0>;
v0x7ffff375a7c0_0 .net "a", 0 0, L_0x7ffff3774580;  1 drivers
v0x7ffff375a880_0 .net "b", 0 0, L_0x7ffff37746b0;  1 drivers
v0x7ffff375a950_0 .net "cin", 0 0, L_0x7ffff3774b60;  1 drivers
v0x7ffff375aa20_0 .net8 "cout", 0 0, RS_0x7fe8e2762ec8;  2 drivers
v0x7ffff375aac0_0 .net "sum", 0 0, L_0x7ffff37743c0;  1 drivers
v0x7ffff375abb0_0 .net "t1", 0 0, L_0x7ffff3774150;  1 drivers
v0x7ffff375ac50_0 .net "t2", 0 0, L_0x7ffff3774250;  1 drivers
S_0x7ffff375a150 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3759f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3774150 .functor XOR 1, L_0x7ffff3774580, L_0x7ffff37746b0, C4<0>, C4<0>;
L_0x7ffff3774250 .functor AND 1, L_0x7ffff3774580, L_0x7ffff37746b0, C4<1>, C4<1>;
v0x7ffff375a3e0_0 .net "a", 0 0, L_0x7ffff3774580;  alias, 1 drivers
v0x7ffff375a4c0_0 .net "b", 0 0, L_0x7ffff37746b0;  alias, 1 drivers
v0x7ffff375a580_0 .net "carry", 0 0, L_0x7ffff3774250;  alias, 1 drivers
v0x7ffff375a650_0 .net "sum", 0 0, L_0x7ffff3774150;  alias, 1 drivers
S_0x7ffff375adb0 .scope generate, "my_mabel[16]" "my_mabel[16]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff375afa0 .param/l "i" 0 2 26, +C4<010000>;
S_0x7ffff375b080 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff375adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3774de0 .functor AND 1, L_0x7ffff3774c00, L_0x7ffff3775410, C4<1>, C4<1>;
L_0x7ffff3774e70 .functor XOR 1, L_0x7ffff3774c00, L_0x7ffff3775410, C4<0>, C4<0>;
L_0x7ffff3774f70 .functor OR 1, L_0x7ffff3774d00, RS_0x7fe8e27631c8, C4<0>, C4<0>;
v0x7ffff375b940_0 .net "a", 0 0, L_0x7ffff3775030;  1 drivers
v0x7ffff375ba00_0 .net "b", 0 0, L_0x7ffff37752e0;  1 drivers
v0x7ffff375bad0_0 .net "cin", 0 0, L_0x7ffff3775410;  1 drivers
v0x7ffff375bba0_0 .net8 "cout", 0 0, RS_0x7fe8e27631c8;  2 drivers
v0x7ffff375bc40_0 .net "sum", 0 0, L_0x7ffff3774e70;  1 drivers
v0x7ffff375bd30_0 .net "t1", 0 0, L_0x7ffff3774c00;  1 drivers
v0x7ffff375bdd0_0 .net "t2", 0 0, L_0x7ffff3774d00;  1 drivers
S_0x7ffff375b2d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff375b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3774c00 .functor XOR 1, L_0x7ffff3775030, L_0x7ffff37752e0, C4<0>, C4<0>;
L_0x7ffff3774d00 .functor AND 1, L_0x7ffff3775030, L_0x7ffff37752e0, C4<1>, C4<1>;
v0x7ffff375b560_0 .net "a", 0 0, L_0x7ffff3775030;  alias, 1 drivers
v0x7ffff375b640_0 .net "b", 0 0, L_0x7ffff37752e0;  alias, 1 drivers
v0x7ffff375b700_0 .net "carry", 0 0, L_0x7ffff3774d00;  alias, 1 drivers
v0x7ffff375b7d0_0 .net "sum", 0 0, L_0x7ffff3774c00;  alias, 1 drivers
S_0x7ffff375bf30 .scope generate, "my_mabel[17]" "my_mabel[17]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff375c120 .param/l "i" 0 2 26, +C4<010001>;
S_0x7ffff375c200 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff375bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3775a30 .functor AND 1, L_0x7ffff3775850, L_0x7ffff3776080, C4<1>, C4<1>;
L_0x7ffff3775ac0 .functor XOR 1, L_0x7ffff3775850, L_0x7ffff3776080, C4<0>, C4<0>;
L_0x7ffff3775bc0 .functor OR 1, L_0x7ffff3775950, RS_0x7fe8e27634c8, C4<0>, C4<0>;
v0x7ffff375cac0_0 .net "a", 0 0, L_0x7ffff3775c80;  1 drivers
v0x7ffff375cb80_0 .net "b", 0 0, L_0x7ffff3775db0;  1 drivers
v0x7ffff375cc50_0 .net "cin", 0 0, L_0x7ffff3776080;  1 drivers
v0x7ffff375cd20_0 .net8 "cout", 0 0, RS_0x7fe8e27634c8;  2 drivers
v0x7ffff375cdc0_0 .net "sum", 0 0, L_0x7ffff3775ac0;  1 drivers
v0x7ffff375ceb0_0 .net "t1", 0 0, L_0x7ffff3775850;  1 drivers
v0x7ffff375cf50_0 .net "t2", 0 0, L_0x7ffff3775950;  1 drivers
S_0x7ffff375c450 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff375c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3775850 .functor XOR 1, L_0x7ffff3775c80, L_0x7ffff3775db0, C4<0>, C4<0>;
L_0x7ffff3775950 .functor AND 1, L_0x7ffff3775c80, L_0x7ffff3775db0, C4<1>, C4<1>;
v0x7ffff375c6e0_0 .net "a", 0 0, L_0x7ffff3775c80;  alias, 1 drivers
v0x7ffff375c7c0_0 .net "b", 0 0, L_0x7ffff3775db0;  alias, 1 drivers
v0x7ffff375c880_0 .net "carry", 0 0, L_0x7ffff3775950;  alias, 1 drivers
v0x7ffff375c950_0 .net "sum", 0 0, L_0x7ffff3775850;  alias, 1 drivers
S_0x7ffff375d0b0 .scope generate, "my_mabel[18]" "my_mabel[18]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff375d2a0 .param/l "i" 0 2 26, +C4<010010>;
S_0x7ffff375d380 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff375d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3776300 .functor AND 1, L_0x7ffff3776120, L_0x7ffff3776960, C4<1>, C4<1>;
L_0x7ffff3776390 .functor XOR 1, L_0x7ffff3776120, L_0x7ffff3776960, C4<0>, C4<0>;
L_0x7ffff3776490 .functor OR 1, L_0x7ffff3776220, RS_0x7fe8e27637c8, C4<0>, C4<0>;
v0x7ffff375dc40_0 .net "a", 0 0, L_0x7ffff3776550;  1 drivers
v0x7ffff375dd00_0 .net "b", 0 0, L_0x7ffff3776830;  1 drivers
v0x7ffff375ddd0_0 .net "cin", 0 0, L_0x7ffff3776960;  1 drivers
v0x7ffff375dea0_0 .net8 "cout", 0 0, RS_0x7fe8e27637c8;  2 drivers
v0x7ffff375df40_0 .net "sum", 0 0, L_0x7ffff3776390;  1 drivers
v0x7ffff375e030_0 .net "t1", 0 0, L_0x7ffff3776120;  1 drivers
v0x7ffff375e0d0_0 .net "t2", 0 0, L_0x7ffff3776220;  1 drivers
S_0x7ffff375d5d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff375d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3776120 .functor XOR 1, L_0x7ffff3776550, L_0x7ffff3776830, C4<0>, C4<0>;
L_0x7ffff3776220 .functor AND 1, L_0x7ffff3776550, L_0x7ffff3776830, C4<1>, C4<1>;
v0x7ffff375d860_0 .net "a", 0 0, L_0x7ffff3776550;  alias, 1 drivers
v0x7ffff375d940_0 .net "b", 0 0, L_0x7ffff3776830;  alias, 1 drivers
v0x7ffff375da00_0 .net "carry", 0 0, L_0x7ffff3776220;  alias, 1 drivers
v0x7ffff375dad0_0 .net "sum", 0 0, L_0x7ffff3776120;  alias, 1 drivers
S_0x7ffff375e230 .scope generate, "my_mabel[19]" "my_mabel[19]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff375e420 .param/l "i" 0 2 26, +C4<010011>;
S_0x7ffff375e500 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff375e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3776da0 .functor AND 1, L_0x7ffff3776bc0, L_0x7ffff3777420, C4<1>, C4<1>;
L_0x7ffff3776e30 .functor XOR 1, L_0x7ffff3776bc0, L_0x7ffff3777420, C4<0>, C4<0>;
L_0x7ffff3776f30 .functor OR 1, L_0x7ffff3776cc0, RS_0x7fe8e2763ac8, C4<0>, C4<0>;
v0x7ffff375edc0_0 .net "a", 0 0, L_0x7ffff3776ff0;  1 drivers
v0x7ffff375ee80_0 .net "b", 0 0, L_0x7ffff3777120;  1 drivers
v0x7ffff375ef50_0 .net "cin", 0 0, L_0x7ffff3777420;  1 drivers
v0x7ffff375f020_0 .net8 "cout", 0 0, RS_0x7fe8e2763ac8;  2 drivers
v0x7ffff375f0c0_0 .net "sum", 0 0, L_0x7ffff3776e30;  1 drivers
v0x7ffff375f1b0_0 .net "t1", 0 0, L_0x7ffff3776bc0;  1 drivers
v0x7ffff375f250_0 .net "t2", 0 0, L_0x7ffff3776cc0;  1 drivers
S_0x7ffff375e750 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff375e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3776bc0 .functor XOR 1, L_0x7ffff3776ff0, L_0x7ffff3777120, C4<0>, C4<0>;
L_0x7ffff3776cc0 .functor AND 1, L_0x7ffff3776ff0, L_0x7ffff3777120, C4<1>, C4<1>;
v0x7ffff375e9e0_0 .net "a", 0 0, L_0x7ffff3776ff0;  alias, 1 drivers
v0x7ffff375eac0_0 .net "b", 0 0, L_0x7ffff3777120;  alias, 1 drivers
v0x7ffff375eb80_0 .net "carry", 0 0, L_0x7ffff3776cc0;  alias, 1 drivers
v0x7ffff375ec50_0 .net "sum", 0 0, L_0x7ffff3776bc0;  alias, 1 drivers
S_0x7ffff375f3b0 .scope generate, "my_mabel[20]" "my_mabel[20]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff375f5a0 .param/l "i" 0 2 26, +C4<010100>;
S_0x7ffff375f680 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff375f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff37776a0 .functor AND 1, L_0x7ffff37774c0, L_0x7ffff3777d30, C4<1>, C4<1>;
L_0x7ffff3777730 .functor XOR 1, L_0x7ffff37774c0, L_0x7ffff3777d30, C4<0>, C4<0>;
L_0x7ffff3777830 .functor OR 1, L_0x7ffff37775c0, RS_0x7fe8e2763dc8, C4<0>, C4<0>;
v0x7ffff375ff40_0 .net "a", 0 0, L_0x7ffff37778f0;  1 drivers
v0x7ffff3760000_0 .net "b", 0 0, L_0x7ffff3777c00;  1 drivers
v0x7ffff37600d0_0 .net "cin", 0 0, L_0x7ffff3777d30;  1 drivers
v0x7ffff37601a0_0 .net8 "cout", 0 0, RS_0x7fe8e2763dc8;  2 drivers
v0x7ffff3760240_0 .net "sum", 0 0, L_0x7ffff3777730;  1 drivers
v0x7ffff3760330_0 .net "t1", 0 0, L_0x7ffff37774c0;  1 drivers
v0x7ffff37603d0_0 .net "t2", 0 0, L_0x7ffff37775c0;  1 drivers
S_0x7ffff375f8d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff375f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff37774c0 .functor XOR 1, L_0x7ffff37778f0, L_0x7ffff3777c00, C4<0>, C4<0>;
L_0x7ffff37775c0 .functor AND 1, L_0x7ffff37778f0, L_0x7ffff3777c00, C4<1>, C4<1>;
v0x7ffff375fb60_0 .net "a", 0 0, L_0x7ffff37778f0;  alias, 1 drivers
v0x7ffff375fc40_0 .net "b", 0 0, L_0x7ffff3777c00;  alias, 1 drivers
v0x7ffff375fd00_0 .net "carry", 0 0, L_0x7ffff37775c0;  alias, 1 drivers
v0x7ffff375fdd0_0 .net "sum", 0 0, L_0x7ffff37774c0;  alias, 1 drivers
S_0x7ffff3760530 .scope generate, "my_mabel[21]" "my_mabel[21]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3760720 .param/l "i" 0 2 26, +C4<010101>;
S_0x7ffff3760800 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3760530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff37781a0 .functor AND 1, L_0x7ffff3777fc0, L_0x7ffff3778850, C4<1>, C4<1>;
L_0x7ffff3778230 .functor XOR 1, L_0x7ffff3777fc0, L_0x7ffff3778850, C4<0>, C4<0>;
L_0x7ffff3778330 .functor OR 1, L_0x7ffff37780c0, RS_0x7fe8e27640c8, C4<0>, C4<0>;
v0x7ffff37610c0_0 .net "a", 0 0, L_0x7ffff37783f0;  1 drivers
v0x7ffff3761180_0 .net "b", 0 0, L_0x7ffff3778520;  1 drivers
v0x7ffff3761250_0 .net "cin", 0 0, L_0x7ffff3778850;  1 drivers
v0x7ffff3761320_0 .net8 "cout", 0 0, RS_0x7fe8e27640c8;  2 drivers
v0x7ffff37613c0_0 .net "sum", 0 0, L_0x7ffff3778230;  1 drivers
v0x7ffff37614b0_0 .net "t1", 0 0, L_0x7ffff3777fc0;  1 drivers
v0x7ffff3761550_0 .net "t2", 0 0, L_0x7ffff37780c0;  1 drivers
S_0x7ffff3760a50 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3760800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3777fc0 .functor XOR 1, L_0x7ffff37783f0, L_0x7ffff3778520, C4<0>, C4<0>;
L_0x7ffff37780c0 .functor AND 1, L_0x7ffff37783f0, L_0x7ffff3778520, C4<1>, C4<1>;
v0x7ffff3760ce0_0 .net "a", 0 0, L_0x7ffff37783f0;  alias, 1 drivers
v0x7ffff3760dc0_0 .net "b", 0 0, L_0x7ffff3778520;  alias, 1 drivers
v0x7ffff3760e80_0 .net "carry", 0 0, L_0x7ffff37780c0;  alias, 1 drivers
v0x7ffff3760f50_0 .net "sum", 0 0, L_0x7ffff3777fc0;  alias, 1 drivers
S_0x7ffff37616b0 .scope generate, "my_mabel[22]" "my_mabel[22]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff37618a0 .param/l "i" 0 2 26, +C4<010110>;
S_0x7ffff3761980 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff37616b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3778ad0 .functor AND 1, L_0x7ffff37788f0, L_0x7ffff3779190, C4<1>, C4<1>;
L_0x7ffff3778b60 .functor XOR 1, L_0x7ffff37788f0, L_0x7ffff3779190, C4<0>, C4<0>;
L_0x7ffff3778c60 .functor OR 1, L_0x7ffff37789f0, RS_0x7fe8e27643c8, C4<0>, C4<0>;
v0x7ffff3762240_0 .net "a", 0 0, L_0x7ffff3778d20;  1 drivers
v0x7ffff3762300_0 .net "b", 0 0, L_0x7ffff3779060;  1 drivers
v0x7ffff37623d0_0 .net "cin", 0 0, L_0x7ffff3779190;  1 drivers
v0x7ffff37624a0_0 .net8 "cout", 0 0, RS_0x7fe8e27643c8;  2 drivers
v0x7ffff3762540_0 .net "sum", 0 0, L_0x7ffff3778b60;  1 drivers
v0x7ffff3762630_0 .net "t1", 0 0, L_0x7ffff37788f0;  1 drivers
v0x7ffff37626d0_0 .net "t2", 0 0, L_0x7ffff37789f0;  1 drivers
S_0x7ffff3761bd0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3761980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff37788f0 .functor XOR 1, L_0x7ffff3778d20, L_0x7ffff3779060, C4<0>, C4<0>;
L_0x7ffff37789f0 .functor AND 1, L_0x7ffff3778d20, L_0x7ffff3779060, C4<1>, C4<1>;
v0x7ffff3761e60_0 .net "a", 0 0, L_0x7ffff3778d20;  alias, 1 drivers
v0x7ffff3761f40_0 .net "b", 0 0, L_0x7ffff3779060;  alias, 1 drivers
v0x7ffff3762000_0 .net "carry", 0 0, L_0x7ffff37789f0;  alias, 1 drivers
v0x7ffff37620d0_0 .net "sum", 0 0, L_0x7ffff37788f0;  alias, 1 drivers
S_0x7ffff3762830 .scope generate, "my_mabel[23]" "my_mabel[23]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3762a20 .param/l "i" 0 2 26, +C4<010111>;
S_0x7ffff3762b00 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3762830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3779630 .functor AND 1, L_0x7ffff3779450, L_0x7ffff3779d10, C4<1>, C4<1>;
L_0x7ffff37796c0 .functor XOR 1, L_0x7ffff3779450, L_0x7ffff3779d10, C4<0>, C4<0>;
L_0x7ffff37797c0 .functor OR 1, L_0x7ffff3779550, RS_0x7fe8e27646c8, C4<0>, C4<0>;
v0x7ffff37633c0_0 .net "a", 0 0, L_0x7ffff3779880;  1 drivers
v0x7ffff3763480_0 .net "b", 0 0, L_0x7ffff37799b0;  1 drivers
v0x7ffff3763550_0 .net "cin", 0 0, L_0x7ffff3779d10;  1 drivers
v0x7ffff3763620_0 .net8 "cout", 0 0, RS_0x7fe8e27646c8;  2 drivers
v0x7ffff37636c0_0 .net "sum", 0 0, L_0x7ffff37796c0;  1 drivers
v0x7ffff37637b0_0 .net "t1", 0 0, L_0x7ffff3779450;  1 drivers
v0x7ffff3763850_0 .net "t2", 0 0, L_0x7ffff3779550;  1 drivers
S_0x7ffff3762d50 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3762b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3779450 .functor XOR 1, L_0x7ffff3779880, L_0x7ffff37799b0, C4<0>, C4<0>;
L_0x7ffff3779550 .functor AND 1, L_0x7ffff3779880, L_0x7ffff37799b0, C4<1>, C4<1>;
v0x7ffff3762fe0_0 .net "a", 0 0, L_0x7ffff3779880;  alias, 1 drivers
v0x7ffff37630c0_0 .net "b", 0 0, L_0x7ffff37799b0;  alias, 1 drivers
v0x7ffff3763180_0 .net "carry", 0 0, L_0x7ffff3779550;  alias, 1 drivers
v0x7ffff3763250_0 .net "sum", 0 0, L_0x7ffff3779450;  alias, 1 drivers
S_0x7ffff37639b0 .scope generate, "my_mabel[24]" "my_mabel[24]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3763ba0 .param/l "i" 0 2 26, +C4<011000>;
S_0x7ffff3763c80 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff37639b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff3779f90 .functor AND 1, L_0x7ffff3779db0, L_0x7ffff377a680, C4<1>, C4<1>;
L_0x7ffff377a020 .functor XOR 1, L_0x7ffff3779db0, L_0x7ffff377a680, C4<0>, C4<0>;
L_0x7ffff377a120 .functor OR 1, L_0x7ffff3779eb0, RS_0x7fe8e27649c8, C4<0>, C4<0>;
v0x7ffff3764540_0 .net "a", 0 0, L_0x7ffff377a1e0;  1 drivers
v0x7ffff3764600_0 .net "b", 0 0, L_0x7ffff377a550;  1 drivers
v0x7ffff37646d0_0 .net "cin", 0 0, L_0x7ffff377a680;  1 drivers
v0x7ffff37647a0_0 .net8 "cout", 0 0, RS_0x7fe8e27649c8;  2 drivers
v0x7ffff3764840_0 .net "sum", 0 0, L_0x7ffff377a020;  1 drivers
v0x7ffff3764930_0 .net "t1", 0 0, L_0x7ffff3779db0;  1 drivers
v0x7ffff37649d0_0 .net "t2", 0 0, L_0x7ffff3779eb0;  1 drivers
S_0x7ffff3763ed0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3763c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff3779db0 .functor XOR 1, L_0x7ffff377a1e0, L_0x7ffff377a550, C4<0>, C4<0>;
L_0x7ffff3779eb0 .functor AND 1, L_0x7ffff377a1e0, L_0x7ffff377a550, C4<1>, C4<1>;
v0x7ffff3764160_0 .net "a", 0 0, L_0x7ffff377a1e0;  alias, 1 drivers
v0x7ffff3764240_0 .net "b", 0 0, L_0x7ffff377a550;  alias, 1 drivers
v0x7ffff3764300_0 .net "carry", 0 0, L_0x7ffff3779eb0;  alias, 1 drivers
v0x7ffff37643d0_0 .net "sum", 0 0, L_0x7ffff3779db0;  alias, 1 drivers
S_0x7ffff3764b30 .scope generate, "my_mabel[25]" "my_mabel[25]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3764d20 .param/l "i" 0 2 26, +C4<011001>;
S_0x7ffff3764e00 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3764b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377ab50 .functor AND 1, L_0x7ffff377a970, L_0x7ffff377b260, C4<1>, C4<1>;
L_0x7ffff377abe0 .functor XOR 1, L_0x7ffff377a970, L_0x7ffff377b260, C4<0>, C4<0>;
L_0x7ffff377ace0 .functor OR 1, L_0x7ffff377aa70, RS_0x7fe8e2764cc8, C4<0>, C4<0>;
v0x7ffff37656c0_0 .net "a", 0 0, L_0x7ffff377ada0;  1 drivers
v0x7ffff3765780_0 .net "b", 0 0, L_0x7ffff377aed0;  1 drivers
v0x7ffff3765850_0 .net "cin", 0 0, L_0x7ffff377b260;  1 drivers
v0x7ffff3765920_0 .net8 "cout", 0 0, RS_0x7fe8e2764cc8;  2 drivers
v0x7ffff37659c0_0 .net "sum", 0 0, L_0x7ffff377abe0;  1 drivers
v0x7ffff3765ab0_0 .net "t1", 0 0, L_0x7ffff377a970;  1 drivers
v0x7ffff3765b50_0 .net "t2", 0 0, L_0x7ffff377aa70;  1 drivers
S_0x7ffff3765050 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3764e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377a970 .functor XOR 1, L_0x7ffff377ada0, L_0x7ffff377aed0, C4<0>, C4<0>;
L_0x7ffff377aa70 .functor AND 1, L_0x7ffff377ada0, L_0x7ffff377aed0, C4<1>, C4<1>;
v0x7ffff37652e0_0 .net "a", 0 0, L_0x7ffff377ada0;  alias, 1 drivers
v0x7ffff37653c0_0 .net "b", 0 0, L_0x7ffff377aed0;  alias, 1 drivers
v0x7ffff3765480_0 .net "carry", 0 0, L_0x7ffff377aa70;  alias, 1 drivers
v0x7ffff3765550_0 .net "sum", 0 0, L_0x7ffff377a970;  alias, 1 drivers
S_0x7ffff3765cb0 .scope generate, "my_mabel[26]" "my_mabel[26]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3765ea0 .param/l "i" 0 2 26, +C4<011010>;
S_0x7ffff3765f80 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3765cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377b480 .functor AND 1, L_0x7ffff377b300, L_0x7ffff377bb80, C4<1>, C4<1>;
L_0x7ffff377b4f0 .functor XOR 1, L_0x7ffff377b300, L_0x7ffff377bb80, C4<0>, C4<0>;
L_0x7ffff377b5f0 .functor OR 1, L_0x7ffff377b3c0, RS_0x7fe8e2764fc8, C4<0>, C4<0>;
v0x7ffff3766840_0 .net "a", 0 0, L_0x7ffff377b6b0;  1 drivers
v0x7ffff3766900_0 .net "b", 0 0, L_0x7ffff377ba50;  1 drivers
v0x7ffff37669d0_0 .net "cin", 0 0, L_0x7ffff377bb80;  1 drivers
v0x7ffff3766aa0_0 .net8 "cout", 0 0, RS_0x7fe8e2764fc8;  2 drivers
v0x7ffff3766b40_0 .net "sum", 0 0, L_0x7ffff377b4f0;  1 drivers
v0x7ffff3766c30_0 .net "t1", 0 0, L_0x7ffff377b300;  1 drivers
v0x7ffff3766cd0_0 .net "t2", 0 0, L_0x7ffff377b3c0;  1 drivers
S_0x7ffff37661d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3765f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377b300 .functor XOR 1, L_0x7ffff377b6b0, L_0x7ffff377ba50, C4<0>, C4<0>;
L_0x7ffff377b3c0 .functor AND 1, L_0x7ffff377b6b0, L_0x7ffff377ba50, C4<1>, C4<1>;
v0x7ffff3766460_0 .net "a", 0 0, L_0x7ffff377b6b0;  alias, 1 drivers
v0x7ffff3766540_0 .net "b", 0 0, L_0x7ffff377ba50;  alias, 1 drivers
v0x7ffff3766600_0 .net "carry", 0 0, L_0x7ffff377b3c0;  alias, 1 drivers
v0x7ffff37666d0_0 .net "sum", 0 0, L_0x7ffff377b300;  alias, 1 drivers
S_0x7ffff3766e30 .scope generate, "my_mabel[27]" "my_mabel[27]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3767020 .param/l "i" 0 2 26, +C4<011011>;
S_0x7ffff3767100 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3766e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377c020 .functor AND 1, L_0x7ffff377bea0, L_0x7ffff377c740, C4<1>, C4<1>;
L_0x7ffff377c090 .functor XOR 1, L_0x7ffff377bea0, L_0x7ffff377c740, C4<0>, C4<0>;
L_0x7ffff377c190 .functor OR 1, L_0x7ffff377bf60, RS_0x7fe8e27652c8, C4<0>, C4<0>;
v0x7ffff37679c0_0 .net "a", 0 0, L_0x7ffff377c250;  1 drivers
v0x7ffff3767a80_0 .net "b", 0 0, L_0x7ffff377c380;  1 drivers
v0x7ffff3767b50_0 .net "cin", 0 0, L_0x7ffff377c740;  1 drivers
v0x7ffff3767c20_0 .net8 "cout", 0 0, RS_0x7fe8e27652c8;  2 drivers
v0x7ffff3767cc0_0 .net "sum", 0 0, L_0x7ffff377c090;  1 drivers
v0x7ffff3767db0_0 .net "t1", 0 0, L_0x7ffff377bea0;  1 drivers
v0x7ffff3767e50_0 .net "t2", 0 0, L_0x7ffff377bf60;  1 drivers
S_0x7ffff3767350 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3767100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377bea0 .functor XOR 1, L_0x7ffff377c250, L_0x7ffff377c380, C4<0>, C4<0>;
L_0x7ffff377bf60 .functor AND 1, L_0x7ffff377c250, L_0x7ffff377c380, C4<1>, C4<1>;
v0x7ffff37675e0_0 .net "a", 0 0, L_0x7ffff377c250;  alias, 1 drivers
v0x7ffff37676c0_0 .net "b", 0 0, L_0x7ffff377c380;  alias, 1 drivers
v0x7ffff3767780_0 .net "carry", 0 0, L_0x7ffff377bf60;  alias, 1 drivers
v0x7ffff3767850_0 .net "sum", 0 0, L_0x7ffff377bea0;  alias, 1 drivers
S_0x7ffff3767fb0 .scope generate, "my_mabel[28]" "my_mabel[28]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff37681a0 .param/l "i" 0 2 26, +C4<011100>;
S_0x7ffff3768280 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3767fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377c960 .functor AND 1, L_0x7ffff377c7e0, L_0x7ffff377d090, C4<1>, C4<1>;
L_0x7ffff377c9d0 .functor XOR 1, L_0x7ffff377c7e0, L_0x7ffff377d090, C4<0>, C4<0>;
L_0x7ffff377cad0 .functor OR 1, L_0x7ffff377c8a0, RS_0x7fe8e27655c8, C4<0>, C4<0>;
v0x7ffff3768b40_0 .net "a", 0 0, L_0x7ffff377cb90;  1 drivers
v0x7ffff3768c00_0 .net "b", 0 0, L_0x7ffff377cf60;  1 drivers
v0x7ffff3768cd0_0 .net "cin", 0 0, L_0x7ffff377d090;  1 drivers
v0x7ffff3768da0_0 .net8 "cout", 0 0, RS_0x7fe8e27655c8;  2 drivers
v0x7ffff3768e40_0 .net "sum", 0 0, L_0x7ffff377c9d0;  1 drivers
v0x7ffff3768f30_0 .net "t1", 0 0, L_0x7ffff377c7e0;  1 drivers
v0x7ffff3768fd0_0 .net "t2", 0 0, L_0x7ffff377c8a0;  1 drivers
S_0x7ffff37684d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3768280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377c7e0 .functor XOR 1, L_0x7ffff377cb90, L_0x7ffff377cf60, C4<0>, C4<0>;
L_0x7ffff377c8a0 .functor AND 1, L_0x7ffff377cb90, L_0x7ffff377cf60, C4<1>, C4<1>;
v0x7ffff3768760_0 .net "a", 0 0, L_0x7ffff377cb90;  alias, 1 drivers
v0x7ffff3768840_0 .net "b", 0 0, L_0x7ffff377cf60;  alias, 1 drivers
v0x7ffff3768900_0 .net "carry", 0 0, L_0x7ffff377c8a0;  alias, 1 drivers
v0x7ffff37689d0_0 .net "sum", 0 0, L_0x7ffff377c7e0;  alias, 1 drivers
S_0x7ffff3769130 .scope generate, "my_mabel[29]" "my_mabel[29]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff3769320 .param/l "i" 0 2 26, +C4<011101>;
S_0x7ffff3769400 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff3769130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377d560 .functor AND 1, L_0x7ffff377d3e0, L_0x7ffff377dcb0, C4<1>, C4<1>;
L_0x7ffff377d5d0 .functor XOR 1, L_0x7ffff377d3e0, L_0x7ffff377dcb0, C4<0>, C4<0>;
L_0x7ffff377d6d0 .functor OR 1, L_0x7ffff377d4a0, RS_0x7fe8e27658c8, C4<0>, C4<0>;
v0x7ffff3769cc0_0 .net "a", 0 0, L_0x7ffff377d790;  1 drivers
v0x7ffff3769d80_0 .net "b", 0 0, L_0x7ffff377d8c0;  1 drivers
v0x7ffff3769e50_0 .net "cin", 0 0, L_0x7ffff377dcb0;  1 drivers
v0x7ffff3769f20_0 .net8 "cout", 0 0, RS_0x7fe8e27658c8;  2 drivers
v0x7ffff3769fc0_0 .net "sum", 0 0, L_0x7ffff377d5d0;  1 drivers
v0x7ffff376a0b0_0 .net "t1", 0 0, L_0x7ffff377d3e0;  1 drivers
v0x7ffff376a150_0 .net "t2", 0 0, L_0x7ffff377d4a0;  1 drivers
S_0x7ffff3769650 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff3769400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377d3e0 .functor XOR 1, L_0x7ffff377d790, L_0x7ffff377d8c0, C4<0>, C4<0>;
L_0x7ffff377d4a0 .functor AND 1, L_0x7ffff377d790, L_0x7ffff377d8c0, C4<1>, C4<1>;
v0x7ffff37698e0_0 .net "a", 0 0, L_0x7ffff377d790;  alias, 1 drivers
v0x7ffff37699c0_0 .net "b", 0 0, L_0x7ffff377d8c0;  alias, 1 drivers
v0x7ffff3769a80_0 .net "carry", 0 0, L_0x7ffff377d4a0;  alias, 1 drivers
v0x7ffff3769b50_0 .net "sum", 0 0, L_0x7ffff377d3e0;  alias, 1 drivers
S_0x7ffff376a2b0 .scope generate, "my_mabel[30]" "my_mabel[30]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff376a4a0 .param/l "i" 0 2 26, +C4<011110>;
S_0x7ffff376a580 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff376a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377ded0 .functor AND 1, L_0x7ffff377dd50, L_0x7ffff377e630, C4<1>, C4<1>;
L_0x7ffff377df40 .functor XOR 1, L_0x7ffff377dd50, L_0x7ffff377e630, C4<0>, C4<0>;
L_0x7ffff377e040 .functor OR 1, L_0x7ffff377de10, RS_0x7fe8e2765bc8, C4<0>, C4<0>;
v0x7ffff376ae40_0 .net "a", 0 0, L_0x7ffff377e100;  1 drivers
v0x7ffff376af00_0 .net "b", 0 0, L_0x7ffff377e500;  1 drivers
v0x7ffff376afd0_0 .net "cin", 0 0, L_0x7ffff377e630;  1 drivers
v0x7ffff376b0a0_0 .net8 "cout", 0 0, RS_0x7fe8e2765bc8;  2 drivers
v0x7ffff376b140_0 .net "sum", 0 0, L_0x7ffff377df40;  1 drivers
v0x7ffff376b230_0 .net "t1", 0 0, L_0x7ffff377dd50;  1 drivers
v0x7ffff376b2d0_0 .net "t2", 0 0, L_0x7ffff377de10;  1 drivers
S_0x7ffff376a7d0 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff376a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377dd50 .functor XOR 1, L_0x7ffff377e100, L_0x7ffff377e500, C4<0>, C4<0>;
L_0x7ffff377de10 .functor AND 1, L_0x7ffff377e100, L_0x7ffff377e500, C4<1>, C4<1>;
v0x7ffff376aa60_0 .net "a", 0 0, L_0x7ffff377e100;  alias, 1 drivers
v0x7ffff376ab40_0 .net "b", 0 0, L_0x7ffff377e500;  alias, 1 drivers
v0x7ffff376ac00_0 .net "carry", 0 0, L_0x7ffff377de10;  alias, 1 drivers
v0x7ffff376acd0_0 .net "sum", 0 0, L_0x7ffff377dd50;  alias, 1 drivers
S_0x7ffff376b430 .scope generate, "my_mabel[31]" "my_mabel[31]" 2 26, 2 26 0, S_0x7ffff374cab0;
 .timescale 0 0;
P_0x7ffff376b620 .param/l "i" 0 2 26, +C4<011111>;
S_0x7ffff376b700 .scope module, "f" "full_adder" 2 28, 2 9 0, S_0x7ffff376b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7ffff377eb30 .functor AND 1, L_0x7ffff377e9b0, L_0x7ffff377fad0, C4<1>, C4<1>;
L_0x7ffff377eba0 .functor XOR 1, L_0x7ffff377e9b0, L_0x7ffff377fad0, C4<0>, C4<0>;
L_0x7ffff377eca0 .functor OR 1, L_0x7ffff377ea70, RS_0x7fe8e2765ec8, C4<0>, C4<0>;
v0x7ffff376bfc0_0 .net "a", 0 0, L_0x7ffff377ed60;  1 drivers
v0x7ffff376c080_0 .net "b", 0 0, L_0x7ffff377f2a0;  1 drivers
v0x7ffff376c150_0 .net "cin", 0 0, L_0x7ffff377fad0;  1 drivers
v0x7ffff376c220_0 .net8 "cout", 0 0, RS_0x7fe8e2765ec8;  2 drivers
v0x7ffff376c2c0_0 .net "sum", 0 0, L_0x7ffff377eba0;  1 drivers
v0x7ffff376c3b0_0 .net "t1", 0 0, L_0x7ffff377e9b0;  1 drivers
v0x7ffff376c450_0 .net "t2", 0 0, L_0x7ffff377ea70;  1 drivers
S_0x7ffff376b950 .scope module, "h" "half_adder" 2 13, 2 1 0, S_0x7ffff376b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7ffff377e9b0 .functor XOR 1, L_0x7ffff377ed60, L_0x7ffff377f2a0, C4<0>, C4<0>;
L_0x7ffff377ea70 .functor AND 1, L_0x7ffff377ed60, L_0x7ffff377f2a0, C4<1>, C4<1>;
v0x7ffff376bbe0_0 .net "a", 0 0, L_0x7ffff377ed60;  alias, 1 drivers
v0x7ffff376bcc0_0 .net "b", 0 0, L_0x7ffff377f2a0;  alias, 1 drivers
v0x7ffff376bd80_0 .net "carry", 0 0, L_0x7ffff377ea70;  alias, 1 drivers
v0x7ffff376be50_0 .net "sum", 0 0, L_0x7ffff377e9b0;  alias, 1 drivers
    .scope S_0x7ffff374cc80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff376cd30_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 46 "$random" 32, v0x7ffff376cd30_0 {0 0 0};
    %store/vec4 v0x7ffff376cb60_0, 0, 32;
    %vpi_func 2 47 "$random" 32, v0x7ffff376cd30_0 {0 0 0};
    %store/vec4 v0x7ffff376cc60_0, 0, 32;
    %load/vec4 v0x7ffff376cb60_0;
    %load/vec4 v0x7ffff376cc60_0;
    %add;
    %store/vec4 v0x7ffff376caa0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x7ffff376c9b0_0;
    %load/vec4 v0x7ffff376caa0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 50 "$display", "ERROR: %0d+%0d was %0d expected %0d", v0x7ffff376cb60_0, v0x7ffff376cc60_0, v0x7ffff376c9b0_0, v0x7ffff376caa0_0 {0 0 0};
T_0.2 ;
    %delay 9, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
