-- VHDL for IBM SMS ALD page 14.18.10.1
-- Title: AUXILIARY BINARY ADDER-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 12:56:31 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_10_1_AUXILIARY_BINARY_ADDER_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A4_DOT_B4_EVEN:	 in STD_LOGIC;
		MS_ZONE_ADDER_CARRY:	 in STD_LOGIC;
		PS_ZONE_ADDER_CARRY:	 in STD_LOGIC;
		PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT:	 out STD_LOGIC;
		MS_AUX_BIN_ADDER_4_BIT:	 out STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT:	 out STD_LOGIC;
		MS_AUX_BIN_ADDER_8_BIT:	 out STD_LOGIC);
end ALD_14_18_10_1_AUXILIARY_BINARY_ADDER_ACC;

architecture behavioral of ALD_14_18_10_1_AUXILIARY_BINARY_ADDER_ACC is 

	signal OUT_3B_K: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_5C_B: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_1D_A: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_3E_P: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_3B_K <= NOT(PS_A4_DOT_B4_EVEN AND PS_ZONE_ADDER_CARRY );
	OUT_2B_C <= NOT(OUT_3B_K AND OUT_3C_G );
	OUT_1B_C <= OUT_2B_C;
	OUT_5C_B <= NOT(PS_A4_DOT_B4_EVEN );
	OUT_3C_G <= NOT(OUT_5C_B AND MS_ZONE_ADDER_CARRY );
	OUT_1C_C <= NOT OUT_2B_C;
	OUT_3D_K <= NOT(PS_A4_DOT_B4_EVEN AND OUT_5E_G );
	OUT_1D_A <= OUT_2F_D;
	OUT_5E_G <= NOT(PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4 );
	OUT_3E_P <= NOT(PS_ZONE_ADDER_CARRY AND PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4 );
	OUT_1E_C <= NOT OUT_2F_D;
	OUT_3F_D <= NOT(OUT_5C_B );
	OUT_2F_D <= NOT(OUT_3D_K AND OUT_DOT_3F AND OUT_3G_P );
	OUT_3G_P <= NOT(OUT_5E_G AND MS_ZONE_ADDER_CARRY );
	OUT_DOT_3F <= OUT_3E_P OR OUT_3F_D;

	PS_AUX_BIN_ADDER_4_BIT <= OUT_1B_C;
	MS_AUX_BIN_ADDER_4_BIT <= OUT_1C_C;
	PS_AUX_BIN_ADDER_8_BIT <= OUT_1D_A;
	MS_AUX_BIN_ADDER_8_BIT <= OUT_1E_C;


end;
