
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version L-2016.03-SP5-3 for linux64 - Jan 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/polaris/behzad/.synopsys_dv_prefs.tcl
Error: could not open script file "/home/local/bulkhead/behzad/usr/local/verilog_files/apx_operators/int_ops_apx/src/py_src/../tcl_src/conf_int_mac__noFF__arch_agnos__only_clk_const__constraint__RTL_to_gate.tcl" (CMD-015)
dc_shell> 
Information: Interrupting current command. (INT-2)

dc_shell> 
dc_shell> 
dc_shell> 
Information: Interrupting current command. (INT-2)
