#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 19 15:40:23 2025
# Process ID: 96648
# Current directory: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/vivado.jou
# Running On: 2df93fe410a0, OS: Linux, CPU Frequency: 2502.057 MHz, CPU Physical cores: 1, Host memory: 33601 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/design_1_TrafficLight_0_0.dcp' for cell 'design_1_i/TrafficLight_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3408.535 ; gain = 0.059 ; free physical = 15633 ; free virtual = 19467
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3699.941 ; gain = 0.000 ; free physical = 15409 ; free virtual = 19244
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3699.941 ; gain = 707.477 ; free physical = 15405 ; free virtual = 19239
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3699.941 ; gain = 0.000 ; free physical = 15389 ; free virtual = 19224

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1010965a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4174.332 ; gain = 474.391 ; free physical = 14963 ; free virtual = 18799

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 59056ad5d1ee7129.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = f417ec2954f8cd4b.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4497.336 ; gain = 0.000 ; free physical = 14416 ; free virtual = 18260
Phase 1 Generate And Synthesize Debug Cores | Checksum: 3d579312

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4497.340 ; gain = 28.477 ; free physical = 14416 ; free virtual = 18260

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1141dbfaa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4498.238 ; gain = 29.375 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 51 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 13a8e348e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4498.289 ; gain = 29.426 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 153adef05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4498.449 ; gain = 29.586 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 149 cells
INFO: [Opt 31-1021] In phase Sweep, 1231 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 153adef05

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 4530.832 ; gain = 61.969 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: b43e8a8e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 4531.090 ; gain = 62.227 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: b43e8a8e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 4531.113 ; gain = 62.250 ; free physical = 14416 ; free virtual = 18260
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              51  |                                             88  |
|  Constant propagation         |               0  |              32  |                                             52  |
|  Sweep                        |               0  |             149  |                                           1231  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4531.160 ; gain = 0.027 ; free physical = 14416 ; free virtual = 18260
Ending Logic Optimization Task | Checksum: b43e8a8e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 4531.160 ; gain = 62.297 ; free physical = 14416 ; free virtual = 18260

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 18527fcdc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14686 ; free virtual = 18539
Ending Power Optimization Task | Checksum: 18527fcdc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4700.332 ; gain = 169.160 ; free physical = 14686 ; free virtual = 18539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18527fcdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14686 ; free virtual = 18539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14686 ; free virtual = 18539
Ending Netlist Obfuscation Task | Checksum: fc1e0c56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14686 ; free virtual = 18539
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4700.332 ; gain = 1000.391 ; free physical = 14686 ; free virtual = 18539
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14667 ; free virtual = 18521
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14652 ; free virtual = 18507
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b02d993c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14652 ; free virtual = 18506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14652 ; free virtual = 18506

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 192a337fa

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14651 ; free virtual = 18508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2ea8ddb3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14644 ; free virtual = 18503

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2ea8ddb3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14644 ; free virtual = 18503
Phase 1 Placer Initialization | Checksum: 2ea8ddb3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14644 ; free virtual = 18503

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2024f028c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14986 ; free virtual = 18845

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 205dcfaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14958 ; free virtual = 18818

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 205dcfaef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14961 ; free virtual = 18821

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 28b81de2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14980 ; free virtual = 18840

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 182 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 80 nets or LUTs. Breaked 0 LUT, combined 80 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14977 ; free virtual = 18839

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             80  |                    80  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             80  |                    80  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b3c8d3cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14976 ; free virtual = 18838
Phase 2.4 Global Placement Core | Checksum: 115dd19e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14976 ; free virtual = 18838
Phase 2 Global Placement | Checksum: 115dd19e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14976 ; free virtual = 18838

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1acbb4114

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14975 ; free virtual = 18837

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f410685

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14973 ; free virtual = 18835

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9f9fd12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14973 ; free virtual = 18835

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cfc3fbcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14973 ; free virtual = 18835

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d91831d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14975 ; free virtual = 18837

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10dd70b9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14975 ; free virtual = 18837

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9eee95ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14975 ; free virtual = 18837
Phase 3 Detail Placement | Checksum: 9eee95ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14975 ; free virtual = 18837

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6787fd6c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.605 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 9e0da921

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9e0da921

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
Phase 4.1.1.1 BUFG Insertion | Checksum: 6787fd6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.605. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f4c12018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
Phase 4.1 Post Commit Optimization | Checksum: f4c12018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4c12018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f4c12018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
Phase 4.3 Placer Reporting | Checksum: f4c12018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd32c3f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
Ending Placer Task | Checksum: 2a8ed9e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14970 ; free virtual = 18832
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14969 ; free virtual = 18832
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14915 ; free virtual = 18777
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14897 ; free virtual = 18759
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14918 ; free virtual = 18781
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14910 ; free virtual = 18772
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14902 ; free virtual = 18765
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5f44750 ConstDB: 0 ShapeSum: 249a9294 RouteDB: 0
Post Restoration Checksum: NetGraph: 35cac553 | NumContArr: a944c5a4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: f819e0a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14845 ; free virtual = 18708

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f819e0a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14845 ; free virtual = 18708

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f819e0a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4700.332 ; gain = 0.000 ; free physical = 14845 ; free virtual = 18708
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19618fb2a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4775.195 ; gain = 74.863 ; free physical = 14842 ; free virtual = 18706
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.682 | TNS=0.000  | WHS=-0.205 | THS=-120.730|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 11525e875

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4775.488 ; gain = 75.156 ; free physical = 14837 ; free virtual = 18701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.682 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: f4bd66a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4792.160 ; gain = 91.828 ; free physical = 14831 ; free virtual = 18700

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5103
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5103
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 126c62565

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4792.191 ; gain = 91.859 ; free physical = 14827 ; free virtual = 18695

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 126c62565

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4792.223 ; gain = 91.891 ; free physical = 14827 ; free virtual = 18695
Phase 3 Initial Routing | Checksum: 1ba20036d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4792.719 ; gain = 92.387 ; free physical = 14826 ; free virtual = 18695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.860 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 136b16da4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.219 ; gain = 92.887 ; free physical = 14825 ; free virtual = 18694

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.860 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24845a77d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.254 ; gain = 92.922 ; free physical = 14825 ; free virtual = 18694
Phase 4 Rip-up And Reroute | Checksum: 24845a77d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.258 ; gain = 92.926 ; free physical = 14825 ; free virtual = 18694

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2f54567ea

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.273 ; gain = 92.941 ; free physical = 14825 ; free virtual = 18694
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.874 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2806472d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.273 ; gain = 92.941 ; free physical = 14825 ; free virtual = 18694

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2806472d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.281 ; gain = 92.949 ; free physical = 14825 ; free virtual = 18694
Phase 5 Delay and Skew Optimization | Checksum: 2806472d1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.285 ; gain = 92.953 ; free physical = 14825 ; free virtual = 18694

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ca5056e1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.301 ; gain = 92.969 ; free physical = 14825 ; free virtual = 18694
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.874 | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2f11dc88d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.309 ; gain = 92.977 ; free physical = 14825 ; free virtual = 18694
Phase 6 Post Hold Fix | Checksum: 2f11dc88d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.309 ; gain = 92.977 ; free physical = 14825 ; free virtual = 18694

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.68384 %
  Global Horizontal Routing Utilization  = 2.29021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 234c461c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.367 ; gain = 93.035 ; free physical = 14825 ; free virtual = 18694

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 234c461c1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.387 ; gain = 93.055 ; free physical = 14821 ; free virtual = 18690

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180a8a69f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.809 ; gain = 93.477 ; free physical = 14820 ; free virtual = 18689

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.874 | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 180a8a69f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4793.891 ; gain = 93.559 ; free physical = 14820 ; free virtual = 18689
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1202153d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4793.930 ; gain = 93.598 ; free physical = 14820 ; free virtual = 18689

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4793.934 ; gain = 93.602 ; free physical = 14820 ; free virtual = 18689

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4797.879 ; gain = 97.547 ; free physical = 14819 ; free virtual = 18688
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4923.426 ; gain = 0.000 ; free physical = 14597 ; free virtual = 18468
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 19 15:42:06 2025...
