Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 22:57:13 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.238     -120.539                    110                 3627        0.032        0.000                      0                 3627        3.750        0.000                       0                  1491  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.238     -120.539                    110                 3627        0.032        0.000                      0                 3627        3.750        0.000                       0                  1491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          110  Failing Endpoints,  Worst Slack       -6.238ns,  Total Violation     -120.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.238ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.270ns  (logic 8.392ns (51.580%)  route 7.878ns (48.420%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.580 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.580    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.737 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.432    18.168    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.971 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8/O[1]
                         net (fo=5, routed)           0.852    19.824    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8_n_6
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.303    20.127 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9/O
                         net (fo=3, routed)           0.825    20.952    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124    21.076 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_6_comp_1/O
                         net (fo=1, routed)           0.151    21.227    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_6_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124    21.351 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_1__3/O
                         net (fo=1, routed)           0.000    21.351    u_GP_calculator/U_APB_Intf/p_0_in[6]
    SLICE_X3Y38          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.516    14.857    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.031    15.113    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                 -6.238    

Slack (VIOLATED) :        -6.215ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.246ns  (logic 8.572ns (52.764%)  route 7.674ns (47.236%))
  Logic Levels:           28  (CARRY4=18 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.523    19.981    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.310 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=8, routed)           0.202    20.512    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124    20.636 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_2__0/O
                         net (fo=1, routed)           0.567    21.203    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124    21.327 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_1__3/O
                         net (fo=1, routed)           0.000    21.327    u_GP_calculator/U_APB_Intf/p_0_in[7]
    SLICE_X3Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.517    14.858    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.029    15.112    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -21.327    
  -------------------------------------------------------------------
                         slack                                 -6.215    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.271ns  (logic 8.448ns (51.922%)  route 7.823ns (48.078%))
  Logic Levels:           27  (CARRY4=18 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.585    20.044    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.373 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=7, routed)           0.855    21.228    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124    21.352 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.352    u_GP_calculator/U_APB_Intf/p_0_in[4]
    SLICE_X2Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.517    14.858    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    15.164    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -21.352    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.185ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.212ns  (logic 8.392ns (51.763%)  route 7.820ns (48.237%))
  Logic Levels:           27  (CARRY4=18 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.580 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.580    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.737 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.432    18.168    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    18.971 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8/O[1]
                         net (fo=5, routed)           0.852    19.824    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8_n_6
    SLICE_X1Y38          LUT6 (Prop_lut6_I0_O)        0.303    20.127 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9/O
                         net (fo=3, routed)           0.468    20.595    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I0_O)        0.124    20.719 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.451    21.169    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.124    21.293 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.293    u_GP_calculator/U_APB_Intf/p_0_in[5]
    SLICE_X4Y36          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.031    15.109    u_GP_calculator/U_APB_Intf/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -21.293    
  -------------------------------------------------------------------
                         slack                                 -6.185    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.189ns  (logic 8.572ns (52.951%)  route 7.617ns (47.049%))
  Logic Levels:           28  (CARRY4=18 LUT3=5 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.585    20.044    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.373 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=7, routed)           0.487    20.860    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124    20.984 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_4/O
                         net (fo=1, routed)           0.162    21.146    u_GP_calculator/U_APB_Intf/PRDATA[1]_i_4_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124    21.270 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_1__3/O
                         net (fo=1, routed)           0.000    21.270    u_GP_calculator/U_APB_Intf/p_0_in[1]
    SLICE_X2Y38          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.516    14.857    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)        0.081    15.163    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -21.270    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.094ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.123ns  (logic 8.448ns (52.398%)  route 7.675ns (47.602%))
  Logic Levels:           27  (CARRY4=18 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.523    19.981    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X1Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.310 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=8, routed)           0.770    21.080    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.124    21.204 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.204    u_GP_calculator/U_APB_Intf/p_0_in[0]
    SLICE_X4Y37          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.513    14.854    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.031    15.110    u_GP_calculator/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                 -6.094    

Slack (VIOLATED) :        -6.067ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 8.448ns (52.493%)  route 7.646ns (47.507%))
  Logic Levels:           27  (CARRY4=18 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.585    20.044    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.373 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=7, routed)           0.678    21.051    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.124    21.175 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.175    u_GP_calculator/U_APB_Intf/p_0_in[2]
    SLICE_X4Y37          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.513    14.854    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.029    15.108    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.175    
  -------------------------------------------------------------------
                         slack                                 -6.067    

Slack (VIOLATED) :        -6.054ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 8.448ns (52.516%)  route 7.639ns (47.484%))
  Logic Levels:           27  (CARRY4=18 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.560     5.081    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.456     5.537 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/Q
                         net (fo=6, routed)           0.844     6.381    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[4]_repN
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.505 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=25, routed)          0.686     7.190    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_1/O
                         net (fo=2, routed)           0.643     7.957    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[3]
    SLICE_X9Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.342 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.613 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.626     9.240    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.373     9.613 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.613    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.146 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.146    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.263    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.420 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.834    11.253    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.332    11.585 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.585    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.118 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.118    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.235 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.235    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.392 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.618    13.010    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.332    13.342 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.342    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.892 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.892    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.006    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.163 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.592    14.755    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.540 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.654 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.654    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.811 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.776    16.587    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.329    16.916 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.916    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.466 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.466    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.688 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/O[0]
                         net (fo=2, routed)           0.765    18.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_7
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.299    18.752 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12/O
                         net (fo=1, routed)           0.000    18.752    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_12_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.302 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.302    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.459 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.585    20.044    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.329    20.373 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=7, routed)           0.671    21.044    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.124    21.168 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.168    u_GP_calculator/U_APB_Intf/p_0_in[3]
    SLICE_X3Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.517    14.858    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    15.114    u_GP_calculator/U_APB_Intf/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.168    
  -------------------------------------------------------------------
                         slack                                 -6.054    

Slack (VIOLATED) :        -2.145ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.154ns  (logic 5.715ns (47.023%)  route 6.439ns (52.977%))
  Logic Levels:           16  (CARRY4=8 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.551     5.072    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X14Y23         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=15, routed)          1.061     6.611    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[3]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.325     6.936 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     7.626    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.327     7.953 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.953    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.354 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.354    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.688 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.587     9.275    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.332     9.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.586    10.193    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.327    10.520 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.520    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.921 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.921    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.035    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.274 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[2]
                         net (fo=14, routed)          0.988    12.263    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_5
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.302    12.565 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.495    13.060    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.586 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.586    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.920 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.831    14.751    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.303    15.054 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.054    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.592 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.489    16.080    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.310    16.390 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.712    17.102    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124    17.226 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[8]_i_1/O
                         net (fo=1, routed)           0.000    17.226    u_GP_HCSR04/u_HCSR04_buffer/D[8]
    SLICE_X8Y27          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.436    14.777    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          FDCE (Setup_fdce_C_D)        0.079    15.081    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                 -2.145    

Slack (VIOLATED) :        -1.880ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 5.715ns (48.063%)  route 6.176ns (51.937%))
  Logic Levels:           16  (CARRY4=8 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.551     5.072    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X14Y23         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=15, routed)          1.061     6.611    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[3]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.325     6.936 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1/O
                         net (fo=2, routed)           0.690     7.626    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.327     7.953 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.953    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.354 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.354    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.688 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.587     9.275    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X11Y22         LUT3 (Prop_lut3_I0_O)        0.332     9.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.586    10.193    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.327    10.520 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.520    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.921 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.921    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.035    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.274 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[2]
                         net (fo=14, routed)          0.988    12.263    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_5
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.302    12.565 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.495    13.060    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.586 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.586    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.920 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[1]
                         net (fo=3, routed)           0.831    14.751    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_6
    SLICE_X10Y26         LUT4 (Prop_lut4_I1_O)        0.303    15.054 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    15.054    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.592 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.489    16.080    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.310    16.390 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.449    16.839    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    16.963 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000    16.963    u_GP_HCSR04/u_HCSR04_buffer/D[4]
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        1.438    14.779    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDCE (Setup_fdce_C_D)        0.079    15.083    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -16.963    
  -------------------------------------------------------------------
                         slack                                 -1.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.365%)  route 0.223ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Master/temp_wdata_reg_reg[16]/Q
                         net (fo=14, routed)          0.223     1.836    U_RAM/D[16]
    RAMB36_X0Y9          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.879     2.007    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.805    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.261ns (55.886%)  route 0.206ns (44.114%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.594     1.477    u_switchPeriph/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/Q
                         net (fo=1, routed)           0.206     1.824    U_APB_Master/q_reg[31]_2[31]
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  U_APB_Master/q[31]_i_3__2/O
                         net (fo=1, routed)           0.000     1.869    U_APB_Master/q[31]_i_3__2_n_0
    SLICE_X2Y49          MUXF7 (Prop_muxf7_I1_O)      0.075     1.944 r  U_APB_Master/q_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.944    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[31]
    SLICE_X2Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.867     1.994    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDCE (Hold_fdce_C_D)         0.134     1.884    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.284ns (60.233%)  route 0.187ns (39.767%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.596     1.479    u_GP_Timer/U_APB_GP_TimerIntf/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[29]/Q
                         net (fo=1, routed)           0.187     1.831    U_APB_Master/q_reg[31]_3[29]
    SLICE_X6Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.876 r  U_APB_Master/q[29]_i_3__0/O
                         net (fo=1, routed)           0.000     1.876    U_APB_Master/q[29]_i_3__0_n_0
    SLICE_X6Y51          MUXF7 (Prop_muxf7_I1_O)      0.075     1.951 r  U_APB_Master/q_reg[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.951    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[29]
    SLICE_X6Y51          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.863     1.990    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[29]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.134     1.880    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_switchPeriph/U_APB_Intf_GPIO/slv_reg2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.438%)  route 0.209ns (58.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  U_APB_Master/temp_wdata_reg_reg[17]/Q
                         net (fo=14, routed)          0.209     1.806    u_switchPeriph/U_APB_Intf_GPIO/slv_reg0_reg[31]_0[17]
    SLICE_X9Y51          FDCE                                         r  u_switchPeriph/U_APB_Intf_GPIO/slv_reg2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.834     1.962    u_switchPeriph/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  u_switchPeriph/U_APB_Intf_GPIO/slv_reg2_reg[17]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)        -0.006     1.712    u_switchPeriph/U_APB_Intf_GPIO/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.721%)  route 0.161ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.581     1.464    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=67, routed)          0.161     1.766    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD5
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.669    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.721%)  route 0.161ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.581     1.464    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=67, routed)          0.161     1.766    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD5
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.669    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.721%)  route 0.161ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.581     1.464    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=67, routed)          0.161     1.766    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD5
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.669    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.721%)  route 0.161ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.581     1.464    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=67, routed)          0.161     1.766    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD5
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y24          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.669    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_PC/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.866%)  route 0.250ns (66.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.567     1.450    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/Q
                         net (fo=1, routed)           0.250     1.828    U_Core/U_DataPath/U_PC/q_reg[31]_1[27]
    SLICE_X13Y50         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.834     1.962    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[27]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.012     1.730    U_Core/U_DataPath/U_PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.978%)  route 0.141ns (50.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.587     1.470    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GP_UART/u_APB_UARTIntf/slv_reg0_reg[3]/Q
                         net (fo=5, routed)           0.141     1.752    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/DIA
    SLICE_X2Y32          RAMD64E                                      r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1490, routed)        0.858     1.985    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/WCLK
    SLICE_X2Y32          RAMD64E                                      r  u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y32          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.654    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y38   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y40   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y22    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y22    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y22    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y22    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y42   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y42   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK



