Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun  5 16:02:18 2018
| Host         : LAPTOP-NJE0O93L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             248 |          100 |
| Yes          | No                    | No                     |              97 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             219 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal           |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  clk1/clk1/inst/clk_out1 |                                   | vga1/ltOp                                    |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |                                   | vga1/vsync_i_1_n_0                           |                1 |              1 |
| ~clk1/clk1/inst/clk_out1 |                                   |                                              |                1 |              1 |
| ~clk1/clk1/inst/clk_out1 | vga1/O100[9]                      |                                              |                2 |              4 |
| ~clk1/clk1/inst/clk_out1 | image1/addr_ram[3]_i_1_n_0        |                                              |                3 |              4 |
|  clk1/clk1/inst/clk_out1 | image1/red[3]_i_2_n_0             | image1/red[3]_i_1_n_0                        |                5 |              7 |
| ~clk1/clk1/inst/clk_out1 | image1/menu[1]_i_1_n_0            |                                              |                4 |              8 |
|  clk1/clk1/inst/clk_out1 |                                   | vga1/sel                                     |                7 |             10 |
|  clk1/clk1/inst/clk_out1 | vga1/sel                          | vga1/clear                                   |                9 |             10 |
|  clk1/clk1/inst/clk_out1 | image1/tmpadressound              | image1/tmpadressound[9]_i_1_n_0              |                4 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yb1[9]_i_1_n_0             |                                              |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yb2raw[9]_i_1_n_0          |                                              |                4 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yball[9]_i_1_n_0           |                                              |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/score1[4]_i_1_n_0          |                                              |                6 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xb1[9]_i_1_n_0             |                                              |                4 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xball[9]_i_1_n_0           |                                              |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xb2raw[9]_i_1_n_0          |                                              |                3 |             10 |
|  clk1/clk1/inst/clk_out1 | image1/geluid_trigger             |                                              |                5 |             11 |
|  clk1/clk1/inst/clk_out1 |                                   | vga1/red[3]_i_1__0_n_0                       |                4 |             12 |
|  clk1/clk1/inst/clk_out1 | vga1/place_moeilijkheid           | image1/place_moeilijkheidmenu[0]_i_1_n_0     |                8 |             32 |
|  clk1/clk1/inst/clk_out1 | vga1/place_pong                   | image1/place_hoofdmenu[0]_i_1_n_0            |                8 |             32 |
|  clk1/clk1/inst/clk_out1 | vga1/place_pauze                  | image1/place_pauzemenu[0]_i_1_n_0            |                8 |             32 |
|  clk1/clk1/inst/clk_out1 | vga1/place_pauzemenu              | image1/place_pauzemenu[0]_i_1_n_0            |                8 |             32 |
|  clk1/clk1/inst/clk_out1 | image1/place_hoofdmenu[0]_i_2_n_0 | image1/place_hoofdmenu[0]_i_1_n_0            |                8 |             32 |
|  clk1/clk1/inst/clk_out1 | image1/place_moeilijkheidmenu     | image1/place_moeilijkheidmenu[0]_i_1_n_0     |                8 |             32 |
|  clk1/clk1/inst/clk_out1 |                                   |                                              |               49 |             95 |
|  clk1/clk1/inst/clk_out1 |                                   | image1/place_gekozen_moeilijheid[31]_i_1_n_0 |               87 |            224 |
+--------------------------+-----------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                    10 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


