#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 26 21:34:58 2021
# Process ID: 13860
# Current directory: C:/Users/86150/Desktop/ALU_4bits
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14200 C:\Users\86150\Desktop\ALU_4bits\ALU_4bits.xpr
# Log file: C:/Users/86150/Desktop/ALU_4bits/vivado.log
# Journal file: C:/Users/86150/Desktop/ALU_4bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 853.688 ; gain = 116.656
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_4bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_4bits_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.srcs/sim_1/new/ALU_4bits_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_4bits_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ca98ad3157d447a82566ec1897f10e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_4bits_tb_behav xil_defaultlib.ALU_4bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ALU_4bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_4bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_4bits_tb_behav -key {Behavioral:sim_1:Functional:ALU_4bits_tb} -tclbatch {ALU_4bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_4bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  10wrong in test           0
                  70wrong in test           6
                  90wrong in test           8
                 130wrong in test          12
                 160wrong in test          15
                 170wrong in test          16
                 200wrong in test          19
                 230wrong in test          22
                 260wrong in test          25
                 290wrong in test          28
                 310wrong in test          30
                 380wrong in test          37
                 390wrong in test          38
                 400wrong in test          39
                 410wrong in test          40
                 420wrong in test          41
                 430wrong in test          42
                 450wrong in test          44
                 460wrong in test          45
                 470wrong in test          46
                 500wrong in test          49
                 510wrong in test          50
                 530wrong in test          52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_4bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.742 ; gain = 4.012
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Apr 26 21:36:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Apr 26 21:36:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 26 21:38:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/86150/Desktop/ALU_4bits/ALU_4bits.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 21:43:51 2021...
