

================================================================
== Vivado HLS Report for 'filter_multop_operator_ap_fixed_s'
================================================================
* Date:           Tue Mar 27 14:01:28 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      3.93|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     126|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|       0|       0|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      72|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|      72|     126|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+---+----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+-----------------------------+---------+-------+---+----+
    |filter_top_mul_32s_32s_63_7_U10  |filter_top_mul_32s_32s_63_7  |        0|      4|  0|   0|
    |filter_top_mul_32s_32s_63_7_U11  |filter_top_mul_32s_32s_63_7  |        0|      4|  0|   0|
    |filter_top_mul_32s_32s_63_7_U12  |filter_top_mul_32s_32s_63_7  |        0|      4|  0|   0|
    |filter_top_mul_32s_32s_63_7_U13  |filter_top_mul_32s_32s_63_7  |        0|      4|  0|   0|
    +---------------------------------+-----------------------------+---------+-------+---+----+
    |Total                            |                             |        0|     16|  0|   0|
    +---------------------------------+-----------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_146_p2  |     +    |      0|  0|  63|          63|          63|
    |p_Val2_s_fu_130_p2  |     -    |      0|  0|  63|          63|          63|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 126|         126|         126|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7        |   1|   0|    1|          0|
    |p_x_M_imag_V_read_1_reg_174  |  32|   0|   32|          0|
    |p_x_M_real_V_read_1_reg_179  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  72|   0|   72|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_start           |  in |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_done            | out |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_idle            | out |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_ready           | out |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_ce              |  in |    1| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_return_0        | out |   32| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|ap_return_1        | out |   32| ap_ctrl_hs | filter_top_operator*<ap_fixed > | return value |
|p_x_M_real_V_read  |  in |   32|   ap_none  |        p_x_M_real_V_read        |    scalar    |
|p_x_M_imag_V_read  |  in |   32|   ap_none  |        p_x_M_imag_V_read        |    scalar    |
|p_y_address0       | out |   11|  ap_memory |               p_y               |     array    |
|p_y_ce0            | out |    1|  ap_memory |               p_y               |     array    |
|p_y_q0             |  in |   64|  ap_memory |               p_y               |     array    |
|tmp1               |  in |   12|   ap_none  |               tmp1              |    scalar    |
+-------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tmp1_read [1/1] 0.00ns
:0  %tmp1_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %tmp1)

ST_1: p_x_M_imag_V_read_1 [1/1] 0.00ns
:1  %p_x_M_imag_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_x_M_imag_V_read)

ST_1: p_x_M_real_V_read_1 [1/1] 0.00ns
:2  %p_x_M_real_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_x_M_real_V_read)

ST_1: tmp1_cast [1/1] 0.00ns
:3  %tmp1_cast = zext i12 %tmp1_read to i64

ST_1: p_y_addr [1/1] 0.00ns
:6  %p_y_addr = getelementptr [2048 x i64]* %p_y, i64 0, i64 %tmp1_cast

ST_1: p_y_load [2/2] 2.39ns
:7  %p_y_load = load i64* %p_y_addr, align 8


 <State 2>: 3.93ns
ST_2: p_y_load [1/2] 2.39ns
:7  %p_y_load = load i64* %p_y_addr, align 8

ST_2: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i64 %p_y_load to i32

ST_2: tmp [1/1] 0.00ns
:9  %tmp = sext i32 %tmp_4 to i63

ST_2: tmp_1 [1/1] 0.00ns
:10  %tmp_1 = sext i32 %p_x_M_real_V_read_1 to i63

ST_2: p_y_M_imag_V_load_new [1/1] 0.00ns
:11  %p_y_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_y_load, i32 32, i32 63)

ST_2: tmp_2 [1/1] 0.00ns
:12  %tmp_2 = sext i32 %p_y_M_imag_V_load_new to i63

ST_2: tmp_3 [1/1] 0.00ns
:13  %tmp_3 = sext i32 %p_x_M_imag_V_read_1 to i63

ST_2: tmp_cast [7/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_2: tmp_6_cast [7/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_2: tmp_cast_26 [7/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_2: tmp_14_cast [7/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 3>: 1.54ns
ST_3: tmp_cast [6/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_3: tmp_6_cast [6/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_3: tmp_cast_26 [6/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_3: tmp_14_cast [6/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 4>: 1.54ns
ST_4: tmp_cast [5/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_4: tmp_6_cast [5/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_4: tmp_cast_26 [5/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_4: tmp_14_cast [5/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 5>: 1.54ns
ST_5: tmp_cast [4/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_5: tmp_6_cast [4/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_5: tmp_cast_26 [4/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_5: tmp_14_cast [4/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 6>: 1.54ns
ST_6: tmp_cast [3/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_6: tmp_6_cast [3/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_6: tmp_cast_26 [3/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_6: tmp_14_cast [3/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 7>: 1.54ns
ST_7: tmp_cast [2/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_7: tmp_6_cast [2/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_7: tmp_cast_26 [2/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_7: tmp_14_cast [2/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3


 <State 8>: 3.62ns
ST_8: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %p_y, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: stg_47 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %p_y, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: tmp_cast [1/7] 1.54ns
:14  %tmp_cast = mul i63 %tmp, %tmp_1

ST_8: tmp_6_cast [1/7] 1.54ns
:15  %tmp_6_cast = mul i63 %tmp_2, %tmp_3

ST_8: p_Val2_s [1/1] 2.08ns
:16  %p_Val2_s = sub i63 %tmp_cast, %tmp_6_cast

ST_8: p_r_M_real_V [1/1] 0.00ns
:17  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_8: tmp_cast_26 [1/7] 1.54ns
:18  %tmp_cast_26 = mul i63 %tmp_2, %tmp_1

ST_8: tmp_14_cast [1/7] 1.54ns
:19  %tmp_14_cast = mul i63 %tmp, %tmp_3

ST_8: p_Val2_1 [1/1] 2.08ns
:20  %p_Val2_1 = add i63 %tmp_cast_26, %tmp_14_cast

ST_8: p_r_M_imag_V [1/1] 0.00ns
:21  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)

ST_8: mrv [1/1] 0.00ns
:22  %mrv = insertvalue { i32, i32 } undef, i32 %p_r_M_real_V, 0

ST_8: mrv_1 [1/1] 0.00ns
:23  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_r_M_imag_V, 1

ST_8: stg_58 [1/1] 0.00ns
:24  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_x_M_real_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x32da0d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_x_M_imag_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x42d4c90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3852b00; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cad700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp1_read             (read         ) [ 000000000]
p_x_M_imag_V_read_1   (read         ) [ 011000000]
p_x_M_real_V_read_1   (read         ) [ 011000000]
tmp1_cast             (zext         ) [ 000000000]
p_y_addr              (getelementptr) [ 011000000]
p_y_load              (load         ) [ 000000000]
tmp_4                 (trunc        ) [ 000000000]
tmp                   (sext         ) [ 010111111]
tmp_1                 (sext         ) [ 010111111]
p_y_M_imag_V_load_new (partselect   ) [ 000000000]
tmp_2                 (sext         ) [ 010111111]
tmp_3                 (sext         ) [ 010111111]
stg_46                (specmemcore  ) [ 000000000]
stg_47                (specinterface) [ 000000000]
tmp_cast              (mul          ) [ 000000000]
tmp_6_cast            (mul          ) [ 000000000]
p_Val2_s              (sub          ) [ 000000000]
p_r_M_real_V          (partselect   ) [ 000000000]
tmp_cast_26           (mul          ) [ 000000000]
tmp_14_cast           (mul          ) [ 000000000]
p_Val2_1              (add          ) [ 000000000]
p_r_M_imag_V          (partselect   ) [ 000000000]
mrv                   (insertvalue  ) [ 000000000]
mrv_1                 (insertvalue  ) [ 000000000]
stg_58                (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_x_M_real_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_real_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_x_M_imag_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x_M_imag_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp1_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="12" slack="0"/>
<pin id="44" dir="0" index="1" bw="12" slack="0"/>
<pin id="45" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_x_M_imag_V_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_x_M_imag_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_x_M_real_V_read_1_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_x_M_real_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_y_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_y_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp1_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_y_M_imag_V_load_new_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="0" index="3" bw="7" slack="0"/>
<pin id="94" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_y_M_imag_V_load_new/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_cast_26/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_14_cast/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="63" slack="0"/>
<pin id="132" dir="0" index="1" bw="63" slack="0"/>
<pin id="133" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_r_M_real_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="63" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_real_V/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Val2_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="63" slack="0"/>
<pin id="148" dir="0" index="1" bw="63" slack="0"/>
<pin id="149" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_r_M_imag_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="63" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="7" slack="0"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_M_imag_V/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mrv_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mrv_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/8 "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_x_M_imag_V_read_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_imag_V_read_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_x_M_real_V_read_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_real_V_read_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_y_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="1"/>
<pin id="186" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_y_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="63" slack="1"/>
<pin id="191" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="63" slack="1"/>
<pin id="197" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="63" slack="1"/>
<pin id="203" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_3_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="63" slack="1"/>
<pin id="209" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="42" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="81"><net_src comp="67" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="67" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="102"><net_src comp="89" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="82" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="86" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="99" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="103" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="99" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="86" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="82" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="103" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="106" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="112" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="118" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="136" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="152" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="48" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="182"><net_src comp="54" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="187"><net_src comp="60" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="192"><net_src comp="82" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="198"><net_src comp="86" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="204"><net_src comp="99" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="210"><net_src comp="103" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_x_M_real_V_read | {}
	Port: p_x_M_imag_V_read | {}
	Port: p_y | {}
	Port: tmp1 | {}
  - Chain level:
	State 1
		p_y_addr : 1
		p_y_load : 2
	State 2
		tmp_4 : 1
		tmp : 2
		p_y_M_imag_V_load_new : 1
		tmp_2 : 2
		tmp_cast : 3
		tmp_6_cast : 3
		tmp_cast_26 : 3
		tmp_14_cast : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		p_Val2_s : 1
		p_r_M_real_V : 2
		p_Val2_1 : 1
		p_r_M_imag_V : 2
		mrv : 3
		mrv_1 : 4
		stg_58 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         p_Val2_s_fu_130        |    0    |    0    |    63   |
|----------|--------------------------------|---------|---------|---------|
|    add   |         p_Val2_1_fu_146        |    0    |    0    |    63   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_106           |    4    |    0    |    0    |
|    mul   |           grp_fu_112           |    4    |    0    |    0    |
|          |           grp_fu_118           |    4    |    0    |    0    |
|          |           grp_fu_124           |    4    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      tmp1_read_read_fu_42      |    0    |    0    |    0    |
|   read   | p_x_M_imag_V_read_1_read_fu_48 |    0    |    0    |    0    |
|          | p_x_M_real_V_read_1_read_fu_54 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |         tmp1_cast_fu_73        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |           tmp_4_fu_78          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |            tmp_fu_82           |    0    |    0    |    0    |
|   sext   |           tmp_1_fu_86          |    0    |    0    |    0    |
|          |           tmp_2_fu_99          |    0    |    0    |    0    |
|          |          tmp_3_fu_103          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |   p_y_M_imag_V_load_new_fu_89  |    0    |    0    |    0    |
|partselect|       p_r_M_real_V_fu_136      |    0    |    0    |    0    |
|          |       p_r_M_imag_V_fu_152      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_162           |    0    |    0    |    0    |
|          |          mrv_1_fu_168          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |    0    |   126   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|p_x_M_imag_V_read_1_reg_174|   32   |
|p_x_M_real_V_read_1_reg_179|   32   |
|      p_y_addr_reg_184     |   11   |
|       tmp_1_reg_195       |   63   |
|       tmp_2_reg_201       |   63   |
|       tmp_3_reg_207       |   63   |
|        tmp_reg_189        |   63   |
+---------------------------+--------+
|           Total           |   327  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  11  |   22   ||    11   |
|    grp_fu_106    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_106    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_112    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_112    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_118    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_118    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_124    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_124    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   534  ||  8.028  ||   267   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   267  |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |   327  |   393  |
+-----------+--------+--------+--------+--------+
