vendor_name = ModelSim
source_file = 1, C:/group9/lab3/SevenHexDecoder2.sv
source_file = 1, C:/group9/lab3/SevenHexDecoder1.sv
source_file = 1, C:/group9/lab3/display.sv
source_file = 1, C:/group9/lab3/Addr2Time.sv
source_file = 1, C:/group9/lab3/Top.sv
source_file = 1, C:/group9/lab1/DE2_115/Debounce.sv
source_file = 1, C:/group9/lab3/play_v1.sv
source_file = 1, C:/group9/lab3/DSP.sv
source_file = 1, C:/group9/lab3/record.sv
source_file = 1, C:/group9/lab3/I2cSender.sv
source_file = 1, C:/group9/lab3/I2cInitial.sv
source_file = 1, C:/group9/lab1/DE2_115/SevenHexDecoder.sv
source_file = 1, C:/group9/lab3/DE2_115/DE2_115.sv
source_file = 1, C:/group9/lab1/DE2_115/DE2_115.sdc
source_file = 1, C:/group9/lab3/qsys/synthesis/clk.v
source_file = 1, C:/group9/lab3/qsys/synthesis/clk.qip
source_file = 1, C:/group9/lab3/qsys/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/group9/lab3/qsys/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/group9/lab3/qsys/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/group9/lab3/qsys/synthesis/submodules/clk_altpll_0.v
source_file = 1, C:/group9/lab3/db/DE2_115.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/group9/lab3/db/lpm_divide_s0p.tdf
source_file = 1, C:/group9/lab3/db/abs_divider_nbg.tdf
source_file = 1, C:/group9/lab3/db/alt_u_div_c7f.tdf
source_file = 1, C:/group9/lab3/db/add_sub_7pc.tdf
source_file = 1, C:/group9/lab3/db/add_sub_8pc.tdf
source_file = 1, C:/group9/lab3/db/lpm_abs_3v9.tdf
source_file = 1, C:/group9/lab3/db/lpm_abs_k0a.tdf
design_name = DE2_115
instance = comp, \SMA_CLKOUT~output , SMA_CLKOUT~output, DE2_115, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, DE2_115, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, DE2_115, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, DE2_115, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, DE2_115, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, DE2_115, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, DE2_115, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, DE2_115, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, DE2_115, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, DE2_115, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE2_115, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE2_115, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE2_115, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE2_115, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE2_115, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE2_115, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE2_115, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE2_115, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE2_115, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE2_115, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, DE2_115, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, DE2_115, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, DE2_115, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, DE2_115, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, DE2_115, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, DE2_115, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, DE2_115, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, DE2_115, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE2_115, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE2_115, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE2_115, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE2_115, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE2_115, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE2_115, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE2_115, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE2_115, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE2_115, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE2_115, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE2_115, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE2_115, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE2_115, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE2_115, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE2_115, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE2_115, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE2_115, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE2_115, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE2_115, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE2_115, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE2_115, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE2_115, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE2_115, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE2_115, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE2_115, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE2_115, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE2_115, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE2_115, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE2_115, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE2_115, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE2_115, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE2_115, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE2_115, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE2_115, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE2_115, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE2_115, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE2_115, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE2_115, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE2_115, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE2_115, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE2_115, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE2_115, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, DE2_115, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, DE2_115, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, DE2_115, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, DE2_115, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, DE2_115, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, DE2_115, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, DE2_115, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, DE2_115, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, DE2_115, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, DE2_115, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, DE2_115, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, DE2_115, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, DE2_115, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, DE2_115, 1
instance = comp, \LCD_BLON~output , LCD_BLON~output, DE2_115, 1
instance = comp, \LCD_EN~output , LCD_EN~output, DE2_115, 1
instance = comp, \LCD_ON~output , LCD_ON~output, DE2_115, 1
instance = comp, \LCD_RS~output , LCD_RS~output, DE2_115, 1
instance = comp, \LCD_RW~output , LCD_RW~output, DE2_115, 1
instance = comp, \UART_CTS~output , UART_CTS~output, DE2_115, 1
instance = comp, \UART_TXD~output , UART_TXD~output, DE2_115, 1
instance = comp, \SD_CLK~output , SD_CLK~output, DE2_115, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE2_115, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE2_115, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE2_115, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE2_115, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE2_115, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE2_115, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE2_115, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE2_115, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE2_115, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE2_115, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE2_115, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE2_115, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE2_115, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE2_115, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE2_115, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE2_115, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE2_115, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE2_115, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE2_115, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE2_115, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE2_115, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE2_115, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE2_115, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE2_115, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE2_115, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE2_115, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE2_115, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE2_115, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE2_115, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE2_115, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE2_115, 1
instance = comp, \EEP_I2C_SCLK~output , EEP_I2C_SCLK~output, DE2_115, 1
instance = comp, \I2C_SCLK~output , I2C_SCLK~output, DE2_115, 1
instance = comp, \ENET0_GTX_CLK~output , ENET0_GTX_CLK~output, DE2_115, 1
instance = comp, \ENET0_MDC~output , ENET0_MDC~output, DE2_115, 1
instance = comp, \ENET0_RST_N~output , ENET0_RST_N~output, DE2_115, 1
instance = comp, \ENET0_TX_DATA[0]~output , ENET0_TX_DATA[0]~output, DE2_115, 1
instance = comp, \ENET0_TX_DATA[1]~output , ENET0_TX_DATA[1]~output, DE2_115, 1
instance = comp, \ENET0_TX_DATA[2]~output , ENET0_TX_DATA[2]~output, DE2_115, 1
instance = comp, \ENET0_TX_DATA[3]~output , ENET0_TX_DATA[3]~output, DE2_115, 1
instance = comp, \ENET0_TX_EN~output , ENET0_TX_EN~output, DE2_115, 1
instance = comp, \ENET0_TX_ER~output , ENET0_TX_ER~output, DE2_115, 1
instance = comp, \ENET1_GTX_CLK~output , ENET1_GTX_CLK~output, DE2_115, 1
instance = comp, \ENET1_MDC~output , ENET1_MDC~output, DE2_115, 1
instance = comp, \ENET1_RST_N~output , ENET1_RST_N~output, DE2_115, 1
instance = comp, \ENET1_TX_DATA[0]~output , ENET1_TX_DATA[0]~output, DE2_115, 1
instance = comp, \ENET1_TX_DATA[1]~output , ENET1_TX_DATA[1]~output, DE2_115, 1
instance = comp, \ENET1_TX_DATA[2]~output , ENET1_TX_DATA[2]~output, DE2_115, 1
instance = comp, \ENET1_TX_DATA[3]~output , ENET1_TX_DATA[3]~output, DE2_115, 1
instance = comp, \ENET1_TX_EN~output , ENET1_TX_EN~output, DE2_115, 1
instance = comp, \ENET1_TX_ER~output , ENET1_TX_ER~output, DE2_115, 1
instance = comp, \TD_RESET_N~output , TD_RESET_N~output, DE2_115, 1
instance = comp, \OTG_ADDR[0]~output , OTG_ADDR[0]~output, DE2_115, 1
instance = comp, \OTG_ADDR[1]~output , OTG_ADDR[1]~output, DE2_115, 1
instance = comp, \OTG_CS_N~output , OTG_CS_N~output, DE2_115, 1
instance = comp, \OTG_WR_N~output , OTG_WR_N~output, DE2_115, 1
instance = comp, \OTG_RD_N~output , OTG_RD_N~output, DE2_115, 1
instance = comp, \OTG_RST_N~output , OTG_RST_N~output, DE2_115, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, DE2_115, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, DE2_115, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, DE2_115, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, DE2_115, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, DE2_115, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, DE2_115, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, DE2_115, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, DE2_115, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, DE2_115, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, DE2_115, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, DE2_115, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, DE2_115, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, DE2_115, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, DE2_115, 1
instance = comp, \SRAM_ADDR[0]~output , SRAM_ADDR[0]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[1]~output , SRAM_ADDR[1]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[2]~output , SRAM_ADDR[2]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[3]~output , SRAM_ADDR[3]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[4]~output , SRAM_ADDR[4]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[5]~output , SRAM_ADDR[5]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[6]~output , SRAM_ADDR[6]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[7]~output , SRAM_ADDR[7]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[8]~output , SRAM_ADDR[8]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[9]~output , SRAM_ADDR[9]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[10]~output , SRAM_ADDR[10]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[11]~output , SRAM_ADDR[11]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[12]~output , SRAM_ADDR[12]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[13]~output , SRAM_ADDR[13]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[14]~output , SRAM_ADDR[14]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[15]~output , SRAM_ADDR[15]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[16]~output , SRAM_ADDR[16]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[17]~output , SRAM_ADDR[17]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[18]~output , SRAM_ADDR[18]~output, DE2_115, 1
instance = comp, \SRAM_ADDR[19]~output , SRAM_ADDR[19]~output, DE2_115, 1
instance = comp, \SRAM_CE_N~output , SRAM_CE_N~output, DE2_115, 1
instance = comp, \SRAM_LB_N~output , SRAM_LB_N~output, DE2_115, 1
instance = comp, \SRAM_OE_N~output , SRAM_OE_N~output, DE2_115, 1
instance = comp, \SRAM_UB_N~output , SRAM_UB_N~output, DE2_115, 1
instance = comp, \SRAM_WE_N~output , SRAM_WE_N~output, DE2_115, 1
instance = comp, \FL_ADDR[0]~output , FL_ADDR[0]~output, DE2_115, 1
instance = comp, \FL_ADDR[1]~output , FL_ADDR[1]~output, DE2_115, 1
instance = comp, \FL_ADDR[2]~output , FL_ADDR[2]~output, DE2_115, 1
instance = comp, \FL_ADDR[3]~output , FL_ADDR[3]~output, DE2_115, 1
instance = comp, \FL_ADDR[4]~output , FL_ADDR[4]~output, DE2_115, 1
instance = comp, \FL_ADDR[5]~output , FL_ADDR[5]~output, DE2_115, 1
instance = comp, \FL_ADDR[6]~output , FL_ADDR[6]~output, DE2_115, 1
instance = comp, \FL_ADDR[7]~output , FL_ADDR[7]~output, DE2_115, 1
instance = comp, \FL_ADDR[8]~output , FL_ADDR[8]~output, DE2_115, 1
instance = comp, \FL_ADDR[9]~output , FL_ADDR[9]~output, DE2_115, 1
instance = comp, \FL_ADDR[10]~output , FL_ADDR[10]~output, DE2_115, 1
instance = comp, \FL_ADDR[11]~output , FL_ADDR[11]~output, DE2_115, 1
instance = comp, \FL_ADDR[12]~output , FL_ADDR[12]~output, DE2_115, 1
instance = comp, \FL_ADDR[13]~output , FL_ADDR[13]~output, DE2_115, 1
instance = comp, \FL_ADDR[14]~output , FL_ADDR[14]~output, DE2_115, 1
instance = comp, \FL_ADDR[15]~output , FL_ADDR[15]~output, DE2_115, 1
instance = comp, \FL_ADDR[16]~output , FL_ADDR[16]~output, DE2_115, 1
instance = comp, \FL_ADDR[17]~output , FL_ADDR[17]~output, DE2_115, 1
instance = comp, \FL_ADDR[18]~output , FL_ADDR[18]~output, DE2_115, 1
instance = comp, \FL_ADDR[19]~output , FL_ADDR[19]~output, DE2_115, 1
instance = comp, \FL_ADDR[20]~output , FL_ADDR[20]~output, DE2_115, 1
instance = comp, \FL_ADDR[21]~output , FL_ADDR[21]~output, DE2_115, 1
instance = comp, \FL_ADDR[22]~output , FL_ADDR[22]~output, DE2_115, 1
instance = comp, \FL_CE_N~output , FL_CE_N~output, DE2_115, 1
instance = comp, \FL_OE_N~output , FL_OE_N~output, DE2_115, 1
instance = comp, \FL_RST_N~output , FL_RST_N~output, DE2_115, 1
instance = comp, \FL_WE_N~output , FL_WE_N~output, DE2_115, 1
instance = comp, \FL_WP_N~output , FL_WP_N~output, DE2_115, 1
instance = comp, \HSMC_CLKOUT_P1~output , HSMC_CLKOUT_P1~output, DE2_115, 1
instance = comp, \HSMC_CLKOUT_P2~output , HSMC_CLKOUT_P2~output, DE2_115, 1
instance = comp, \HSMC_CLKOUT0~output , HSMC_CLKOUT0~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[0]~output , HSMC_TX_D_P[0]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[1]~output , HSMC_TX_D_P[1]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[2]~output , HSMC_TX_D_P[2]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[3]~output , HSMC_TX_D_P[3]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[4]~output , HSMC_TX_D_P[4]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[5]~output , HSMC_TX_D_P[5]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[6]~output , HSMC_TX_D_P[6]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[7]~output , HSMC_TX_D_P[7]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[8]~output , HSMC_TX_D_P[8]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[9]~output , HSMC_TX_D_P[9]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[10]~output , HSMC_TX_D_P[10]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[11]~output , HSMC_TX_D_P[11]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[12]~output , HSMC_TX_D_P[12]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[13]~output , HSMC_TX_D_P[13]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[14]~output , HSMC_TX_D_P[14]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[15]~output , HSMC_TX_D_P[15]~output, DE2_115, 1
instance = comp, \HSMC_TX_D_P[16]~output , HSMC_TX_D_P[16]~output, DE2_115, 1
instance = comp, \LCD_DATA[0]~output , LCD_DATA[0]~output, DE2_115, 1
instance = comp, \LCD_DATA[1]~output , LCD_DATA[1]~output, DE2_115, 1
instance = comp, \LCD_DATA[2]~output , LCD_DATA[2]~output, DE2_115, 1
instance = comp, \LCD_DATA[3]~output , LCD_DATA[3]~output, DE2_115, 1
instance = comp, \LCD_DATA[4]~output , LCD_DATA[4]~output, DE2_115, 1
instance = comp, \LCD_DATA[5]~output , LCD_DATA[5]~output, DE2_115, 1
instance = comp, \LCD_DATA[6]~output , LCD_DATA[6]~output, DE2_115, 1
instance = comp, \LCD_DATA[7]~output , LCD_DATA[7]~output, DE2_115, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE2_115, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE2_115, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE2_115, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE2_115, 1
instance = comp, \SD_CMD~output , SD_CMD~output, DE2_115, 1
instance = comp, \SD_DAT[0]~output , SD_DAT[0]~output, DE2_115, 1
instance = comp, \SD_DAT[1]~output , SD_DAT[1]~output, DE2_115, 1
instance = comp, \SD_DAT[2]~output , SD_DAT[2]~output, DE2_115, 1
instance = comp, \SD_DAT[3]~output , SD_DAT[3]~output, DE2_115, 1
instance = comp, \EEP_I2C_SDAT~output , EEP_I2C_SDAT~output, DE2_115, 1
instance = comp, \OTG_DATA[0]~output , OTG_DATA[0]~output, DE2_115, 1
instance = comp, \OTG_DATA[1]~output , OTG_DATA[1]~output, DE2_115, 1
instance = comp, \OTG_DATA[2]~output , OTG_DATA[2]~output, DE2_115, 1
instance = comp, \OTG_DATA[3]~output , OTG_DATA[3]~output, DE2_115, 1
instance = comp, \OTG_DATA[4]~output , OTG_DATA[4]~output, DE2_115, 1
instance = comp, \OTG_DATA[5]~output , OTG_DATA[5]~output, DE2_115, 1
instance = comp, \OTG_DATA[6]~output , OTG_DATA[6]~output, DE2_115, 1
instance = comp, \OTG_DATA[7]~output , OTG_DATA[7]~output, DE2_115, 1
instance = comp, \OTG_DATA[8]~output , OTG_DATA[8]~output, DE2_115, 1
instance = comp, \OTG_DATA[9]~output , OTG_DATA[9]~output, DE2_115, 1
instance = comp, \OTG_DATA[10]~output , OTG_DATA[10]~output, DE2_115, 1
instance = comp, \OTG_DATA[11]~output , OTG_DATA[11]~output, DE2_115, 1
instance = comp, \OTG_DATA[12]~output , OTG_DATA[12]~output, DE2_115, 1
instance = comp, \OTG_DATA[13]~output , OTG_DATA[13]~output, DE2_115, 1
instance = comp, \OTG_DATA[14]~output , OTG_DATA[14]~output, DE2_115, 1
instance = comp, \OTG_DATA[15]~output , OTG_DATA[15]~output, DE2_115, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, DE2_115, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, DE2_115, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, DE2_115, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, DE2_115, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, DE2_115, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, DE2_115, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, DE2_115, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, DE2_115, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, DE2_115, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, DE2_115, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, DE2_115, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, DE2_115, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, DE2_115, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, DE2_115, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, DE2_115, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, DE2_115, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, DE2_115, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, DE2_115, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, DE2_115, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, DE2_115, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, DE2_115, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, DE2_115, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, DE2_115, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, DE2_115, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, DE2_115, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, DE2_115, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, DE2_115, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, DE2_115, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, DE2_115, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, DE2_115, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, DE2_115, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, DE2_115, 1
instance = comp, \FL_DQ[0]~output , FL_DQ[0]~output, DE2_115, 1
instance = comp, \FL_DQ[1]~output , FL_DQ[1]~output, DE2_115, 1
instance = comp, \FL_DQ[2]~output , FL_DQ[2]~output, DE2_115, 1
instance = comp, \FL_DQ[3]~output , FL_DQ[3]~output, DE2_115, 1
instance = comp, \FL_DQ[4]~output , FL_DQ[4]~output, DE2_115, 1
instance = comp, \FL_DQ[5]~output , FL_DQ[5]~output, DE2_115, 1
instance = comp, \FL_DQ[6]~output , FL_DQ[6]~output, DE2_115, 1
instance = comp, \FL_DQ[7]~output , FL_DQ[7]~output, DE2_115, 1
instance = comp, \GPIO[0]~output , GPIO[0]~output, DE2_115, 1
instance = comp, \GPIO[1]~output , GPIO[1]~output, DE2_115, 1
instance = comp, \GPIO[2]~output , GPIO[2]~output, DE2_115, 1
instance = comp, \GPIO[3]~output , GPIO[3]~output, DE2_115, 1
instance = comp, \GPIO[4]~output , GPIO[4]~output, DE2_115, 1
instance = comp, \GPIO[5]~output , GPIO[5]~output, DE2_115, 1
instance = comp, \GPIO[6]~output , GPIO[6]~output, DE2_115, 1
instance = comp, \GPIO[7]~output , GPIO[7]~output, DE2_115, 1
instance = comp, \GPIO[8]~output , GPIO[8]~output, DE2_115, 1
instance = comp, \GPIO[9]~output , GPIO[9]~output, DE2_115, 1
instance = comp, \GPIO[10]~output , GPIO[10]~output, DE2_115, 1
instance = comp, \GPIO[11]~output , GPIO[11]~output, DE2_115, 1
instance = comp, \GPIO[12]~output , GPIO[12]~output, DE2_115, 1
instance = comp, \GPIO[13]~output , GPIO[13]~output, DE2_115, 1
instance = comp, \GPIO[14]~output , GPIO[14]~output, DE2_115, 1
instance = comp, \GPIO[15]~output , GPIO[15]~output, DE2_115, 1
instance = comp, \GPIO[16]~output , GPIO[16]~output, DE2_115, 1
instance = comp, \GPIO[17]~output , GPIO[17]~output, DE2_115, 1
instance = comp, \GPIO[18]~output , GPIO[18]~output, DE2_115, 1
instance = comp, \GPIO[19]~output , GPIO[19]~output, DE2_115, 1
instance = comp, \GPIO[20]~output , GPIO[20]~output, DE2_115, 1
instance = comp, \GPIO[21]~output , GPIO[21]~output, DE2_115, 1
instance = comp, \GPIO[22]~output , GPIO[22]~output, DE2_115, 1
instance = comp, \GPIO[23]~output , GPIO[23]~output, DE2_115, 1
instance = comp, \GPIO[24]~output , GPIO[24]~output, DE2_115, 1
instance = comp, \GPIO[25]~output , GPIO[25]~output, DE2_115, 1
instance = comp, \GPIO[26]~output , GPIO[26]~output, DE2_115, 1
instance = comp, \GPIO[27]~output , GPIO[27]~output, DE2_115, 1
instance = comp, \GPIO[28]~output , GPIO[28]~output, DE2_115, 1
instance = comp, \GPIO[29]~output , GPIO[29]~output, DE2_115, 1
instance = comp, \GPIO[30]~output , GPIO[30]~output, DE2_115, 1
instance = comp, \GPIO[31]~output , GPIO[31]~output, DE2_115, 1
instance = comp, \GPIO[32]~output , GPIO[32]~output, DE2_115, 1
instance = comp, \GPIO[33]~output , GPIO[33]~output, DE2_115, 1
instance = comp, \GPIO[34]~output , GPIO[34]~output, DE2_115, 1
instance = comp, \GPIO[35]~output , GPIO[35]~output, DE2_115, 1
instance = comp, \HSMC_D[0]~output , HSMC_D[0]~output, DE2_115, 1
instance = comp, \HSMC_D[1]~output , HSMC_D[1]~output, DE2_115, 1
instance = comp, \HSMC_D[2]~output , HSMC_D[2]~output, DE2_115, 1
instance = comp, \HSMC_D[3]~output , HSMC_D[3]~output, DE2_115, 1
instance = comp, \EX_IO[0]~output , EX_IO[0]~output, DE2_115, 1
instance = comp, \EX_IO[1]~output , EX_IO[1]~output, DE2_115, 1
instance = comp, \EX_IO[2]~output , EX_IO[2]~output, DE2_115, 1
instance = comp, \EX_IO[3]~output , EX_IO[3]~output, DE2_115, 1
instance = comp, \EX_IO[4]~output , EX_IO[4]~output, DE2_115, 1
instance = comp, \EX_IO[5]~output , EX_IO[5]~output, DE2_115, 1
instance = comp, \EX_IO[6]~output , EX_IO[6]~output, DE2_115, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE2_115, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE2_115, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE2_115, 1
instance = comp, \I2C_SDAT~output , I2C_SDAT~output, DE2_115, 1
instance = comp, \SRAM_DQ[0]~output , SRAM_DQ[0]~output, DE2_115, 1
instance = comp, \SRAM_DQ[1]~output , SRAM_DQ[1]~output, DE2_115, 1
instance = comp, \SRAM_DQ[2]~output , SRAM_DQ[2]~output, DE2_115, 1
instance = comp, \SRAM_DQ[3]~output , SRAM_DQ[3]~output, DE2_115, 1
instance = comp, \SRAM_DQ[4]~output , SRAM_DQ[4]~output, DE2_115, 1
instance = comp, \SRAM_DQ[5]~output , SRAM_DQ[5]~output, DE2_115, 1
instance = comp, \SRAM_DQ[6]~output , SRAM_DQ[6]~output, DE2_115, 1
instance = comp, \SRAM_DQ[7]~output , SRAM_DQ[7]~output, DE2_115, 1
instance = comp, \SRAM_DQ[8]~output , SRAM_DQ[8]~output, DE2_115, 1
instance = comp, \SRAM_DQ[9]~output , SRAM_DQ[9]~output, DE2_115, 1
instance = comp, \SRAM_DQ[10]~output , SRAM_DQ[10]~output, DE2_115, 1
instance = comp, \SRAM_DQ[11]~output , SRAM_DQ[11]~output, DE2_115, 1
instance = comp, \SRAM_DQ[12]~output , SRAM_DQ[12]~output, DE2_115, 1
instance = comp, \SRAM_DQ[13]~output , SRAM_DQ[13]~output, DE2_115, 1
instance = comp, \SRAM_DQ[14]~output , SRAM_DQ[14]~output, DE2_115, 1
instance = comp, \SRAM_DQ[15]~output , SRAM_DQ[15]~output, DE2_115, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE2_115, 1
instance = comp, \clk1|altpll_0|sd1|pll7 , clk1|altpll_0|sd1|pll7, DE2_115, 1
instance = comp, \clk1|altpll_0|sd1|wire_pll7_clk[0]~clkctrl , clk1|altpll_0|sd1|wire_pll7_clk[0]~clkctrl, DE2_115, 1
instance = comp, \I2cS|Mux28~0 , I2cS|Mux28~0, DE2_115, 1
instance = comp, \I2cS|always0~1 , I2cS|always0~1, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[3]~2 , I2cS|eightCounter_r[3]~2, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[3]~6 , I2cS|eightCounter_r[3]~6, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[1]~5 , I2cS|eightCounter_r[1]~5, DE2_115, 1
instance = comp, \I2cI|Selector3~0 , I2cI|Selector3~0, DE2_115, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE2_115, 1
instance = comp, \d0|counter_w[0]~2 , d0|counter_w[0]~2, DE2_115, 1
instance = comp, \d0|counter_r[0] , d0|counter_r[0], DE2_115, 1
instance = comp, \d0|counter_w[1]~1 , d0|counter_w[1]~1, DE2_115, 1
instance = comp, \d0|counter_r[1] , d0|counter_r[1], DE2_115, 1
instance = comp, \d0|o_debounced_w~0 , d0|o_debounced_w~0, DE2_115, 1
instance = comp, \d0|o_debounced_r , d0|o_debounced_r, DE2_115, 1
instance = comp, \d0|always0~0 , d0|always0~0, DE2_115, 1
instance = comp, \d0|counter_w[2]~0 , d0|counter_w[2]~0, DE2_115, 1
instance = comp, \d0|counter_r[2] , d0|counter_r[2], DE2_115, 1
instance = comp, \d0|pos_w , d0|pos_w, DE2_115, 1
instance = comp, \d0|pos_r , d0|pos_r, DE2_115, 1
instance = comp, \I2cI|Selector8~0 , I2cI|Selector8~0, DE2_115, 1
instance = comp, \d0|neg_w , d0|neg_w, DE2_115, 1
instance = comp, \d0|neg_r , d0|neg_r, DE2_115, 1
instance = comp, \I2cI|state_r.IDLE , I2cI|state_r.IDLE, DE2_115, 1
instance = comp, \I2cS|finish_w~4 , I2cS|finish_w~4, DE2_115, 1
instance = comp, \I2cS|finish_r , I2cS|finish_r, DE2_115, 1
instance = comp, \I2cI|Add0~0 , I2cI|Add0~0, DE2_115, 1
instance = comp, \I2cI|Selector1~0 , I2cI|Selector1~0, DE2_115, 1
instance = comp, \I2cI|state_r.WORK , I2cI|state_r.WORK, DE2_115, 1
instance = comp, \I2cI|Selector6~0 , I2cI|Selector6~0, DE2_115, 1
instance = comp, \I2cI|Selector6~1 , I2cI|Selector6~1, DE2_115, 1
instance = comp, \I2cI|dataCounter_r[0] , I2cI|dataCounter_r[0], DE2_115, 1
instance = comp, \I2cI|Add0~2 , I2cI|Add0~2, DE2_115, 1
instance = comp, \I2cI|Selector5~0 , I2cI|Selector5~0, DE2_115, 1
instance = comp, \I2cI|dataCounter_r[1] , I2cI|dataCounter_r[1], DE2_115, 1
instance = comp, \I2cI|Add0~4 , I2cI|Add0~4, DE2_115, 1
instance = comp, \I2cI|Selector4~0 , I2cI|Selector4~0, DE2_115, 1
instance = comp, \I2cI|dataCounter_r[2] , I2cI|dataCounter_r[2], DE2_115, 1
instance = comp, \I2cI|Add0~6 , I2cI|Add0~6, DE2_115, 1
instance = comp, \I2cI|Selector3~1 , I2cI|Selector3~1, DE2_115, 1
instance = comp, \I2cI|dataCounter_r[3] , I2cI|dataCounter_r[3], DE2_115, 1
instance = comp, \I2cI|Equal0~0 , I2cI|Equal0~0, DE2_115, 1
instance = comp, \I2cI|Selector2~0 , I2cI|Selector2~0, DE2_115, 1
instance = comp, \I2cI|state_r.END , I2cI|state_r.END, DE2_115, 1
instance = comp, \I2cI|Selector7~0 , I2cI|Selector7~0, DE2_115, 1
instance = comp, \I2cI|rst_r , I2cI|rst_r, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[1] , I2cS|eightCounter_r[1], DE2_115, 1
instance = comp, \I2cS|Add1~1 , I2cS|Add1~1, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[2]~4 , I2cS|eightCounter_r[2]~4, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[2] , I2cS|eightCounter_r[2], DE2_115, 1
instance = comp, \I2cS|Add1~0 , I2cS|Add1~0, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[3]~3 , I2cS|eightCounter_r[3]~3, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[3] , I2cS|eightCounter_r[3], DE2_115, 1
instance = comp, \I2cS|always0~0 , I2cS|always0~0, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[0]~8 , I2cS|ackCounter_r[0]~8, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[0]~7 , I2cS|ackCounter_r[0]~7, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[0]~4 , I2cS|ackCounter_r[0]~4, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[0]~9 , I2cS|ackCounter_r[0]~9, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[0] , I2cS|ackCounter_r[0], DE2_115, 1
instance = comp, \I2cS|ackCounter_r[1]~10 , I2cS|ackCounter_r[1]~10, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[1]~5 , I2cS|ackCounter_r[1]~5, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[1]~6 , I2cS|ackCounter_r[1]~6, DE2_115, 1
instance = comp, \I2cS|ackCounter_r[1] , I2cS|ackCounter_r[1], DE2_115, 1
instance = comp, \I2cS|Equal3~0 , I2cS|Equal3~0, DE2_115, 1
instance = comp, \I2cS|Mux37~0 , I2cS|Mux37~0, DE2_115, 1
instance = comp, \I2cS|Mux37~1 , I2cS|Mux37~1, DE2_115, 1
instance = comp, \I2cS|transmitCounter_r[0] , I2cS|transmitCounter_r[0], DE2_115, 1
instance = comp, \I2cS|Mux36~0 , I2cS|Mux36~0, DE2_115, 1
instance = comp, \I2cS|transmitCounter_r[1] , I2cS|transmitCounter_r[1], DE2_115, 1
instance = comp, \I2cS|Equal0~0 , I2cS|Equal0~0, DE2_115, 1
instance = comp, \I2cS|Mux31~0 , I2cS|Mux31~0, DE2_115, 1
instance = comp, \I2cS|Mux31~1 , I2cS|Mux31~1, DE2_115, 1
instance = comp, \I2cS|eightCounter_r[0] , I2cS|eightCounter_r[0], DE2_115, 1
instance = comp, \I2cS|Equal2~0 , I2cS|Equal2~0, DE2_115, 1
instance = comp, \I2cS|Mux2~4 , I2cS|Mux2~4, DE2_115, 1
instance = comp, \I2cS|Mux2~3 , I2cS|Mux2~3, DE2_115, 1
instance = comp, \I2cS|endCounter_r , I2cS|endCounter_r, DE2_115, 1
instance = comp, \I2cI|sta_r , I2cI|sta_r, DE2_115, 1
instance = comp, \I2cS|state_w~4 , I2cS|state_w~4, DE2_115, 1
instance = comp, \I2cS|Mux3~0 , I2cS|Mux3~0, DE2_115, 1
instance = comp, \I2cS|Mux3~1 , I2cS|Mux3~1, DE2_115, 1
instance = comp, \I2cS|state_r[0] , I2cS|state_r[0], DE2_115, 1
instance = comp, \I2cS|finish_w~5 , I2cS|finish_w~5, DE2_115, 1
instance = comp, \I2cS|Mux35~0 , I2cS|Mux35~0, DE2_115, 1
instance = comp, \I2cS|beginCounter_r , I2cS|beginCounter_r, DE2_115, 1
instance = comp, \I2cS|Mux2~2 , I2cS|Mux2~2, DE2_115, 1
instance = comp, \I2cS|state_r[1] , I2cS|state_r[1], DE2_115, 1
instance = comp, \I2cS|Mux6~0 , I2cS|Mux6~0, DE2_115, 1
instance = comp, \I2cS|data_r[16]~0 , I2cS|data_r[16]~0, DE2_115, 1
instance = comp, \I2cI|data_r[1]~0 , I2cI|data_r[1]~0, DE2_115, 1
instance = comp, \I2cI|Selector10~0 , I2cI|Selector10~0, DE2_115, 1
instance = comp, \I2cI|Add1~0 , I2cI|Add1~0, DE2_115, 1
instance = comp, \I2cI|Selector9~0 , I2cI|Selector9~0, DE2_115, 1
instance = comp, \I2cI|Selector11~0 , I2cI|Selector11~0, DE2_115, 1
instance = comp, \I2cI|Selector24~0 , I2cI|Selector24~0, DE2_115, 1
instance = comp, \I2cI|rst_w~0 , I2cI|rst_w~0, DE2_115, 1
instance = comp, \I2cI|data_r[12] , I2cI|data_r[12], DE2_115, 1
instance = comp, \I2cI|Add1~1 , I2cI|Add1~1, DE2_115, 1
instance = comp, \I2cI|Selector25~0 , I2cI|Selector25~0, DE2_115, 1
instance = comp, \I2cI|data_r[11] , I2cI|data_r[11], DE2_115, 1
instance = comp, \I2cI|Selector7~1 , I2cI|Selector7~1, DE2_115, 1
instance = comp, \I2cI|Selector26~0 , I2cI|Selector26~0, DE2_115, 1
instance = comp, \I2cI|data_r[10] , I2cI|data_r[10], DE2_115, 1
instance = comp, \I2cI|Selector29~0 , I2cI|Selector29~0, DE2_115, 1
instance = comp, \I2cI|data_r[7] , I2cI|data_r[7], DE2_115, 1
instance = comp, \I2cI|Selector12~0 , I2cI|Selector12~0, DE2_115, 1
instance = comp, \I2cI|data~2 , I2cI|data~2, DE2_115, 1
instance = comp, \I2cI|Selector30~0 , I2cI|Selector30~0, DE2_115, 1
instance = comp, \I2cI|data_r[6] , I2cI|data_r[6], DE2_115, 1
instance = comp, \I2cI|Selector31~0 , I2cI|Selector31~0, DE2_115, 1
instance = comp, \I2cI|data_r[5] , I2cI|data_r[5], DE2_115, 1
instance = comp, \I2cI|data~3 , I2cI|data~3, DE2_115, 1
instance = comp, \I2cI|Selector32~0 , I2cI|Selector32~0, DE2_115, 1
instance = comp, \I2cI|data_r[4] , I2cI|data_r[4], DE2_115, 1
instance = comp, \I2cI|data~4 , I2cI|data~4, DE2_115, 1
instance = comp, \I2cI|Selector33~0 , I2cI|Selector33~0, DE2_115, 1
instance = comp, \I2cI|data_r[3] , I2cI|data_r[3], DE2_115, 1
instance = comp, \I2cI|data~5 , I2cI|data~5, DE2_115, 1
instance = comp, \I2cI|Selector34~0 , I2cI|Selector34~0, DE2_115, 1
instance = comp, \I2cI|data_r[2] , I2cI|data_r[2], DE2_115, 1
instance = comp, \I2cI|data~6 , I2cI|data~6, DE2_115, 1
instance = comp, \I2cI|Selector35~0 , I2cI|Selector35~0, DE2_115, 1
instance = comp, \I2cI|data_r[1] , I2cI|data_r[1], DE2_115, 1
instance = comp, \I2cS|Mux27~0 , I2cS|Mux27~0, DE2_115, 1
instance = comp, \I2cS|data_r[16]~1 , I2cS|data_r[16]~1, DE2_115, 1
instance = comp, \I2cI|data~7 , I2cI|data~7, DE2_115, 1
instance = comp, \I2cI|Selector36~0 , I2cI|Selector36~0, DE2_115, 1
instance = comp, \I2cI|data_r[0] , I2cI|data_r[0], DE2_115, 1
instance = comp, \I2cS|Mux27~1 , I2cS|Mux27~1, DE2_115, 1
instance = comp, \I2cS|Mux27~2 , I2cS|Mux27~2, DE2_115, 1
instance = comp, \I2cS|data_r[0] , I2cS|data_r[0], DE2_115, 1
instance = comp, \I2cS|Mux26~0 , I2cS|Mux26~0, DE2_115, 1
instance = comp, \I2cS|data_r[16]~2 , I2cS|data_r[16]~2, DE2_115, 1
instance = comp, \I2cS|data_r[1] , I2cS|data_r[1], DE2_115, 1
instance = comp, \I2cS|Mux25~0 , I2cS|Mux25~0, DE2_115, 1
instance = comp, \I2cS|data_r[2] , I2cS|data_r[2], DE2_115, 1
instance = comp, \I2cS|Mux24~0 , I2cS|Mux24~0, DE2_115, 1
instance = comp, \I2cS|data_r[3] , I2cS|data_r[3], DE2_115, 1
instance = comp, \I2cS|Mux23~0 , I2cS|Mux23~0, DE2_115, 1
instance = comp, \I2cS|data_r[4] , I2cS|data_r[4], DE2_115, 1
instance = comp, \I2cS|Mux22~0 , I2cS|Mux22~0, DE2_115, 1
instance = comp, \I2cS|data_r[5] , I2cS|data_r[5], DE2_115, 1
instance = comp, \I2cS|Mux21~0 , I2cS|Mux21~0, DE2_115, 1
instance = comp, \I2cS|data_r[6] , I2cS|data_r[6], DE2_115, 1
instance = comp, \I2cS|Mux20~0 , I2cS|Mux20~0, DE2_115, 1
instance = comp, \I2cS|data_r[7] , I2cS|data_r[7], DE2_115, 1
instance = comp, \I2cS|Mux19~0 , I2cS|Mux19~0, DE2_115, 1
instance = comp, \I2cS|data_r[8] , I2cS|data_r[8], DE2_115, 1
instance = comp, \I2cI|data~1 , I2cI|data~1, DE2_115, 1
instance = comp, \I2cI|Selector27~0 , I2cI|Selector27~0, DE2_115, 1
instance = comp, \I2cI|data_r[9] , I2cI|data_r[9], DE2_115, 1
instance = comp, \I2cS|Mux18~0 , I2cS|Mux18~0, DE2_115, 1
instance = comp, \I2cS|data_r[9] , I2cS|data_r[9], DE2_115, 1
instance = comp, \I2cS|Mux17~0 , I2cS|Mux17~0, DE2_115, 1
instance = comp, \I2cS|data_r[10] , I2cS|data_r[10], DE2_115, 1
instance = comp, \I2cS|Mux16~0 , I2cS|Mux16~0, DE2_115, 1
instance = comp, \I2cS|data_r[11] , I2cS|data_r[11], DE2_115, 1
instance = comp, \I2cS|Mux15~0 , I2cS|Mux15~0, DE2_115, 1
instance = comp, \I2cS|data_r[12] , I2cS|data_r[12], DE2_115, 1
instance = comp, \I2cS|Mux14~0 , I2cS|Mux14~0, DE2_115, 1
instance = comp, \I2cS|data_r[13] , I2cS|data_r[13], DE2_115, 1
instance = comp, \I2cS|Mux13~0 , I2cS|Mux13~0, DE2_115, 1
instance = comp, \I2cS|data_r[14] , I2cS|data_r[14], DE2_115, 1
instance = comp, \I2cS|Mux12~0 , I2cS|Mux12~0, DE2_115, 1
instance = comp, \I2cS|data_r[15] , I2cS|data_r[15], DE2_115, 1
instance = comp, \I2cS|Mux11~0 , I2cS|Mux11~0, DE2_115, 1
instance = comp, \I2cS|data_r[16] , I2cS|data_r[16], DE2_115, 1
instance = comp, \I2cS|Mux10~0 , I2cS|Mux10~0, DE2_115, 1
instance = comp, \I2cS|data_r[17] , I2cS|data_r[17], DE2_115, 1
instance = comp, \I2cI|data~0 , I2cI|data~0, DE2_115, 1
instance = comp, \I2cI|Selector16~2 , I2cI|Selector16~2, DE2_115, 1
instance = comp, \I2cI|data_r[21] , I2cI|data_r[21], DE2_115, 1
instance = comp, \I2cS|Mux9~0 , I2cS|Mux9~0, DE2_115, 1
instance = comp, \I2cS|data_r[18] , I2cS|data_r[18], DE2_115, 1
instance = comp, \I2cS|Mux8~0 , I2cS|Mux8~0, DE2_115, 1
instance = comp, \I2cS|data_r[19] , I2cS|data_r[19], DE2_115, 1
instance = comp, \I2cS|Mux7~0 , I2cS|Mux7~0, DE2_115, 1
instance = comp, \I2cS|data_r[20] , I2cS|data_r[20], DE2_115, 1
instance = comp, \I2cS|Mux6~1 , I2cS|Mux6~1, DE2_115, 1
instance = comp, \I2cS|data_r[21] , I2cS|data_r[21], DE2_115, 1
instance = comp, \I2cS|Mux5~0 , I2cS|Mux5~0, DE2_115, 1
instance = comp, \I2cS|data_r[22] , I2cS|data_r[22], DE2_115, 1
instance = comp, \I2cS|Mux4~0 , I2cS|Mux4~0, DE2_115, 1
instance = comp, \I2cS|data_r[23] , I2cS|data_r[23], DE2_115, 1
instance = comp, \I2cS|sdat_w~4 , I2cS|sdat_w~4, DE2_115, 1
instance = comp, \I2cS|Mux1~0 , I2cS|Mux1~0, DE2_115, 1
instance = comp, \I2cS|sdat_w~2 , I2cS|sdat_w~2, DE2_115, 1
instance = comp, \I2cS|sdat_w~5 , I2cS|sdat_w~5, DE2_115, 1
instance = comp, \I2cS|sdat_w~3 , I2cS|sdat_w~3, DE2_115, 1
instance = comp, \I2cS|Mux1~1 , I2cS|Mux1~1, DE2_115, 1
instance = comp, \I2cS|sdat_r , I2cS|sdat_r, DE2_115, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE2_115, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE2_115, 1
instance = comp, \t0|r1|counter_r[0]~5 , t0|r1|counter_r[0]~5, DE2_115, 1
instance = comp, \clk1|altpll_0|sd1|wire_pll7_clk[1]~clkctrl , clk1|altpll_0|sd1|wire_pll7_clk[1]~clkctrl, DE2_115, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE2_115, 1
instance = comp, \d2|counter_w[0]~2 , d2|counter_w[0]~2, DE2_115, 1
instance = comp, \d2|counter_r[0] , d2|counter_r[0], DE2_115, 1
instance = comp, \d2|counter_w[1]~1 , d2|counter_w[1]~1, DE2_115, 1
instance = comp, \d2|counter_r[1] , d2|counter_r[1], DE2_115, 1
instance = comp, \d2|o_debounced_w~0 , d2|o_debounced_w~0, DE2_115, 1
instance = comp, \d2|o_debounced_r , d2|o_debounced_r, DE2_115, 1
instance = comp, \d2|always0~0 , d2|always0~0, DE2_115, 1
instance = comp, \d2|counter_w[2]~0 , d2|counter_w[2]~0, DE2_115, 1
instance = comp, \d2|counter_r[2] , d2|counter_r[2], DE2_115, 1
instance = comp, \d2|neg_w , d2|neg_w, DE2_115, 1
instance = comp, \d2|neg_r , d2|neg_r, DE2_115, 1
instance = comp, \t0|state_r.IDLE~0 , t0|state_r.IDLE~0, DE2_115, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE2_115, 1
instance = comp, \d1|counter_w[0]~2 , d1|counter_w[0]~2, DE2_115, 1
instance = comp, \d1|counter_r[0] , d1|counter_r[0], DE2_115, 1
instance = comp, \d1|counter_w[1]~1 , d1|counter_w[1]~1, DE2_115, 1
instance = comp, \d1|counter_r[1] , d1|counter_r[1], DE2_115, 1
instance = comp, \d1|o_debounced_w~0 , d1|o_debounced_w~0, DE2_115, 1
instance = comp, \d1|o_debounced_r , d1|o_debounced_r, DE2_115, 1
instance = comp, \d1|always0~0 , d1|always0~0, DE2_115, 1
instance = comp, \d1|counter_w[2]~0 , d1|counter_w[2]~0, DE2_115, 1
instance = comp, \d1|counter_r[2] , d1|counter_r[2], DE2_115, 1
instance = comp, \d1|neg_w , d1|neg_w, DE2_115, 1
instance = comp, \d1|neg_r , d1|neg_r, DE2_115, 1
instance = comp, \d1|neg_r~clkctrl , d1|neg_r~clkctrl, DE2_115, 1
instance = comp, \t0|state_r.IDLE , t0|state_r.IDLE, DE2_115, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE2_115, 1
instance = comp, \d3|always0~0 , d3|always0~0, DE2_115, 1
instance = comp, \d3|counter_w[2]~0 , d3|counter_w[2]~0, DE2_115, 1
instance = comp, \d3|counter_r[2] , d3|counter_r[2], DE2_115, 1
instance = comp, \d3|o_debounced_w~0 , d3|o_debounced_w~0, DE2_115, 1
instance = comp, \d3|o_debounced_r , d3|o_debounced_r, DE2_115, 1
instance = comp, \d3|counter_w[0]~2 , d3|counter_w[0]~2, DE2_115, 1
instance = comp, \d3|counter_r[0] , d3|counter_r[0], DE2_115, 1
instance = comp, \d3|counter_w[1]~1 , d3|counter_w[1]~1, DE2_115, 1
instance = comp, \d3|counter_r[1] , d3|counter_r[1], DE2_115, 1
instance = comp, \d3|neg_w , d3|neg_w, DE2_115, 1
instance = comp, \d3|neg_r , d3|neg_r, DE2_115, 1
instance = comp, \t0|r1|addr_r[0]~20 , t0|r1|addr_r[0]~20, DE2_115, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE2_115, 1
instance = comp, \t0|r1|Selector0~0 , t0|r1|Selector0~0, DE2_115, 1
instance = comp, \t0|r1|addr_r[0] , t0|r1|addr_r[0], DE2_115, 1
instance = comp, \t0|r1|addr_r[1]~22 , t0|r1|addr_r[1]~22, DE2_115, 1
instance = comp, \t0|r1|addr_r[1] , t0|r1|addr_r[1], DE2_115, 1
instance = comp, \t0|r1|addr_r[2]~24 , t0|r1|addr_r[2]~24, DE2_115, 1
instance = comp, \t0|r1|addr_r[2] , t0|r1|addr_r[2], DE2_115, 1
instance = comp, \t0|r1|addr_r[3]~26 , t0|r1|addr_r[3]~26, DE2_115, 1
instance = comp, \t0|r1|addr_r[3] , t0|r1|addr_r[3], DE2_115, 1
instance = comp, \t0|r1|addr_r[4]~28 , t0|r1|addr_r[4]~28, DE2_115, 1
instance = comp, \t0|r1|addr_r[4] , t0|r1|addr_r[4], DE2_115, 1
instance = comp, \t0|r1|addr_r[5]~30 , t0|r1|addr_r[5]~30, DE2_115, 1
instance = comp, \t0|r1|addr_r[5] , t0|r1|addr_r[5], DE2_115, 1
instance = comp, \t0|r1|addr_r[6]~32 , t0|r1|addr_r[6]~32, DE2_115, 1
instance = comp, \t0|r1|addr_r[6] , t0|r1|addr_r[6], DE2_115, 1
instance = comp, \t0|r1|addr_r[7]~34 , t0|r1|addr_r[7]~34, DE2_115, 1
instance = comp, \t0|r1|addr_r[7] , t0|r1|addr_r[7], DE2_115, 1
instance = comp, \t0|r1|addr_r[8]~36 , t0|r1|addr_r[8]~36, DE2_115, 1
instance = comp, \t0|r1|addr_r[8] , t0|r1|addr_r[8], DE2_115, 1
instance = comp, \t0|r1|addr_r[9]~38 , t0|r1|addr_r[9]~38, DE2_115, 1
instance = comp, \t0|r1|addr_r[9] , t0|r1|addr_r[9], DE2_115, 1
instance = comp, \t0|r1|addr_r[10]~40 , t0|r1|addr_r[10]~40, DE2_115, 1
instance = comp, \t0|r1|addr_r[10] , t0|r1|addr_r[10], DE2_115, 1
instance = comp, \t0|r1|addr_r[11]~42 , t0|r1|addr_r[11]~42, DE2_115, 1
instance = comp, \t0|r1|addr_r[11] , t0|r1|addr_r[11], DE2_115, 1
instance = comp, \t0|r1|addr_r[12]~44 , t0|r1|addr_r[12]~44, DE2_115, 1
instance = comp, \t0|r1|addr_r[12] , t0|r1|addr_r[12], DE2_115, 1
instance = comp, \t0|r1|addr_r[13]~46 , t0|r1|addr_r[13]~46, DE2_115, 1
instance = comp, \t0|r1|addr_r[13] , t0|r1|addr_r[13], DE2_115, 1
instance = comp, \t0|r1|addr_r[14]~48 , t0|r1|addr_r[14]~48, DE2_115, 1
instance = comp, \t0|r1|addr_r[14] , t0|r1|addr_r[14], DE2_115, 1
instance = comp, \t0|r1|addr_r[15]~50 , t0|r1|addr_r[15]~50, DE2_115, 1
instance = comp, \t0|r1|addr_r[15] , t0|r1|addr_r[15], DE2_115, 1
instance = comp, \t0|r1|addr_r[16]~52 , t0|r1|addr_r[16]~52, DE2_115, 1
instance = comp, \t0|r1|addr_r[16] , t0|r1|addr_r[16], DE2_115, 1
instance = comp, \t0|r1|addr_r[17]~54 , t0|r1|addr_r[17]~54, DE2_115, 1
instance = comp, \t0|r1|addr_r[17] , t0|r1|addr_r[17], DE2_115, 1
instance = comp, \t0|r1|Equal2~1 , t0|r1|Equal2~1, DE2_115, 1
instance = comp, \t0|r1|Equal2~2 , t0|r1|Equal2~2, DE2_115, 1
instance = comp, \t0|r1|addr_r[18]~56 , t0|r1|addr_r[18]~56, DE2_115, 1
instance = comp, \t0|r1|addr_r[18] , t0|r1|addr_r[18], DE2_115, 1
instance = comp, \t0|r1|addr_r[19]~58 , t0|r1|addr_r[19]~58, DE2_115, 1
instance = comp, \t0|r1|addr_r[19] , t0|r1|addr_r[19], DE2_115, 1
instance = comp, \t0|r1|Equal2~3 , t0|r1|Equal2~3, DE2_115, 1
instance = comp, \t0|r1|Equal2~4 , t0|r1|Equal2~4, DE2_115, 1
instance = comp, \t0|r1|Equal2~5 , t0|r1|Equal2~5, DE2_115, 1
instance = comp, \t0|r1|Equal2~0 , t0|r1|Equal2~0, DE2_115, 1
instance = comp, \t0|r1|Equal2~6 , t0|r1|Equal2~6, DE2_115, 1
instance = comp, \t0|r1|finish_w~0 , t0|r1|finish_w~0, DE2_115, 1
instance = comp, \t0|r1|finish_r , t0|r1|finish_r, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[0]~10 , t0|p1|dsp1|speedupcount_r[0]~10, DE2_115, 1
instance = comp, \t0|Selector0~2 , t0|Selector0~2, DE2_115, 1
instance = comp, \t0|Selector5~4 , t0|Selector5~4, DE2_115, 1
instance = comp, \t0|play_rst_r , t0|play_rst_r, DE2_115, 1
instance = comp, \t0|play_rst_r~clkctrl , t0|play_rst_r~clkctrl, DE2_115, 1
instance = comp, \t0|Selector23~0 , t0|Selector23~0, DE2_115, 1
instance = comp, \t0|play_start_r , t0|play_start_r, DE2_115, 1
instance = comp, \SW[17]~input , SW[17]~input, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[4]~12 , t0|p1|dsp1|speedupcount_r[4]~12, DE2_115, 1
instance = comp, \t0|Selector3~0 , t0|Selector3~0, DE2_115, 1
instance = comp, \t0|state_r.PAUSE , t0|state_r.PAUSE, DE2_115, 1
instance = comp, \t0|Selector6~0 , t0|Selector6~0, DE2_115, 1
instance = comp, \t0|play_pause_r , t0|play_pause_r, DE2_115, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE2_115, 1
instance = comp, \t0|p1|Mux1~0 , t0|p1|Mux1~0, DE2_115, 1
instance = comp, \t0|p1|Mux1~1 , t0|p1|Mux1~1, DE2_115, 1
instance = comp, \t0|p1|state_r[0] , t0|p1|state_r[0], DE2_115, 1
instance = comp, \t0|p1|state_w~0 , t0|p1|state_w~0, DE2_115, 1
instance = comp, \t0|p1|state_w~1 , t0|p1|state_w~1, DE2_115, 1
instance = comp, \t0|p1|state_r[1] , t0|p1|state_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17]~4 , t0|p1|dsp1|addr_r[17]~4, DE2_115, 1
instance = comp, \SW[0]~input , SW[0]~input, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[4]~13 , t0|p1|dsp1|speedupcount_r[4]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w~1 , t0|p1|dsp1|addr_w~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[0]~6 , t0|p1|dsp1|count_r[0]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[4]~10 , t0|p1|dsp1|count_r[4]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[4]~11 , t0|p1|dsp1|count_r[4]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[0] , t0|p1|dsp1|count_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[1]~8 , t0|p1|dsp1|count_r[1]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[1] , t0|p1|dsp1|count_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[2]~12 , t0|p1|dsp1|count_r[2]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[2] , t0|p1|dsp1|count_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[3]~14 , t0|p1|dsp1|count_r[3]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[3] , t0|p1|dsp1|count_r[3], DE2_115, 1
instance = comp, \SW[7]~input , SW[7]~input, DE2_115, 1
instance = comp, \SW[5]~input , SW[5]~input, DE2_115, 1
instance = comp, \SW[6]~input , SW[6]~input, DE2_115, 1
instance = comp, \SW[4]~input , SW[4]~input, DE2_115, 1
instance = comp, \SW[3]~input , SW[3]~input, DE2_115, 1
instance = comp, \disp0|sw~5 , disp0|sw~5, DE2_115, 1
instance = comp, \SW[8]~input , SW[8]~input, DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal0~0 , t0|p1|dsp1|Equal0~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[4]~16 , t0|p1|dsp1|count_r[4]~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[4] , t0|p1|dsp1|count_r[4], DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[5]~18 , t0|p1|dsp1|count_r[5]~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|count_r[5] , t0|p1|dsp1|count_r[5], DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal0~1 , t0|p1|dsp1|Equal0~1, DE2_115, 1
instance = comp, \disp0|sw[2]~8 , disp0|sw[2]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal0~2 , t0|p1|dsp1|Equal0~2, DE2_115, 1
instance = comp, \SW[2]~input , SW[2]~input, DE2_115, 1
instance = comp, \disp0|sw~0 , disp0|sw~0, DE2_115, 1
instance = comp, \disp0|sw~1 , disp0|sw~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal0~3 , t0|p1|dsp1|Equal0~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w~2 , t0|p1|dsp1|addr_w~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[0]~3 , t0|p1|dsp1|addr_w[0]~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[0]~0 , t0|p1|dsp1|o_SRAM_ADDR[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|speed_r[0]~0 , t0|p1|dsp1|speed_r[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|speed_r[0] , t0|p1|dsp1|speed_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~0 , t0|p1|dsp1|Add4~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~0 , t0|p1|dsp1|Add5~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[0]~12 , t0|p1|dsp1|addr_w[0]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[0]~13 , t0|p1|dsp1|addr_w[0]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[0]~14 , t0|p1|dsp1|addr_w[0]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[0] , t0|p1|dsp1|addr_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[1]~2 , t0|p1|dsp1|o_SRAM_ADDR[1]~2, DE2_115, 1
instance = comp, \disp0|sw~3 , disp0|sw~3, DE2_115, 1
instance = comp, \disp0|sw~4 , disp0|sw~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|speed_r[1] , t0|p1|dsp1|speed_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~2 , t0|p1|dsp1|Add4~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~2 , t0|p1|dsp1|Add5~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[1]~11 , t0|p1|dsp1|addr_w[1]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[1]~6 , t0|p1|dsp1|addr_r[1]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[1] , t0|p1|dsp1|addr_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[2]~4 , t0|p1|dsp1|o_SRAM_ADDR[2]~4, DE2_115, 1
instance = comp, \disp0|sw~13 , disp0|sw~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|speed_r[2] , t0|p1|dsp1|speed_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~4 , t0|p1|dsp1|Add4~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~4 , t0|p1|dsp1|Add5~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[2]~10 , t0|p1|dsp1|addr_w[2]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[2] , t0|p1|dsp1|addr_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[3]~6 , t0|p1|dsp1|o_SRAM_ADDR[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|speed_r[3] , t0|p1|dsp1|speed_r[3], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~6 , t0|p1|dsp1|Add4~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~6 , t0|p1|dsp1|Add5~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[3]~9 , t0|p1|dsp1|addr_w[3]~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[3] , t0|p1|dsp1|addr_r[3], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[4]~8 , t0|p1|dsp1|o_SRAM_ADDR[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~8 , t0|p1|dsp1|Add4~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~8 , t0|p1|dsp1|Add5~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[4]~8 , t0|p1|dsp1|addr_w[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[4] , t0|p1|dsp1|addr_r[4], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[5]~10 , t0|p1|dsp1|o_SRAM_ADDR[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~10 , t0|p1|dsp1|Add4~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~10 , t0|p1|dsp1|Add5~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[5]~7 , t0|p1|dsp1|addr_w[5]~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[5] , t0|p1|dsp1|addr_r[5], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[6]~12 , t0|p1|dsp1|o_SRAM_ADDR[6]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~12 , t0|p1|dsp1|Add4~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~12 , t0|p1|dsp1|Add5~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[6]~6 , t0|p1|dsp1|addr_w[6]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[6] , t0|p1|dsp1|addr_r[6], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[7]~14 , t0|p1|dsp1|o_SRAM_ADDR[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~14 , t0|p1|dsp1|Add4~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~14 , t0|p1|dsp1|Add5~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[7]~5 , t0|p1|dsp1|addr_w[7]~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[7] , t0|p1|dsp1|addr_r[7], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~16 , t0|p1|dsp1|Add4~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~16 , t0|p1|dsp1|Add5~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[8]~16 , t0|p1|dsp1|o_SRAM_ADDR[8]~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[8]~4 , t0|p1|dsp1|addr_w[8]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[8] , t0|p1|dsp1|addr_r[8], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[9]~18 , t0|p1|dsp1|o_SRAM_ADDR[9]~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~18 , t0|p1|dsp1|Add4~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~18 , t0|p1|dsp1|Add5~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_w[9]~0 , t0|p1|dsp1|addr_w[9]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[9] , t0|p1|dsp1|addr_r[9], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[10]~20 , t0|p1|dsp1|o_SRAM_ADDR[10]~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~0 , t0|p1|dsp1|Add6~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~20 , t0|p1|dsp1|Add4~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~20 , t0|p1|dsp1|Add5~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~34 , t0|p1|dsp1|Add6~34, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~35 , t0|p1|dsp1|Add6~35, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17]~5 , t0|p1|dsp1|addr_r[17]~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17]~7 , t0|p1|dsp1|addr_r[17]~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[10] , t0|p1|dsp1|addr_r[10], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[11]~22 , t0|p1|dsp1|o_SRAM_ADDR[11]~22, DE2_115, 1
instance = comp, \disp0|sw~6 , disp0|sw~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~2 , t0|p1|dsp1|Add6~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~22 , t0|p1|dsp1|Add4~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~22 , t0|p1|dsp1|Add5~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~32 , t0|p1|dsp1|Add6~32, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~33 , t0|p1|dsp1|Add6~33, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[11] , t0|p1|dsp1|addr_r[11], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[12]~24 , t0|p1|dsp1|o_SRAM_ADDR[12]~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[13]~26 , t0|p1|dsp1|o_SRAM_ADDR[13]~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[14]~28 , t0|p1|dsp1|o_SRAM_ADDR[14]~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|maxcount[2]~0 , t0|p1|dsp1|maxcount[2]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~4 , t0|p1|dsp1|Add6~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~6 , t0|p1|dsp1|Add6~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~8 , t0|p1|dsp1|Add6~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~26 , t0|p1|dsp1|Add4~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~28 , t0|p1|dsp1|Add4~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~24 , t0|p1|dsp1|Add4~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~24 , t0|p1|dsp1|Add5~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~26 , t0|p1|dsp1|Add5~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~28 , t0|p1|dsp1|Add5~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~26 , t0|p1|dsp1|Add6~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~27 , t0|p1|dsp1|Add6~27, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[14] , t0|p1|dsp1|addr_r[14], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[15]~30 , t0|p1|dsp1|o_SRAM_ADDR[15]~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~30 , t0|p1|dsp1|Add4~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~30 , t0|p1|dsp1|Add5~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~10 , t0|p1|dsp1|Add6~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~24 , t0|p1|dsp1|Add6~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~25 , t0|p1|dsp1|Add6~25, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[15] , t0|p1|dsp1|addr_r[15], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~12 , t0|p1|dsp1|Add6~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~32 , t0|p1|dsp1|Add4~32, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~32 , t0|p1|dsp1|Add5~32, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~22 , t0|p1|dsp1|Add6~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[16]~32 , t0|p1|dsp1|o_SRAM_ADDR[16]~32, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~23 , t0|p1|dsp1|Add6~23, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[16] , t0|p1|dsp1|addr_r[16], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[17]~34 , t0|p1|dsp1|o_SRAM_ADDR[17]~34, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~14 , t0|p1|dsp1|Add6~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~34 , t0|p1|dsp1|Add4~34, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~34 , t0|p1|dsp1|Add5~34, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~20 , t0|p1|dsp1|Add6~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~21 , t0|p1|dsp1|Add6~21, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17] , t0|p1|dsp1|addr_r[17], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~16 , t0|p1|dsp1|Add6~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~36 , t0|p1|dsp1|Add4~36, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~36 , t0|p1|dsp1|Add5~36, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~18 , t0|p1|dsp1|Add6~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[18]~36 , t0|p1|dsp1|o_SRAM_ADDR[18]~36, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~19 , t0|p1|dsp1|Add6~19, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[18] , t0|p1|dsp1|addr_r[18], DE2_115, 1
instance = comp, \t0|p1|dsp1|o_SRAM_ADDR[19]~38 , t0|p1|dsp1|o_SRAM_ADDR[19]~38, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~36 , t0|p1|dsp1|Add6~36, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add4~38 , t0|p1|dsp1|Add4~38, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add5~38 , t0|p1|dsp1|Add5~38, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~38 , t0|p1|dsp1|Add6~38, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~39 , t0|p1|dsp1|Add6~39, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[19] , t0|p1|dsp1|addr_r[19], DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~5 , t0|p1|dsp1|LessThan0~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~6 , t0|p1|dsp1|LessThan0~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[4]~14 , t0|p1|dsp1|speedupcount_r[4]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[0] , t0|p1|dsp1|speedupcount_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[1]~15 , t0|p1|dsp1|speedupcount_r[1]~15, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[1] , t0|p1|dsp1|speedupcount_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[2]~17 , t0|p1|dsp1|speedupcount_r[2]~17, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[2] , t0|p1|dsp1|speedupcount_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[3]~19 , t0|p1|dsp1|speedupcount_r[3]~19, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[3] , t0|p1|dsp1|speedupcount_r[3], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[4]~21 , t0|p1|dsp1|speedupcount_r[4]~21, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[4] , t0|p1|dsp1|speedupcount_r[4], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[5]~23 , t0|p1|dsp1|speedupcount_r[5]~23, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[5] , t0|p1|dsp1|speedupcount_r[5], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[6]~25 , t0|p1|dsp1|speedupcount_r[6]~25, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[6] , t0|p1|dsp1|speedupcount_r[6], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[7]~27 , t0|p1|dsp1|speedupcount_r[7]~27, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[7] , t0|p1|dsp1|speedupcount_r[7], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[8]~29 , t0|p1|dsp1|speedupcount_r[8]~29, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[8] , t0|p1|dsp1|speedupcount_r[8], DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[9]~31 , t0|p1|dsp1|speedupcount_r[9]~31, DE2_115, 1
instance = comp, \t0|p1|dsp1|speedupcount_r[9] , t0|p1|dsp1|speedupcount_r[9], DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal1~0 , t0|p1|dsp1|Equal1~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal1~1 , t0|p1|dsp1|Equal1~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|Equal1~2 , t0|p1|dsp1|Equal1~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17]~2 , t0|p1|dsp1|addr_r[17]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~30 , t0|p1|dsp1|Add6~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~31 , t0|p1|dsp1|Add6~31, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[12] , t0|p1|dsp1|addr_r[12], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~28 , t0|p1|dsp1|Add6~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add6~29 , t0|p1|dsp1|Add6~29, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[13] , t0|p1|dsp1|addr_r[13], DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~3 , t0|p1|dsp1|LessThan0~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~0 , t0|p1|dsp1|LessThan0~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~1 , t0|p1|dsp1|LessThan0~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~2 , t0|p1|dsp1|LessThan0~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|LessThan0~4 , t0|p1|dsp1|LessThan0~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|full_w~0 , t0|p1|dsp1|full_w~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|full_r , t0|p1|dsp1|full_r, DE2_115, 1
instance = comp, \t0|Selector2~0 , t0|Selector2~0, DE2_115, 1
instance = comp, \t0|Selector2~1 , t0|Selector2~1, DE2_115, 1
instance = comp, \t0|state_r.PLAY , t0|state_r.PLAY, DE2_115, 1
instance = comp, \t0|Selector23~1 , t0|Selector23~1, DE2_115, 1
instance = comp, \t0|Selector23~2 , t0|Selector23~2, DE2_115, 1
instance = comp, \t0|Selector23~3 , t0|Selector23~3, DE2_115, 1
instance = comp, \t0|Selector0~3 , t0|Selector0~3, DE2_115, 1
instance = comp, \t0|state_r.HOLD , t0|state_r.HOLD, DE2_115, 1
instance = comp, \t0|Selector9~0 , t0|Selector9~0, DE2_115, 1
instance = comp, \t0|state_r.RECORD , t0|state_r.RECORD, DE2_115, 1
instance = comp, \t0|Selector4~0 , t0|Selector4~0, DE2_115, 1
instance = comp, \t0|record_rst_r , t0|record_rst_r, DE2_115, 1
instance = comp, \t0|record_rst_r~clkctrl , t0|record_rst_r~clkctrl, DE2_115, 1
instance = comp, \t0|record_start_w~0 , t0|record_start_w~0, DE2_115, 1
instance = comp, \t0|record_start_r , t0|record_start_r, DE2_115, 1
instance = comp, \t0|r1|Selector0~1 , t0|r1|Selector0~1, DE2_115, 1
instance = comp, \t0|r1|state_r.IDLE , t0|r1|state_r.IDLE, DE2_115, 1
instance = comp, \t0|r1|counter_r[2]~15 , t0|r1|counter_r[2]~15, DE2_115, 1
instance = comp, \t0|r1|counter_r[0] , t0|r1|counter_r[0], DE2_115, 1
instance = comp, \t0|r1|counter_r[1]~7 , t0|r1|counter_r[1]~7, DE2_115, 1
instance = comp, \t0|r1|counter_r[1] , t0|r1|counter_r[1], DE2_115, 1
instance = comp, \t0|r1|counter_r[2]~9 , t0|r1|counter_r[2]~9, DE2_115, 1
instance = comp, \t0|r1|counter_r[2] , t0|r1|counter_r[2], DE2_115, 1
instance = comp, \t0|r1|counter_r[3]~11 , t0|r1|counter_r[3]~11, DE2_115, 1
instance = comp, \t0|r1|counter_r[3] , t0|r1|counter_r[3], DE2_115, 1
instance = comp, \t0|r1|always0~0 , t0|r1|always0~0, DE2_115, 1
instance = comp, \t0|r1|counter_r[4]~13 , t0|r1|counter_r[4]~13, DE2_115, 1
instance = comp, \t0|r1|counter_r[4] , t0|r1|counter_r[4], DE2_115, 1
instance = comp, \t0|r1|state_w.RECORD~0 , t0|r1|state_w.RECORD~0, DE2_115, 1
instance = comp, \t0|r1|state_r.RECORD , t0|r1|state_r.RECORD, DE2_115, 1
instance = comp, \t0|r1|half_cycle_r~0 , t0|r1|half_cycle_r~0, DE2_115, 1
instance = comp, \t0|r1|half_cycle_r~1 , t0|r1|half_cycle_r~1, DE2_115, 1
instance = comp, \t0|r1|half_cycle_r , t0|r1|half_cycle_r, DE2_115, 1
instance = comp, \t0|r1|state_w~2 , t0|r1|state_w~2, DE2_115, 1
instance = comp, \t0|r1|Selector1~0 , t0|r1|Selector1~0, DE2_115, 1
instance = comp, \t0|r1|Selector1~1 , t0|r1|Selector1~1, DE2_115, 1
instance = comp, \t0|r1|state_r.WAIT , t0|r1|state_r.WAIT, DE2_115, 1
instance = comp, \t0|r1|always0~1 , t0|r1|always0~1, DE2_115, 1
instance = comp, \t0|r1|Selector2~0 , t0|r1|Selector2~0, DE2_115, 1
instance = comp, \t0|r1|state_r.RECEIVE , t0|r1|state_r.RECEIVE, DE2_115, 1
instance = comp, \t0|r1|we_w~0 , t0|r1|we_w~0, DE2_115, 1
instance = comp, \t0|r1|Selector23~0 , t0|r1|Selector23~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[0] , t0|r1|buffer_r[0], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[0]~feeder , t0|r1|sramdat_r[0]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[0] , t0|r1|sramdat_r[0], DE2_115, 1
instance = comp, \t0|r1|Selector22~0 , t0|r1|Selector22~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[1] , t0|r1|buffer_r[1], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[1]~feeder , t0|r1|sramdat_r[1]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[1] , t0|r1|sramdat_r[1], DE2_115, 1
instance = comp, \t0|r1|Selector21~0 , t0|r1|Selector21~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[2] , t0|r1|buffer_r[2], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[2]~feeder , t0|r1|sramdat_r[2]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[2] , t0|r1|sramdat_r[2], DE2_115, 1
instance = comp, \t0|r1|Selector20~0 , t0|r1|Selector20~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[3] , t0|r1|buffer_r[3], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[3] , t0|r1|sramdat_r[3], DE2_115, 1
instance = comp, \t0|r1|Selector19~0 , t0|r1|Selector19~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[4] , t0|r1|buffer_r[4], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[4]~feeder , t0|r1|sramdat_r[4]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[4] , t0|r1|sramdat_r[4], DE2_115, 1
instance = comp, \t0|r1|Selector18~0 , t0|r1|Selector18~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[5] , t0|r1|buffer_r[5], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[5]~feeder , t0|r1|sramdat_r[5]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[5] , t0|r1|sramdat_r[5], DE2_115, 1
instance = comp, \t0|r1|Selector17~0 , t0|r1|Selector17~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[6] , t0|r1|buffer_r[6], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[6]~feeder , t0|r1|sramdat_r[6]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[6] , t0|r1|sramdat_r[6], DE2_115, 1
instance = comp, \t0|r1|Selector16~0 , t0|r1|Selector16~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[7] , t0|r1|buffer_r[7], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[7] , t0|r1|sramdat_r[7], DE2_115, 1
instance = comp, \t0|r1|Selector15~0 , t0|r1|Selector15~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[8] , t0|r1|buffer_r[8], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[8]~feeder , t0|r1|sramdat_r[8]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[8] , t0|r1|sramdat_r[8], DE2_115, 1
instance = comp, \t0|r1|Selector14~0 , t0|r1|Selector14~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[9] , t0|r1|buffer_r[9], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[9] , t0|r1|sramdat_r[9], DE2_115, 1
instance = comp, \t0|r1|Selector13~0 , t0|r1|Selector13~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[10] , t0|r1|buffer_r[10], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[10] , t0|r1|sramdat_r[10], DE2_115, 1
instance = comp, \t0|r1|Selector12~0 , t0|r1|Selector12~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[11] , t0|r1|buffer_r[11], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[11] , t0|r1|sramdat_r[11], DE2_115, 1
instance = comp, \t0|r1|Selector11~0 , t0|r1|Selector11~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[12] , t0|r1|buffer_r[12], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[12]~feeder , t0|r1|sramdat_r[12]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[12] , t0|r1|sramdat_r[12], DE2_115, 1
instance = comp, \t0|r1|Selector10~0 , t0|r1|Selector10~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[13] , t0|r1|buffer_r[13], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[13]~feeder , t0|r1|sramdat_r[13]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[13] , t0|r1|sramdat_r[13], DE2_115, 1
instance = comp, \t0|r1|Selector9~0 , t0|r1|Selector9~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[14] , t0|r1|buffer_r[14], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[14]~feeder , t0|r1|sramdat_r[14]~feeder, DE2_115, 1
instance = comp, \t0|r1|sramdat_r[14] , t0|r1|sramdat_r[14], DE2_115, 1
instance = comp, \t0|r1|Selector8~0 , t0|r1|Selector8~0, DE2_115, 1
instance = comp, \t0|r1|buffer_r[15] , t0|r1|buffer_r[15], DE2_115, 1
instance = comp, \t0|r1|sramdat_r[15] , t0|r1|sramdat_r[15], DE2_115, 1
instance = comp, \I2cI|Selector8~1 , I2cI|Selector8~1, DE2_115, 1
instance = comp, \I2cI|finish_r , I2cI|finish_r, DE2_115, 1
instance = comp, \t0|r1|Selector25~0 , t0|r1|Selector25~0, DE2_115, 1
instance = comp, \t0|r1|we_r , t0|r1|we_r, DE2_115, 1
instance = comp, \t0|Selector11~0 , t0|Selector11~0, DE2_115, 1
instance = comp, \t0|Selector11~1 , t0|Selector11~1, DE2_115, 1
instance = comp, \disp0|o0[0]~0 , disp0|o0[0]~0, DE2_115, 1
instance = comp, \disp0|o2~0 , disp0|o2~0, DE2_115, 1
instance = comp, \disp0|o3~0 , disp0|o3~0, DE2_115, 1
instance = comp, \disp0|o0[4]~1 , disp0|o0[4]~1, DE2_115, 1
instance = comp, \disp0|o0[6]~2 , disp0|o0[6]~2, DE2_115, 1
instance = comp, \disp0|sec7[0]~0 , disp0|sec7[0]~0, DE2_115, 1
instance = comp, \disp0|o3~1 , disp0|o3~1, DE2_115, 1
instance = comp, \disp0|o1[0]~0 , disp0|o1[0]~0, DE2_115, 1
instance = comp, \disp0|o2~1 , disp0|o2~1, DE2_115, 1
instance = comp, \disp0|o3[1]~2 , disp0|o3[1]~2, DE2_115, 1
instance = comp, \disp0|Equal0~0 , disp0|Equal0~0, DE2_115, 1
instance = comp, \disp0|sw[3]~12 , disp0|sw[3]~12, DE2_115, 1
instance = comp, \disp0|sec4[4]~4 , disp0|sec4[4]~4, DE2_115, 1
instance = comp, \disp0|sw[1]~7 , disp0|sw[1]~7, DE2_115, 1
instance = comp, \disp0|sw[2]~9 , disp0|sw[2]~9, DE2_115, 1
instance = comp, \disp0|sw[2]~10 , disp0|sw[2]~10, DE2_115, 1
instance = comp, \disp0|sw[0]~2 , disp0|sw[0]~2, DE2_115, 1
instance = comp, \disp0|sw[4]~11 , disp0|sw[4]~11, DE2_115, 1
instance = comp, \disp0|s2|WideOr8~0 , disp0|s2|WideOr8~0, DE2_115, 1
instance = comp, \disp0|s2|WideOr8~1 , disp0|s2|WideOr8~1, DE2_115, 1
instance = comp, \disp0|sec4[0]~5 , disp0|sec4[0]~5, DE2_115, 1
instance = comp, \disp0|s2|WideOr7~0 , disp0|s2|WideOr7~0, DE2_115, 1
instance = comp, \disp0|s2|WideOr7~1 , disp0|s2|WideOr7~1, DE2_115, 1
instance = comp, \disp0|sec4[1]~6 , disp0|sec4[1]~6, DE2_115, 1
instance = comp, \disp0|s2|WideOr6~0 , disp0|s2|WideOr6~0, DE2_115, 1
instance = comp, \disp0|sec4[2]~7 , disp0|sec4[2]~7, DE2_115, 1
instance = comp, \disp0|sec4[2]~8 , disp0|sec4[2]~8, DE2_115, 1
instance = comp, \disp0|s2|WideOr5~1 , disp0|s2|WideOr5~1, DE2_115, 1
instance = comp, \disp0|s2|WideOr5~0 , disp0|s2|WideOr5~0, DE2_115, 1
instance = comp, \disp0|sec4[3]~9 , disp0|sec4[3]~9, DE2_115, 1
instance = comp, \disp0|s2|WideOr4~0 , disp0|s2|WideOr4~0, DE2_115, 1
instance = comp, \disp0|sec4[4]~12 , disp0|sec4[4]~12, DE2_115, 1
instance = comp, \disp0|sec4[5]~10 , disp0|sec4[5]~10, DE2_115, 1
instance = comp, \disp0|s2|WideOr3~0 , disp0|s2|WideOr3~0, DE2_115, 1
instance = comp, \disp0|sec4[5]~11 , disp0|sec4[5]~11, DE2_115, 1
instance = comp, \disp0|s2|WideOr2~1 , disp0|s2|WideOr2~1, DE2_115, 1
instance = comp, \disp0|s2|WideOr2~0 , disp0|s2|WideOr2~0, DE2_115, 1
instance = comp, \disp0|sec4[6]~13 , disp0|sec4[6]~13, DE2_115, 1
instance = comp, \disp0|sec5[0]~2 , disp0|sec5[0]~2, DE2_115, 1
instance = comp, \disp0|sec5[0]~3 , disp0|sec5[0]~3, DE2_115, 1
instance = comp, \disp0|sec5[0]~4 , disp0|sec5[0]~4, DE2_115, 1
instance = comp, \disp0|s2|WideOr0~0 , disp0|s2|WideOr0~0, DE2_115, 1
instance = comp, \disp0|sec5[6]~5 , disp0|sec5[6]~5, DE2_115, 1
instance = comp, \t0|Selector23~4 , t0|Selector23~4, DE2_115, 1
instance = comp, \t0|Selector13~0 , t0|Selector13~0, DE2_115, 1
instance = comp, \t0|Selector12~0 , t0|Selector12~0, DE2_115, 1
instance = comp, \t0|Selector14~0 , t0|Selector14~0, DE2_115, 1
instance = comp, \t0|Selector16~0 , t0|Selector16~0, DE2_115, 1
instance = comp, \t0|Selector20~0 , t0|Selector20~0, DE2_115, 1
instance = comp, \t0|Selector20~1 , t0|Selector20~1, DE2_115, 1
instance = comp, \t0|Selector21~0 , t0|Selector21~0, DE2_115, 1
instance = comp, \t0|Selector21~1 , t0|Selector21~1, DE2_115, 1
instance = comp, \t0|Selector22~0 , t0|Selector22~0, DE2_115, 1
instance = comp, \t0|Selector22~1 , t0|Selector22~1, DE2_115, 1
instance = comp, \t0|Selector23~5 , t0|Selector23~5, DE2_115, 1
instance = comp, \disp0|ad|LessThan18~0 , disp0|ad|LessThan18~0, DE2_115, 1
instance = comp, \t0|Selector18~0 , t0|Selector18~0, DE2_115, 1
instance = comp, \t0|Selector19~0 , t0|Selector19~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~75 , disp0|ad|o_used_time~75, DE2_115, 1
instance = comp, \t0|Selector17~0 , t0|Selector17~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan2~0 , disp0|ad|LessThan2~0, DE2_115, 1
instance = comp, \t0|Selector15~0 , t0|Selector15~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan2~1 , disp0|ad|LessThan2~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan0~1 , disp0|ad|LessThan0~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan16~2 , disp0|ad|LessThan16~2, DE2_115, 1
instance = comp, \disp0|ad|LessThan0~2 , disp0|ad|LessThan0~2, DE2_115, 1
instance = comp, \disp0|ad|LessThan5~0 , disp0|ad|LessThan5~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan0~0 , disp0|ad|LessThan0~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan17~0 , disp0|ad|LessThan17~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan1~0 , disp0|ad|LessThan1~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[2]~80 , disp0|ad|o_used_time[2]~80, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[2]~62 , disp0|ad|o_used_time[2]~62, DE2_115, 1
instance = comp, \t0|Selector19~1 , t0|Selector19~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan24~0 , disp0|ad|LessThan24~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan8~0 , disp0|ad|LessThan8~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan8~1 , disp0|ad|LessThan8~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan9~0 , disp0|ad|LessThan9~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan9~1 , disp0|ad|LessThan9~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~47 , disp0|ad|o_used_time~47, DE2_115, 1
instance = comp, \disp0|ad|LessThan11~0 , disp0|ad|LessThan11~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~25 , disp0|ad|o_used_time~25, DE2_115, 1
instance = comp, \disp0|ad|LessThan11~1 , disp0|ad|LessThan11~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~58 , disp0|ad|o_used_time~58, DE2_115, 1
instance = comp, \disp0|ad|LessThan3~0 , disp0|ad|LessThan3~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan3~1 , disp0|ad|LessThan3~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan3~2 , disp0|ad|LessThan3~2, DE2_115, 1
instance = comp, \disp0|ad|LessThan7~0 , disp0|ad|LessThan7~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~49 , disp0|ad|o_used_time~49, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~57 , disp0|ad|o_used_time~57, DE2_115, 1
instance = comp, \disp0|ad|LessThan27~0 , disp0|ad|LessThan27~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[4]~18 , disp0|ad|o_used_time[4]~18, DE2_115, 1
instance = comp, \disp0|ad|LessThan27~1 , disp0|ad|LessThan27~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan26~0 , disp0|ad|LessThan26~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan22~0 , disp0|ad|LessThan22~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan26~1 , disp0|ad|LessThan26~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~39 , disp0|ad|o_used_time~39, DE2_115, 1
instance = comp, \disp0|ad|LessThan28~0 , disp0|ad|LessThan28~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan25~0 , disp0|ad|LessThan25~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan25~1 , disp0|ad|LessThan25~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan24~1 , disp0|ad|LessThan24~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~12 , disp0|ad|o_used_time~12, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~38 , disp0|ad|o_used_time[1]~38, DE2_115, 1
instance = comp, \disp0|ad|LessThan16~4 , disp0|ad|LessThan16~4, DE2_115, 1
instance = comp, \disp0|ad|LessThan18~1 , disp0|ad|LessThan18~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan18~2 , disp0|ad|LessThan18~2, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~76 , disp0|ad|o_used_time~76, DE2_115, 1
instance = comp, \disp0|ad|LessThan23~0 , disp0|ad|LessThan23~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~54 , disp0|ad|o_used_time~54, DE2_115, 1
instance = comp, \disp0|ad|LessThan20~0 , disp0|ad|LessThan20~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan19~0 , disp0|ad|LessThan19~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan19~1 , disp0|ad|LessThan19~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~55 , disp0|ad|o_used_time~55, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~56 , disp0|ad|o_used_time~56, DE2_115, 1
instance = comp, \disp0|ad|LessThan15~2 , disp0|ad|LessThan15~2, DE2_115, 1
instance = comp, \t0|Selector14~1 , t0|Selector14~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~59 , disp0|ad|o_used_time~59, DE2_115, 1
instance = comp, \disp0|ad|LessThan30~0 , disp0|ad|LessThan30~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan14~0 , disp0|ad|LessThan14~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan14~1 , disp0|ad|LessThan14~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~77 , disp0|ad|o_used_time~77, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~60 , disp0|ad|o_used_time~60, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~61 , disp0|ad|o_used_time~61, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[2]~63 , disp0|ad|o_used_time[2]~63, DE2_115, 1
instance = comp, \disp0|ad|LessThan4~1 , disp0|ad|LessThan4~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan4~0 , disp0|ad|LessThan4~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan4~2 , disp0|ad|LessThan4~2, DE2_115, 1
instance = comp, \disp0|ad|LessThan5~1 , disp0|ad|LessThan5~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan5~2 , disp0|ad|LessThan5~2, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~48 , disp0|ad|o_used_time~48, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~64 , disp0|ad|o_used_time~64, DE2_115, 1
instance = comp, \t0|Selector12~1 , t0|Selector12~1, DE2_115, 1
instance = comp, \t0|Selector13~1 , t0|Selector13~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~68 , disp0|ad|o_used_time~68, DE2_115, 1
instance = comp, \disp0|ad|LessThan10~0 , disp0|ad|LessThan10~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan10~1 , disp0|ad|LessThan10~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~66 , disp0|ad|o_used_time~66, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~65 , disp0|ad|o_used_time~65, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~67 , disp0|ad|o_used_time~67, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~69 , disp0|ad|o_used_time~69, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[3]~70 , disp0|ad|o_used_time[3]~70, DE2_115, 1
instance = comp, \t0|Selector17~1 , t0|Selector17~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan20~1 , disp0|ad|LessThan20~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~13 , disp0|ad|o_used_time~13, DE2_115, 1
instance = comp, \disp0|ad|LessThan21~0 , disp0|ad|LessThan21~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan21~1 , disp0|ad|LessThan21~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan21~2 , disp0|ad|LessThan21~2, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~14 , disp0|ad|o_used_time~14, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~15 , disp0|ad|o_used_time~15, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~16 , disp0|ad|o_used_time~16, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~17 , disp0|ad|o_used_time~17, DE2_115, 1
instance = comp, \disp0|ad|LessThan17~1 , disp0|ad|LessThan17~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~35 , disp0|ad|o_used_time[0]~35, DE2_115, 1
instance = comp, \disp0|ad|LessThan16~3 , disp0|ad|LessThan16~3, DE2_115, 1
instance = comp, \disp0|ad|LessThan26~2 , disp0|ad|LessThan26~2, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~20 , disp0|ad|o_used_time~20, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~21 , disp0|ad|o_used_time~21, DE2_115, 1
instance = comp, \disp0|ad|LessThan29~0 , disp0|ad|LessThan29~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan29~1 , disp0|ad|LessThan29~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan29~2 , disp0|ad|LessThan29~2, DE2_115, 1
instance = comp, \disp0|ad|LessThan28~1 , disp0|ad|LessThan28~1, DE2_115, 1
instance = comp, \disp0|ad|LessThan28~2 , disp0|ad|LessThan28~2, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~19 , disp0|ad|o_used_time~19, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~22 , disp0|ad|o_used_time~22, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~23 , disp0|ad|o_used_time~23, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~36 , disp0|ad|o_used_time[0]~36, DE2_115, 1
instance = comp, \disp0|ad|LessThan13~0 , disp0|ad|LessThan13~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan13~1 , disp0|ad|LessThan13~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~30 , disp0|ad|o_used_time~30, DE2_115, 1
instance = comp, \disp0|ad|LessThan12~0 , disp0|ad|LessThan12~0, DE2_115, 1
instance = comp, \disp0|ad|LessThan12~1 , disp0|ad|LessThan12~1, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~31 , disp0|ad|o_used_time~31, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~78 , disp0|ad|o_used_time~78, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~26 , disp0|ad|o_used_time~26, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~27 , disp0|ad|o_used_time~27, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~28 , disp0|ad|o_used_time~28, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~29 , disp0|ad|o_used_time~29, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~32 , disp0|ad|o_used_time~32, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~34 , disp0|ad|o_used_time[0]~34, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~37 , disp0|ad|o_used_time[0]~37, DE2_115, 1
instance = comp, \disp0|ad|o_used_time~24 , disp0|ad|o_used_time~24, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~33 , disp0|ad|o_used_time[0]~33, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[0]~79 , disp0|ad|o_used_time[0]~79, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~50 , disp0|ad|o_used_time[1]~50, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~51 , disp0|ad|o_used_time[1]~51, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~45 , disp0|ad|o_used_time[1]~45, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~46 , disp0|ad|o_used_time[1]~46, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~52 , disp0|ad|o_used_time[1]~52, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~41 , disp0|ad|o_used_time[1]~41, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~42 , disp0|ad|o_used_time[1]~42, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~43 , disp0|ad|o_used_time[1]~43, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~40 , disp0|ad|o_used_time[1]~40, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~44 , disp0|ad|o_used_time[1]~44, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[1]~53 , disp0|ad|o_used_time[1]~53, DE2_115, 1
instance = comp, \disp0|s1|WideOr11~0 , disp0|s1|WideOr11~0, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[4]~73 , disp0|ad|o_used_time[4]~73, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[2]~72 , disp0|ad|o_used_time[2]~72, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[4]~71 , disp0|ad|o_used_time[4]~71, DE2_115, 1
instance = comp, \disp0|ad|o_used_time[4]~74 , disp0|ad|o_used_time[4]~74, DE2_115, 1
instance = comp, \disp0|s1|WideOr11~1 , disp0|s1|WideOr11~1, DE2_115, 1
instance = comp, \disp0|sec7[0]~1 , disp0|sec7[0]~1, DE2_115, 1
instance = comp, \disp0|sec6[0]~0 , disp0|sec6[0]~0, DE2_115, 1
instance = comp, \disp0|sec6[1]~1 , disp0|sec6[1]~1, DE2_115, 1
instance = comp, \disp0|sec6[1]~2 , disp0|sec6[1]~2, DE2_115, 1
instance = comp, \disp0|s1|WideOr9~0 , disp0|s1|WideOr9~0, DE2_115, 1
instance = comp, \disp0|sec6[2]~3 , disp0|sec6[2]~3, DE2_115, 1
instance = comp, \disp0|s1|WideOr8~1 , disp0|s1|WideOr8~1, DE2_115, 1
instance = comp, \disp0|s1|WideOr8~0 , disp0|s1|WideOr8~0, DE2_115, 1
instance = comp, \disp0|sec6[3]~4 , disp0|sec6[3]~4, DE2_115, 1
instance = comp, \disp0|sec6[4]~5 , disp0|sec6[4]~5, DE2_115, 1
instance = comp, \disp0|s1|WideOr6~0 , disp0|s1|WideOr6~0, DE2_115, 1
instance = comp, \disp0|sec6[5]~6 , disp0|sec6[5]~6, DE2_115, 1
instance = comp, \disp0|s1|WideOr5~0 , disp0|s1|WideOr5~0, DE2_115, 1
instance = comp, \disp0|sec6[6]~7 , disp0|sec6[6]~7, DE2_115, 1
instance = comp, \disp0|s1|WideOr3~0 , disp0|s1|WideOr3~0, DE2_115, 1
instance = comp, \disp0|sec7[0]~2 , disp0|sec7[0]~2, DE2_115, 1
instance = comp, \disp0|s1|WideOr4~0 , disp0|s1|WideOr4~0, DE2_115, 1
instance = comp, \disp0|sec7[2]~3 , disp0|sec7[2]~3, DE2_115, 1
instance = comp, \disp0|s1|WideOr2~0 , disp0|s1|WideOr2~0, DE2_115, 1
instance = comp, \disp0|sec7[4]~4 , disp0|sec7[4]~4, DE2_115, 1
instance = comp, \disp0|s1|WideOr1~0 , disp0|s1|WideOr1~0, DE2_115, 1
instance = comp, \disp0|sec7[5]~5 , disp0|sec7[5]~5, DE2_115, 1
instance = comp, \disp0|s1|WideOr0~0 , disp0|s1|WideOr0~0, DE2_115, 1
instance = comp, \disp0|sec7[6]~6 , disp0|sec7[6]~6, DE2_115, 1
instance = comp, \t0|p1|data_r[4]~1 , t0|p1|data_r[4]~1, DE2_115, 1
instance = comp, \t0|p1|data_r[4]~2 , t0|p1|data_r[4]~2, DE2_115, 1
instance = comp, \SRAM_DQ[15]~input , SRAM_DQ[15]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[15]~0 , t0|PLAY_data[15]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[6]~0 , t0|p1|dsp1|nextdata_r[6]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[6]~1 , t0|p1|dsp1|nextdata_r[6]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[15] , t0|p1|dsp1|nextdata_r[15], DE2_115, 1
instance = comp, \SRAM_DQ[14]~input , SRAM_DQ[14]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[14]~1 , t0|PLAY_data[14]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[14] , t0|p1|dsp1|nextdata_r[14], DE2_115, 1
instance = comp, \SRAM_DQ[13]~input , SRAM_DQ[13]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[13]~2 , t0|PLAY_data[13]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[13] , t0|p1|dsp1|nextdata_r[13], DE2_115, 1
instance = comp, \SRAM_DQ[12]~input , SRAM_DQ[12]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[12]~3 , t0|PLAY_data[12]~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[12] , t0|p1|dsp1|nextdata_r[12], DE2_115, 1
instance = comp, \SRAM_DQ[11]~input , SRAM_DQ[11]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[11]~4 , t0|PLAY_data[11]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[11] , t0|p1|dsp1|nextdata_r[11], DE2_115, 1
instance = comp, \SRAM_DQ[10]~input , SRAM_DQ[10]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[10]~5 , t0|PLAY_data[10]~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[10] , t0|p1|dsp1|nextdata_r[10], DE2_115, 1
instance = comp, \SRAM_DQ[9]~input , SRAM_DQ[9]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[9]~6 , t0|PLAY_data[9]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[9] , t0|p1|dsp1|nextdata_r[9], DE2_115, 1
instance = comp, \SRAM_DQ[8]~input , SRAM_DQ[8]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[8]~7 , t0|PLAY_data[8]~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[8] , t0|p1|dsp1|nextdata_r[8], DE2_115, 1
instance = comp, \SRAM_DQ[7]~input , SRAM_DQ[7]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[7]~8 , t0|PLAY_data[7]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[7] , t0|p1|dsp1|nextdata_r[7], DE2_115, 1
instance = comp, \SRAM_DQ[6]~input , SRAM_DQ[6]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[6]~9 , t0|PLAY_data[6]~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[6] , t0|p1|dsp1|nextdata_r[6], DE2_115, 1
instance = comp, \SRAM_DQ[5]~input , SRAM_DQ[5]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[5]~10 , t0|PLAY_data[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[5] , t0|p1|dsp1|nextdata_r[5], DE2_115, 1
instance = comp, \SRAM_DQ[4]~input , SRAM_DQ[4]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[4]~11 , t0|PLAY_data[4]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[4] , t0|p1|dsp1|nextdata_r[4], DE2_115, 1
instance = comp, \SRAM_DQ[3]~input , SRAM_DQ[3]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[3]~12 , t0|PLAY_data[3]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[3] , t0|p1|dsp1|nextdata_r[3], DE2_115, 1
instance = comp, \SRAM_DQ[2]~input , SRAM_DQ[2]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[2]~13 , t0|PLAY_data[2]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[2] , t0|p1|dsp1|nextdata_r[2], DE2_115, 1
instance = comp, \SRAM_DQ[1]~input , SRAM_DQ[1]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[1]~14 , t0|PLAY_data[1]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[1] , t0|p1|dsp1|nextdata_r[1], DE2_115, 1
instance = comp, \SRAM_DQ[0]~input , SRAM_DQ[0]~input, DE2_115, 1
instance = comp, \t0|PLAY_data[0]~15 , t0|PLAY_data[0]~15, DE2_115, 1
instance = comp, \t0|p1|dsp1|nextdata_r[0] , t0|p1|dsp1|nextdata_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~0 , t0|p1|dsp1|Add2~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~2 , t0|p1|dsp1|Add2~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~4 , t0|p1|dsp1|Add2~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~6 , t0|p1|dsp1|Add2~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~8 , t0|p1|dsp1|Add2~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~10 , t0|p1|dsp1|Add2~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~12 , t0|p1|dsp1|Add2~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~14 , t0|p1|dsp1|Add2~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~16 , t0|p1|dsp1|Add2~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~18 , t0|p1|dsp1|Add2~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~20 , t0|p1|dsp1|Add2~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~22 , t0|p1|dsp1|Add2~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~24 , t0|p1|dsp1|Add2~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~26 , t0|p1|dsp1|Add2~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~28 , t0|p1|dsp1|Add2~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add2~30 , t0|p1|dsp1|Add2~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~7 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~8 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~2 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~0 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[2]~8 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[2]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~1 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[5]~9 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[5]~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~3 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~5 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~4 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[8]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[10]~11 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[10]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~6 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[13]~12 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[13]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_1|_~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_1|_~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|sel[0] , t0|p1|dsp1|Div0|auto_generated|divider|divider|sel[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~9 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|_~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[0]~70 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[0]~70, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|sel[1] , t0|p1|dsp1|Div0|auto_generated|divider|divider|sel[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[8]~71 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[8]~71, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[12]~13 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[12]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[14]~14 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[14]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[7]~72 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[7]~72, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[13]~15 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[13]~15, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[16]~73 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[16]~73, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[15]~74 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[15]~74, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[14]~75 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[14]~75, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[12]~16 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[12]~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[24]~77 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[24]~77, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[24]~76 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[24]~76, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[23]~78 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[23]~78, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[22]~79 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[22]~79, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[21]~80 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[21]~80, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[11]~17 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[11]~17, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[32]~177 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[32]~177, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[32]~81 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[32]~81, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[31]~146 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[31]~146, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[31]~82 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[31]~82, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[30]~83 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[30]~83, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[29]~84 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[29]~84, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[28]~85 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[28]~85, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[10]~18 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[10]~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[40]~86 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[40]~86, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[40]~147 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[40]~147, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[39]~148 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[39]~148, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[39]~87 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[39]~87, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[38]~88 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[38]~88, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[38]~149 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[38]~149, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[37]~89 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[37]~89, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[36]~90 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[36]~90, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[35]~91 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[35]~91, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[9]~19 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[9]~19, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[47]~92 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[47]~92, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[47]~150 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[47]~150, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[46]~151 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[46]~151, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[46]~93 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[46]~93, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[45]~152 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[45]~152, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[45]~94 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[45]~94, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[44]~95 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[44]~95, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[43]~96 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[43]~96, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[42]~97 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[42]~97, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[8]~20 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[8]~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[54]~153 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[54]~153, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[54]~98 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[54]~98, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[53]~154 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[53]~154, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[53]~99 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[53]~99, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[52]~155 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[52]~155, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[52]~100 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[52]~100, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[51]~101 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[51]~101, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[50]~102 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[50]~102, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[49]~103 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[49]~103, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[7]~28 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[7]~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[61]~104 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[61]~104, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[61]~156 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[61]~156, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[60]~105 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[60]~105, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[60]~157 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[60]~157, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[59]~158 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[59]~158, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[59]~106 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[59]~106, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[58]~107 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[58]~107, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[57]~108 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[57]~108, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[56]~109 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[56]~109, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[4]~21 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[4]~21, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[6]~22 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[6]~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[68]~159 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[68]~159, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[68]~110 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[68]~110, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[67]~111 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[67]~111, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[67]~160 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[67]~160, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[66]~161 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[66]~161, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[66]~112 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[66]~112, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[65]~113 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[65]~113, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[64]~114 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[64]~114, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[63]~115 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[63]~115, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[5]~23 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[5]~23, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[75]~162 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[75]~162, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[75]~116 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[75]~116, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[74]~163 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[74]~163, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[74]~117 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[74]~117, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[73]~118 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[73]~118, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[73]~164 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[73]~164, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[72]~119 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[72]~119, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[71]~120 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[71]~120, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[70]~121 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[70]~121, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[4]~24 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[4]~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[82]~165 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[82]~165, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[82]~122 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[82]~122, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[81]~166 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[81]~166, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[81]~123 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[81]~123, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[80]~167 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[80]~167, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[80]~124 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[80]~124, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[79]~125 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[79]~125, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[78]~126 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[78]~126, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[77]~127 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[77]~127, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[3]~25 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[3]~25, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[89]~168 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[89]~168, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[89]~128 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[89]~128, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[88]~169 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[88]~169, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[88]~129 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[88]~129, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[87]~130 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[87]~130, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[87]~170 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[87]~170, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[86]~131 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[86]~131, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[85]~132 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[85]~132, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[84]~133 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[84]~133, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[2]~26 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[2]~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[96]~134 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[96]~134, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[96]~171 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[96]~171, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[95]~135 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[95]~135, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[95]~172 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[95]~172, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[94]~173 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[94]~173, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[94]~136 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[94]~136, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[93]~137 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[93]~137, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[92]~138 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[92]~138, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[91]~139 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[91]~139, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[1]~27 , t0|p1|dsp1|Div0|auto_generated|divider|my_abs_num|cs2a[1]~27, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[103]~174 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[103]~174, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[103]~140 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[103]~140, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[102]~175 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[102]~175, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[102]~141 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[102]~141, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[101]~142 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[101]~142, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[101]~176 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[101]~176, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[100]~143 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[100]~143, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[99]~144 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[99]~144, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[98]~145 , t0|p1|dsp1|Div0|auto_generated|divider|divider|StageOut[98]~145, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~0 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~2 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~4 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~6 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~8 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~10 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~12 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~14 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~16 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~18 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~20 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~22 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~24 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[12]~3 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[12]~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[14]~0 , t0|p1|dsp1|add_data_r[14]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[14]~1 , t0|p1|dsp1|add_data_r[14]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[12] , t0|p1|dsp1|add_data_r[12], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[11]~4 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[11]~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[11] , t0|p1|dsp1|add_data_r[11], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[10]~5 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[10]~5, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[10] , t0|p1|dsp1|add_data_r[10], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[9]~6 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[9]~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[9] , t0|p1|dsp1|add_data_r[9], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[8]~7 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[8]~7, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[8] , t0|p1|dsp1|add_data_r[8], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[7]~8 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[7]~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[7] , t0|p1|dsp1|add_data_r[7], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[6]~9 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[6]~9, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[6] , t0|p1|dsp1|add_data_r[6], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[5]~10 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[5]~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[5] , t0|p1|dsp1|add_data_r[5], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[4]~11 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[4]~11, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[4] , t0|p1|dsp1|add_data_r[4], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[3]~12 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[3]~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[3] , t0|p1|dsp1|add_data_r[3], DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[15]~0 , t0|p1|dsp1|data_r[15]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[2]~13 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[2]~13, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[2] , t0|p1|dsp1|add_data_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[1]~14 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[1]~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[1] , t0|p1|dsp1|add_data_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[0]~15 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[0]~15, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[0] , t0|p1|dsp1|add_data_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~0 , t0|p1|dsp1|Add3~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~47 , t0|p1|dsp1|Add3~47, DE2_115, 1
instance = comp, \t0|p1|dsp1|addr_r[17]~3 , t0|p1|dsp1|addr_r[17]~3, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[15]~1 , t0|p1|dsp1|data_r[15]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[0] , t0|p1|dsp1|data_r[0], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~2 , t0|p1|dsp1|Add3~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~46 , t0|p1|dsp1|Add3~46, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[1] , t0|p1|dsp1|data_r[1], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~4 , t0|p1|dsp1|Add3~4, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~45 , t0|p1|dsp1|Add3~45, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[2] , t0|p1|dsp1|data_r[2], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~6 , t0|p1|dsp1|Add3~6, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~44 , t0|p1|dsp1|Add3~44, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[3] , t0|p1|dsp1|data_r[3], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~8 , t0|p1|dsp1|Add3~8, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~43 , t0|p1|dsp1|Add3~43, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[4] , t0|p1|dsp1|data_r[4], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~10 , t0|p1|dsp1|Add3~10, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~42 , t0|p1|dsp1|Add3~42, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[5] , t0|p1|dsp1|data_r[5], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~12 , t0|p1|dsp1|Add3~12, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~41 , t0|p1|dsp1|Add3~41, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[6] , t0|p1|dsp1|data_r[6], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~14 , t0|p1|dsp1|Add3~14, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~40 , t0|p1|dsp1|Add3~40, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[7] , t0|p1|dsp1|data_r[7], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~16 , t0|p1|dsp1|Add3~16, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~39 , t0|p1|dsp1|Add3~39, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[8] , t0|p1|dsp1|data_r[8], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~18 , t0|p1|dsp1|Add3~18, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~38 , t0|p1|dsp1|Add3~38, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[9] , t0|p1|dsp1|data_r[9], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~20 , t0|p1|dsp1|Add3~20, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~37 , t0|p1|dsp1|Add3~37, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[10] , t0|p1|dsp1|data_r[10], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~22 , t0|p1|dsp1|Add3~22, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~36 , t0|p1|dsp1|Add3~36, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[11] , t0|p1|dsp1|data_r[11], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~24 , t0|p1|dsp1|Add3~24, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~35 , t0|p1|dsp1|Add3~35, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[12] , t0|p1|dsp1|data_r[12], DE2_115, 1
instance = comp, \t0|p1|data_r[4]~0 , t0|p1|data_r[4]~0, DE2_115, 1
instance = comp, \t0|p1|Mux23~0 , t0|p1|Mux23~0, DE2_115, 1
instance = comp, \t0|p1|data_r[0] , t0|p1|data_r[0], DE2_115, 1
instance = comp, \t0|p1|data_w[1]~14 , t0|p1|data_w[1]~14, DE2_115, 1
instance = comp, \t0|p1|data_r[1] , t0|p1|data_r[1], DE2_115, 1
instance = comp, \t0|p1|data_w[2]~13 , t0|p1|data_w[2]~13, DE2_115, 1
instance = comp, \t0|p1|data_r[2] , t0|p1|data_r[2], DE2_115, 1
instance = comp, \t0|p1|data_w[3]~12 , t0|p1|data_w[3]~12, DE2_115, 1
instance = comp, \t0|p1|data_r[3] , t0|p1|data_r[3], DE2_115, 1
instance = comp, \t0|p1|data_w[4]~11 , t0|p1|data_w[4]~11, DE2_115, 1
instance = comp, \t0|p1|data_r[4] , t0|p1|data_r[4], DE2_115, 1
instance = comp, \t0|p1|data_w[5]~10 , t0|p1|data_w[5]~10, DE2_115, 1
instance = comp, \t0|p1|data_r[5] , t0|p1|data_r[5], DE2_115, 1
instance = comp, \t0|p1|data_w[6]~9 , t0|p1|data_w[6]~9, DE2_115, 1
instance = comp, \t0|p1|data_r[6] , t0|p1|data_r[6], DE2_115, 1
instance = comp, \t0|p1|data_w[7]~8 , t0|p1|data_w[7]~8, DE2_115, 1
instance = comp, \t0|p1|data_r[7] , t0|p1|data_r[7], DE2_115, 1
instance = comp, \t0|p1|data_w[8]~7 , t0|p1|data_w[8]~7, DE2_115, 1
instance = comp, \t0|p1|data_r[8] , t0|p1|data_r[8], DE2_115, 1
instance = comp, \t0|p1|data_w[9]~6 , t0|p1|data_w[9]~6, DE2_115, 1
instance = comp, \t0|p1|data_r[9] , t0|p1|data_r[9], DE2_115, 1
instance = comp, \t0|p1|data_w[10]~5 , t0|p1|data_w[10]~5, DE2_115, 1
instance = comp, \t0|p1|data_r[10] , t0|p1|data_r[10], DE2_115, 1
instance = comp, \t0|p1|data_w[11]~4 , t0|p1|data_w[11]~4, DE2_115, 1
instance = comp, \t0|p1|data_r[11] , t0|p1|data_r[11], DE2_115, 1
instance = comp, \t0|p1|data_w[12]~3 , t0|p1|data_w[12]~3, DE2_115, 1
instance = comp, \t0|p1|data_r[12] , t0|p1|data_r[12], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~26 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[13]~2 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[13]~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[13] , t0|p1|dsp1|add_data_r[13], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~26 , t0|p1|dsp1|Add3~26, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~34 , t0|p1|dsp1|Add3~34, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[13] , t0|p1|dsp1|data_r[13], DE2_115, 1
instance = comp, \t0|p1|data_w[13]~2 , t0|p1|data_w[13]~2, DE2_115, 1
instance = comp, \t0|p1|data_r[13] , t0|p1|data_r[13], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~28 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[14]~1 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[14]~1, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[14] , t0|p1|dsp1|add_data_r[14], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~28 , t0|p1|dsp1|Add3~28, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~33 , t0|p1|dsp1|Add3~33, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[14] , t0|p1|dsp1|data_r[14], DE2_115, 1
instance = comp, \t0|p1|data_w[14]~1 , t0|p1|data_w[14]~1, DE2_115, 1
instance = comp, \t0|p1|data_r[14] , t0|p1|data_r[14], DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_0|_~2 , t0|p1|dsp1|Div0|auto_generated|divider|divider|add_sub_0|_~2, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|op_1~30 , t0|p1|dsp1|Div0|auto_generated|divider|op_1~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Div0|auto_generated|divider|quotient[15]~0 , t0|p1|dsp1|Div0|auto_generated|divider|quotient[15]~0, DE2_115, 1
instance = comp, \t0|p1|dsp1|add_data_r[15] , t0|p1|dsp1|add_data_r[15], DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~30 , t0|p1|dsp1|Add3~30, DE2_115, 1
instance = comp, \t0|p1|dsp1|Add3~32 , t0|p1|dsp1|Add3~32, DE2_115, 1
instance = comp, \t0|p1|dsp1|data_r[15] , t0|p1|dsp1|data_r[15], DE2_115, 1
instance = comp, \t0|p1|data_w[15]~0 , t0|p1|data_w[15]~0, DE2_115, 1
instance = comp, \t0|p1|data_r[15] , t0|p1|data_r[15], DE2_115, 1
instance = comp, \t0|p1|Add0~0 , t0|p1|Add0~0, DE2_115, 1
instance = comp, \t0|p1|AUD_DACDAT~0 , t0|p1|AUD_DACDAT~0, DE2_115, 1
instance = comp, \t0|p1|bitctr_w[0]~3 , t0|p1|bitctr_w[0]~3, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[2]~0 , t0|p1|bitctr_r[2]~0, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[0] , t0|p1|bitctr_r[0], DE2_115, 1
instance = comp, \t0|p1|Add0~2 , t0|p1|Add0~2, DE2_115, 1
instance = comp, \t0|p1|bitctr_w[1]~2 , t0|p1|bitctr_w[1]~2, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[1] , t0|p1|bitctr_r[1], DE2_115, 1
instance = comp, \t0|p1|Add0~4 , t0|p1|Add0~4, DE2_115, 1
instance = comp, \t0|p1|bitctr_w[2]~1 , t0|p1|bitctr_w[2]~1, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[2] , t0|p1|bitctr_r[2], DE2_115, 1
instance = comp, \t0|p1|Add0~6 , t0|p1|Add0~6, DE2_115, 1
instance = comp, \t0|p1|bitctr_w[3]~0 , t0|p1|bitctr_w[3]~0, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[3] , t0|p1|bitctr_r[3], DE2_115, 1
instance = comp, \t0|p1|Add0~8 , t0|p1|Add0~8, DE2_115, 1
instance = comp, \t0|p1|Mux2~0 , t0|p1|Mux2~0, DE2_115, 1
instance = comp, \t0|p1|bitctr_r[4] , t0|p1|bitctr_r[4], DE2_115, 1
instance = comp, \t0|p1|AUD_DACDAT~1 , t0|p1|AUD_DACDAT~1, DE2_115, 1
instance = comp, \t0|p1|AUD_DACDAT~2 , t0|p1|AUD_DACDAT~2, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_w.11~1 , I2cS|sclk|sclk_counter_w.11~1, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_r.11 , I2cS|sclk|sclk_counter_r.11, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_w.01~0 , I2cS|sclk|sclk_counter_w.01~0, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_r.01 , I2cS|sclk|sclk_counter_r.01, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_w.10~0 , I2cS|sclk|sclk_counter_w.10~0, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_r.10 , I2cS|sclk|sclk_counter_r.10, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_w.11~0 , I2cS|sclk|sclk_counter_w.11~0, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_w.00~0 , I2cS|sclk|sclk_counter_w.00~0, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_counter_r.00 , I2cS|sclk|sclk_counter_r.00, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_w~1 , I2cS|sclk|sclk_w~1, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_w~2 , I2cS|sclk|sclk_w~2, DE2_115, 1
instance = comp, \I2cS|sclk|sclk_r , I2cS|sclk|sclk_r, DE2_115, 1
instance = comp, \t0|Selector31~0 , t0|Selector31~0, DE2_115, 1
instance = comp, \t0|Selector30~0 , t0|Selector30~0, DE2_115, 1
instance = comp, \t0|Selector29~0 , t0|Selector29~0, DE2_115, 1
instance = comp, \t0|Selector28~0 , t0|Selector28~0, DE2_115, 1
instance = comp, \t0|Selector27~0 , t0|Selector27~0, DE2_115, 1
instance = comp, \t0|Selector26~0 , t0|Selector26~0, DE2_115, 1
instance = comp, \t0|Selector25~0 , t0|Selector25~0, DE2_115, 1
instance = comp, \t0|Selector24~0 , t0|Selector24~0, DE2_115, 1
instance = comp, \t0|Selector23~6 , t0|Selector23~6, DE2_115, 1
instance = comp, \t0|Selector16~1 , t0|Selector16~1, DE2_115, 1
instance = comp, \t0|Selector15~1 , t0|Selector15~1, DE2_115, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE2_115, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE2_115, 1
instance = comp, \ENETCLK_25~input , ENETCLK_25~input, DE2_115, 1
instance = comp, \SMA_CLKIN~input , SMA_CLKIN~input, DE2_115, 1
instance = comp, \SW[1]~input , SW[1]~input, DE2_115, 1
instance = comp, \SW[9]~input , SW[9]~input, DE2_115, 1
instance = comp, \SW[10]~input , SW[10]~input, DE2_115, 1
instance = comp, \SW[11]~input , SW[11]~input, DE2_115, 1
instance = comp, \SW[12]~input , SW[12]~input, DE2_115, 1
instance = comp, \SW[13]~input , SW[13]~input, DE2_115, 1
instance = comp, \SW[14]~input , SW[14]~input, DE2_115, 1
instance = comp, \SW[15]~input , SW[15]~input, DE2_115, 1
instance = comp, \SW[16]~input , SW[16]~input, DE2_115, 1
instance = comp, \UART_RTS~input , UART_RTS~input, DE2_115, 1
instance = comp, \UART_RXD~input , UART_RXD~input, DE2_115, 1
instance = comp, \SD_WP_N~input , SD_WP_N~input, DE2_115, 1
instance = comp, \ENET0_INT_N~input , ENET0_INT_N~input, DE2_115, 1
instance = comp, \ENET0_MDIO~input , ENET0_MDIO~input, DE2_115, 1
instance = comp, \ENET0_RX_CLK~input , ENET0_RX_CLK~input, DE2_115, 1
instance = comp, \ENET0_RX_COL~input , ENET0_RX_COL~input, DE2_115, 1
instance = comp, \ENET0_RX_CRS~input , ENET0_RX_CRS~input, DE2_115, 1
instance = comp, \ENET0_RX_DATA[0]~input , ENET0_RX_DATA[0]~input, DE2_115, 1
instance = comp, \ENET0_RX_DATA[1]~input , ENET0_RX_DATA[1]~input, DE2_115, 1
instance = comp, \ENET0_RX_DATA[2]~input , ENET0_RX_DATA[2]~input, DE2_115, 1
instance = comp, \ENET0_RX_DATA[3]~input , ENET0_RX_DATA[3]~input, DE2_115, 1
instance = comp, \ENET0_RX_DV~input , ENET0_RX_DV~input, DE2_115, 1
instance = comp, \ENET0_RX_ER~input , ENET0_RX_ER~input, DE2_115, 1
instance = comp, \ENET0_TX_CLK~input , ENET0_TX_CLK~input, DE2_115, 1
instance = comp, \ENET0_LINK100~input , ENET0_LINK100~input, DE2_115, 1
instance = comp, \ENET1_INT_N~input , ENET1_INT_N~input, DE2_115, 1
instance = comp, \ENET1_MDIO~input , ENET1_MDIO~input, DE2_115, 1
instance = comp, \ENET1_RX_CLK~input , ENET1_RX_CLK~input, DE2_115, 1
instance = comp, \ENET1_RX_COL~input , ENET1_RX_COL~input, DE2_115, 1
instance = comp, \ENET1_RX_CRS~input , ENET1_RX_CRS~input, DE2_115, 1
instance = comp, \ENET1_RX_DATA[0]~input , ENET1_RX_DATA[0]~input, DE2_115, 1
instance = comp, \ENET1_RX_DATA[1]~input , ENET1_RX_DATA[1]~input, DE2_115, 1
instance = comp, \ENET1_RX_DATA[2]~input , ENET1_RX_DATA[2]~input, DE2_115, 1
instance = comp, \ENET1_RX_DATA[3]~input , ENET1_RX_DATA[3]~input, DE2_115, 1
instance = comp, \ENET1_RX_DV~input , ENET1_RX_DV~input, DE2_115, 1
instance = comp, \ENET1_RX_ER~input , ENET1_RX_ER~input, DE2_115, 1
instance = comp, \ENET1_TX_CLK~input , ENET1_TX_CLK~input, DE2_115, 1
instance = comp, \ENET1_LINK100~input , ENET1_LINK100~input, DE2_115, 1
instance = comp, \TD_CLK27~input , TD_CLK27~input, DE2_115, 1
instance = comp, \TD_DATA[0]~input , TD_DATA[0]~input, DE2_115, 1
instance = comp, \TD_DATA[1]~input , TD_DATA[1]~input, DE2_115, 1
instance = comp, \TD_DATA[2]~input , TD_DATA[2]~input, DE2_115, 1
instance = comp, \TD_DATA[3]~input , TD_DATA[3]~input, DE2_115, 1
instance = comp, \TD_DATA[4]~input , TD_DATA[4]~input, DE2_115, 1
instance = comp, \TD_DATA[5]~input , TD_DATA[5]~input, DE2_115, 1
instance = comp, \TD_DATA[6]~input , TD_DATA[6]~input, DE2_115, 1
instance = comp, \TD_DATA[7]~input , TD_DATA[7]~input, DE2_115, 1
instance = comp, \TD_HS~input , TD_HS~input, DE2_115, 1
instance = comp, \TD_VS~input , TD_VS~input, DE2_115, 1
instance = comp, \OTG_INT~input , OTG_INT~input, DE2_115, 1
instance = comp, \IRDA_RXD~input , IRDA_RXD~input, DE2_115, 1
instance = comp, \FL_RY~input , FL_RY~input, DE2_115, 1
instance = comp, \HSMC_CLKIN_P1~input , HSMC_CLKIN_P1~input, DE2_115, 1
instance = comp, \HSMC_CLKIN_P2~input , HSMC_CLKIN_P2~input, DE2_115, 1
instance = comp, \HSMC_CLKIN0~input , HSMC_CLKIN0~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[0]~input , HSMC_RX_D_P[0]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[1]~input , HSMC_RX_D_P[1]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[2]~input , HSMC_RX_D_P[2]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[3]~input , HSMC_RX_D_P[3]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[4]~input , HSMC_RX_D_P[4]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[5]~input , HSMC_RX_D_P[5]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[6]~input , HSMC_RX_D_P[6]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[7]~input , HSMC_RX_D_P[7]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[8]~input , HSMC_RX_D_P[8]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[9]~input , HSMC_RX_D_P[9]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[10]~input , HSMC_RX_D_P[10]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[11]~input , HSMC_RX_D_P[11]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[12]~input , HSMC_RX_D_P[12]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[13]~input , HSMC_RX_D_P[13]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[14]~input , HSMC_RX_D_P[14]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[15]~input , HSMC_RX_D_P[15]~input, DE2_115, 1
instance = comp, \HSMC_RX_D_P[16]~input , HSMC_RX_D_P[16]~input, DE2_115, 1
instance = comp, \LCD_DATA[0]~input , LCD_DATA[0]~input, DE2_115, 1
instance = comp, \LCD_DATA[1]~input , LCD_DATA[1]~input, DE2_115, 1
instance = comp, \LCD_DATA[2]~input , LCD_DATA[2]~input, DE2_115, 1
instance = comp, \LCD_DATA[3]~input , LCD_DATA[3]~input, DE2_115, 1
instance = comp, \LCD_DATA[4]~input , LCD_DATA[4]~input, DE2_115, 1
instance = comp, \LCD_DATA[5]~input , LCD_DATA[5]~input, DE2_115, 1
instance = comp, \LCD_DATA[6]~input , LCD_DATA[6]~input, DE2_115, 1
instance = comp, \LCD_DATA[7]~input , LCD_DATA[7]~input, DE2_115, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE2_115, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE2_115, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE2_115, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE2_115, 1
instance = comp, \SD_CMD~input , SD_CMD~input, DE2_115, 1
instance = comp, \SD_DAT[0]~input , SD_DAT[0]~input, DE2_115, 1
instance = comp, \SD_DAT[1]~input , SD_DAT[1]~input, DE2_115, 1
instance = comp, \SD_DAT[2]~input , SD_DAT[2]~input, DE2_115, 1
instance = comp, \SD_DAT[3]~input , SD_DAT[3]~input, DE2_115, 1
instance = comp, \EEP_I2C_SDAT~input , EEP_I2C_SDAT~input, DE2_115, 1
instance = comp, \OTG_DATA[0]~input , OTG_DATA[0]~input, DE2_115, 1
instance = comp, \OTG_DATA[1]~input , OTG_DATA[1]~input, DE2_115, 1
instance = comp, \OTG_DATA[2]~input , OTG_DATA[2]~input, DE2_115, 1
instance = comp, \OTG_DATA[3]~input , OTG_DATA[3]~input, DE2_115, 1
instance = comp, \OTG_DATA[4]~input , OTG_DATA[4]~input, DE2_115, 1
instance = comp, \OTG_DATA[5]~input , OTG_DATA[5]~input, DE2_115, 1
instance = comp, \OTG_DATA[6]~input , OTG_DATA[6]~input, DE2_115, 1
instance = comp, \OTG_DATA[7]~input , OTG_DATA[7]~input, DE2_115, 1
instance = comp, \OTG_DATA[8]~input , OTG_DATA[8]~input, DE2_115, 1
instance = comp, \OTG_DATA[9]~input , OTG_DATA[9]~input, DE2_115, 1
instance = comp, \OTG_DATA[10]~input , OTG_DATA[10]~input, DE2_115, 1
instance = comp, \OTG_DATA[11]~input , OTG_DATA[11]~input, DE2_115, 1
instance = comp, \OTG_DATA[12]~input , OTG_DATA[12]~input, DE2_115, 1
instance = comp, \OTG_DATA[13]~input , OTG_DATA[13]~input, DE2_115, 1
instance = comp, \OTG_DATA[14]~input , OTG_DATA[14]~input, DE2_115, 1
instance = comp, \OTG_DATA[15]~input , OTG_DATA[15]~input, DE2_115, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, DE2_115, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, DE2_115, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, DE2_115, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, DE2_115, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, DE2_115, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, DE2_115, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, DE2_115, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, DE2_115, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, DE2_115, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, DE2_115, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, DE2_115, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, DE2_115, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, DE2_115, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, DE2_115, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, DE2_115, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, DE2_115, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, DE2_115, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, DE2_115, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, DE2_115, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, DE2_115, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, DE2_115, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, DE2_115, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, DE2_115, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, DE2_115, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, DE2_115, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, DE2_115, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, DE2_115, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, DE2_115, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, DE2_115, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, DE2_115, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, DE2_115, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, DE2_115, 1
instance = comp, \FL_DQ[0]~input , FL_DQ[0]~input, DE2_115, 1
instance = comp, \FL_DQ[1]~input , FL_DQ[1]~input, DE2_115, 1
instance = comp, \FL_DQ[2]~input , FL_DQ[2]~input, DE2_115, 1
instance = comp, \FL_DQ[3]~input , FL_DQ[3]~input, DE2_115, 1
instance = comp, \FL_DQ[4]~input , FL_DQ[4]~input, DE2_115, 1
instance = comp, \FL_DQ[5]~input , FL_DQ[5]~input, DE2_115, 1
instance = comp, \FL_DQ[6]~input , FL_DQ[6]~input, DE2_115, 1
instance = comp, \FL_DQ[7]~input , FL_DQ[7]~input, DE2_115, 1
instance = comp, \GPIO[0]~input , GPIO[0]~input, DE2_115, 1
instance = comp, \GPIO[1]~input , GPIO[1]~input, DE2_115, 1
instance = comp, \GPIO[2]~input , GPIO[2]~input, DE2_115, 1
instance = comp, \GPIO[3]~input , GPIO[3]~input, DE2_115, 1
instance = comp, \GPIO[4]~input , GPIO[4]~input, DE2_115, 1
instance = comp, \GPIO[5]~input , GPIO[5]~input, DE2_115, 1
instance = comp, \GPIO[6]~input , GPIO[6]~input, DE2_115, 1
instance = comp, \GPIO[7]~input , GPIO[7]~input, DE2_115, 1
instance = comp, \GPIO[8]~input , GPIO[8]~input, DE2_115, 1
instance = comp, \GPIO[9]~input , GPIO[9]~input, DE2_115, 1
instance = comp, \GPIO[10]~input , GPIO[10]~input, DE2_115, 1
instance = comp, \GPIO[11]~input , GPIO[11]~input, DE2_115, 1
instance = comp, \GPIO[12]~input , GPIO[12]~input, DE2_115, 1
instance = comp, \GPIO[13]~input , GPIO[13]~input, DE2_115, 1
instance = comp, \GPIO[14]~input , GPIO[14]~input, DE2_115, 1
instance = comp, \GPIO[15]~input , GPIO[15]~input, DE2_115, 1
instance = comp, \GPIO[16]~input , GPIO[16]~input, DE2_115, 1
instance = comp, \GPIO[17]~input , GPIO[17]~input, DE2_115, 1
instance = comp, \GPIO[18]~input , GPIO[18]~input, DE2_115, 1
instance = comp, \GPIO[19]~input , GPIO[19]~input, DE2_115, 1
instance = comp, \GPIO[20]~input , GPIO[20]~input, DE2_115, 1
instance = comp, \GPIO[21]~input , GPIO[21]~input, DE2_115, 1
instance = comp, \GPIO[22]~input , GPIO[22]~input, DE2_115, 1
instance = comp, \GPIO[23]~input , GPIO[23]~input, DE2_115, 1
instance = comp, \GPIO[24]~input , GPIO[24]~input, DE2_115, 1
instance = comp, \GPIO[25]~input , GPIO[25]~input, DE2_115, 1
instance = comp, \GPIO[26]~input , GPIO[26]~input, DE2_115, 1
instance = comp, \GPIO[27]~input , GPIO[27]~input, DE2_115, 1
instance = comp, \GPIO[28]~input , GPIO[28]~input, DE2_115, 1
instance = comp, \GPIO[29]~input , GPIO[29]~input, DE2_115, 1
instance = comp, \GPIO[30]~input , GPIO[30]~input, DE2_115, 1
instance = comp, \GPIO[31]~input , GPIO[31]~input, DE2_115, 1
instance = comp, \GPIO[32]~input , GPIO[32]~input, DE2_115, 1
instance = comp, \GPIO[33]~input , GPIO[33]~input, DE2_115, 1
instance = comp, \GPIO[34]~input , GPIO[34]~input, DE2_115, 1
instance = comp, \GPIO[35]~input , GPIO[35]~input, DE2_115, 1
instance = comp, \HSMC_D[0]~input , HSMC_D[0]~input, DE2_115, 1
instance = comp, \HSMC_D[1]~input , HSMC_D[1]~input, DE2_115, 1
instance = comp, \HSMC_D[2]~input , HSMC_D[2]~input, DE2_115, 1
instance = comp, \HSMC_D[3]~input , HSMC_D[3]~input, DE2_115, 1
instance = comp, \EX_IO[0]~input , EX_IO[0]~input, DE2_115, 1
instance = comp, \EX_IO[1]~input , EX_IO[1]~input, DE2_115, 1
instance = comp, \EX_IO[2]~input , EX_IO[2]~input, DE2_115, 1
instance = comp, \EX_IO[3]~input , EX_IO[3]~input, DE2_115, 1
instance = comp, \EX_IO[4]~input , EX_IO[4]~input, DE2_115, 1
instance = comp, \EX_IO[5]~input , EX_IO[5]~input, DE2_115, 1
instance = comp, \EX_IO[6]~input , EX_IO[6]~input, DE2_115, 1
instance = comp, \I2C_SDAT~input , I2C_SDAT~input, DE2_115, 1
