// Generated by CIRCT firtool-1.62.0
module MacUnit(
  input         clock,
                reset,
  input  [31:0] io_a,
                io_b,
                io_c,
  output [31:0] io_result,
  output        io_valid
);

  reg [31:0] mult_result;
  reg [31:0] add_result;
  reg        valid_pipe_0;
  reg        valid_pipe_1;
  always @(posedge clock) begin
    if (reset) begin
      mult_result <= 32'h0;
      add_result <= 32'h0;
      valid_pipe_0 <= 1'h0;
      valid_pipe_1 <= 1'h0;
    end
    else begin
      mult_result <= io_a * io_b;
      add_result <= mult_result + io_c;
      valid_pipe_0 <= 1'h1;
      valid_pipe_1 <= valid_pipe_0;
    end
  end // always @(posedge)
  assign io_result = add_result;
  assign io_valid = valid_pipe_1;
endmodule

