$date
	Tue Jul  1 16:39:28 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_controller $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 # REack $end
$var wire 1 $ Rreq $end
$var wire 1 % clk $end
$var wire 1 & sample $end
$var reg 1 ' Err0 $end
$var reg 1 ( Err1 $end
$var reg 1 ) LEack $end
$var reg 1 * Lreq $end
$var reg 1 + REreq $end
$var reg 1 , Rack $end
$var reg 2 - cnt [1:0] $end
$var integer 32 . done [31:0] $end
$var integer 32 / i [31:0] $end
$var reg 1 0 rst $end
$var reg 1 1 state $end
$scope module uut $end
$var wire 1 2 Err0 $end
$var wire 1 3 Err1 $end
$var wire 1 4 LEack $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 5 Lreq $end
$var wire 1 # REack $end
$var wire 1 6 REreq $end
$var wire 1 7 Rack $end
$var wire 1 $ Rreq $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 % clk $end
$var wire 1 : rst $end
$var wire 1 & sample $end
$var wire 1 ; z0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z;
0:
x9
x8
07
06
05
04
03
02
11
00
b1 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
z&
x%
x$
z#
z"
z!
$end
#1
0;
0&
0#
0!
0"
08
#2
0%
0$
#5
10
1:
09
#7
1*
15
#8
1!
#13
1)
14
#14
1$
1%
#19
1+
16
#20
1&
#22
1'
12
#23
0%
1"
18
#24
1;
1#
0&
#26
b1 -
0'
02
#27
08
#28
0;
0*
05
#29
1,
17
#30
0!
#35
0)
04
#36
0$
1%
#41
0+
06
#42
1&
#44
1'
12
#45
0%
0"
18
#46
1;
0&
0#
#48
01
b0 -
0'
02
#49
08
#50
0;
1*
15
#51
0,
07
#52
1!
#57
1)
14
#58
1$
1%
#63
1+
16
#64
1&
#66
1(
13
#67
0%
1"
#71
19
#72
1;
0&
1#
0*
05
#74
b1 -
0(
03
#77
1,
17
#78
0;
#79
0!
09
#84
0)
04
#85
0$
1%
#90
0+
06
#91
1&
#93
1(
13
#94
0%
0"
#98
19
#99
1;
0&
0#
1*
15
#101
11
b0 -
0(
03
#104
0,
07
#105
1!
0;
#106
09
#110
1)
14
#111
1$
1%
#116
1+
16
#117
1&
#119
1'
12
#120
0%
1"
18
#121
1;
1#
0&
#123
b1 -
0'
02
#124
08
#125
0;
0*
05
#126
1,
17
#127
0!
#132
0)
04
#133
0$
1%
#138
0+
06
#139
1&
#141
1'
12
#142
0%
0"
18
#143
1;
0&
0#
#145
01
b0 -
0'
02
#146
08
#147
0;
1*
15
#148
0,
07
#149
1!
#154
1)
14
#155
1$
1%
#160
1+
16
#161
1&
#163
1(
13
#164
0%
1"
#168
19
#169
1;
0&
1#
0*
05
#171
b1 -
0(
03
#174
1,
17
#175
0;
#176
0!
09
#181
0)
04
#182
0$
1%
#187
0+
06
#188
1&
#190
1(
13
#191
0%
0"
#195
19
#196
1;
0&
0#
1*
15
#198
11
b0 -
0(
03
#201
0,
07
#202
1!
0;
#203
09
#207
1)
14
#208
1$
1%
#213
1+
16
#214
1&
#216
1'
12
#217
0%
1"
18
#218
1;
1#
0&
#220
b1 -
0'
02
#221
08
#222
0;
0*
05
#223
1,
17
#224
0!
#229
0)
04
#230
0$
1%
#235
0+
06
#236
1&
#238
1'
12
#239
0%
0"
18
#240
1;
0&
0#
#242
01
b0 -
0'
02
#243
08
#244
0;
1*
15
#245
0,
07
#246
1!
#251
1)
14
#252
1$
1%
#257
1+
16
#258
1&
#260
1(
13
#261
0%
1"
#265
19
#266
1;
0&
1#
0*
05
#268
b1 -
0(
03
#271
1,
17
#272
0;
#273
0!
09
#278
0)
04
#279
0$
1%
#284
0+
06
#285
1&
#287
1(
13
#288
0%
0"
#292
19
#293
1;
0&
0#
1*
15
#295
11
b0 -
0(
03
#298
0,
07
#299
1!
0;
#300
09
#304
1)
14
#305
1$
1%
#310
1+
16
#311
1&
#313
1'
12
#314
0%
1"
18
#315
1;
1#
0&
#317
b1 -
0'
02
#318
08
#319
0;
0*
05
#320
1,
17
#321
0!
#326
0)
04
#327
0$
1%
#332
0+
06
#333
1&
#335
1'
12
#336
0%
0"
18
#337
1;
0&
0#
#339
01
b0 -
0'
02
#340
08
#341
0;
1*
15
#342
0,
07
#343
1!
#348
1)
14
#349
1$
1%
#354
1+
16
#355
1&
#357
1(
13
#358
0%
1"
#362
19
#363
1;
0&
1#
0*
05
#365
b1 -
0(
03
#368
1,
17
#369
0;
#370
0!
09
#375
0)
04
#376
0$
1%
#381
0+
06
#382
1&
#384
1(
13
#385
0%
0"
#389
19
#390
1;
0&
0#
1*
15
#392
11
b0 -
0(
03
#395
0,
07
#396
1!
0;
#397
09
#401
1)
14
#402
1$
1%
#407
1+
16
#408
1&
#410
1'
12
#411
0%
1"
18
#412
1;
1#
0&
#414
b1 -
0'
02
#415
08
#416
0;
0*
05
#417
1,
17
#418
0!
#423
0)
04
#424
0$
1%
#429
0+
06
#430
1&
#432
1'
12
#433
0%
0"
18
#434
1;
0&
0#
#436
01
b0 -
0'
02
#437
08
#438
0;
1*
15
#439
0,
07
#440
1!
#445
1)
14
#446
1$
1%
#451
1+
16
#452
1&
#454
1(
13
#455
0%
1"
#459
19
#460
1;
0&
1#
0*
05
#462
b1 -
0(
03
#465
1,
17
#466
0;
#467
0!
09
#472
0)
04
#473
0$
1%
#478
0+
06
#479
1&
#481
1(
13
#482
0%
0"
#486
19
#487
1;
0&
0#
1*
15
#489
11
b0 -
0(
03
#492
0,
07
#493
1!
0;
#494
09
#498
1)
14
#499
1$
1%
#504
1+
16
#505
1&
#507
1'
12
