<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p520" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_520{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_520{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_520{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_520{left:69px;bottom:1084px;}
#t5_520{left:95px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#t6_520{left:387px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t7_520{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#t8_520{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t9_520{left:706px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#ta_520{left:95px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tb_520{left:95px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#tc_520{left:95px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_520{left:501px;bottom:1004px;letter-spacing:-0.24px;}
#te_520{left:536px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tf_520{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_520{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_520{left:69px;bottom:923px;letter-spacing:0.16px;}
#ti_520{left:69px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tj_520{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_520{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_520{left:69px;bottom:848px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tm_520{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_520{left:69px;bottom:645px;}
#to_520{left:95px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_520{left:417px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_520{left:95px;bottom:632px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#tr_520{left:95px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_520{left:95px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tt_520{left:95px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_520{left:656px;bottom:581px;letter-spacing:-0.24px;}
#tv_520{left:691px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_520{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_520{left:69px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_520{left:69px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tz_520{left:69px;bottom:483px;letter-spacing:0.16px;}
#t10_520{left:69px;bottom:459px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_520{left:69px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_520{left:69px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_520{left:69px;bottom:218px;}
#t14_520{left:95px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_520{left:348px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_520{left:95px;bottom:204px;letter-spacing:-0.17px;word-spacing:-1.21px;}
#t17_520{left:560px;bottom:204px;}
#t18_520{left:570px;bottom:204px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t19_520{left:672px;bottom:204px;}
#t1a_520{left:682px;bottom:204px;letter-spacing:-0.2px;word-spacing:-1.18px;}
#t1b_520{left:95px;bottom:188px;}
#t1c_520{left:105px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1d_520{left:330px;bottom:188px;}
#t1e_520{left:340px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_520{left:565px;bottom:188px;}
#t1g_520{left:575px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1h_520{left:95px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_520{left:670px;bottom:171px;letter-spacing:-0.24px;}
#t1j_520{left:705px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_520{left:95px;bottom:154px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_520{left:69px;bottom:128px;}
#t1m_520{left:95px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_520{left:276px;bottom:700px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1o_520{left:378px;bottom:700px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1p_520{left:312px;bottom:273px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_520{left:413px;bottom:273px;letter-spacing:0.16px;word-spacing:0.02px;}
#t1r_520{left:272px;bottom:789px;letter-spacing:-0.16px;}
#t1s_520{left:679px;bottom:789px;}
#t1t_520{left:373px;bottom:766px;letter-spacing:0.01px;}
#t1u_520{left:279px;bottom:378px;letter-spacing:-0.16px;}
#t1v_520{left:686px;bottom:378px;}
#t1w_520{left:452px;bottom:355px;letter-spacing:0.13px;}
#t1x_520{left:662px;bottom:379px;}
#t1y_520{left:369px;bottom:322px;letter-spacing:0.01px;}
#t1z_520{left:260px;bottom:310px;letter-spacing:0.13px;}

.s1_520{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_520{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_520{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_520{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_520{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_520{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_520{font-size:11px;font-family:Arial_3ed;color:#000;}
.s8_520{font-size:12px;font-family:Arial_3ed;color:#000;}
.t.v0_520{transform:scaleX(1.022);}
.t.v1_520{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts520" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg520Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg520" style="-webkit-user-select: none;"><object width="935" height="1210" data="520/520.svg" type="image/svg+xml" id="pdf520" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_520" class="t s1_520">15-24 </span><span id="t2_520" class="t s1_520">Vol. 3B </span>
<span id="t3_520" class="t s2_520">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_520" class="t s3_520">• </span><span id="t5_520" class="t s4_520">Pkg_Duty_Cycle_Cnt (bits 63:0, R/O) </span><span id="t6_520" class="t s5_520">— Stores accumulated HDC forced-idle cycle count of this processor </span>
<span id="t7_520" class="t s5_520">core since last RESET. This counter increments at the same rate of the TSC. Package shallow residency may be </span>
<span id="t8_520" class="t s5_520">implementation specific. In the initial implementation, the threshold is package C2-state. </span><span id="t9_520" class="t s5_520">The count is updated </span>
<span id="ta_520" class="t s5_520">only after package C2-state exit from a forced idled C-state. At each update, the increment counts cycles when </span>
<span id="tb_520" class="t s5_520">the package is in C2 state and at least one processor core in this package was forced into idle state due to HDC. </span>
<span id="tc_520" class="t s5_520">If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="td_520" class="t v0_520 s5_520">may </span><span id="te_520" class="t s5_520">cause a #GP fault. Default = zero (0). </span>
<span id="tf_520" class="t s5_520">A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor </span>
<span id="tg_520" class="t s5_520">package never serviced any forced HDC idle. </span>
<span id="th_520" class="t s6_520">MSR_PKG_HDC_DEEP_RESIDENCY </span>
<span id="ti_520" class="t s5_520">The counter MSR_PKG_HDC_DEEP_RESIDENCY allows software to track HDC residency time when the package is </span>
<span id="tj_520" class="t s5_520">in a software-specified package Cx state, all processor cores in the package are not active and at least one logical </span>
<span id="tk_520" class="t s5_520">processor was forced into idle state due to HDC. Selection of a specific package Cx state can be configured using </span>
<span id="tl_520" class="t s5_520">MSR_PKG_HDC_CONFIG. The layout of the MSR_PKG_HDC_DEEP_RESIDENCY is shown in Figure 15-21. There is </span>
<span id="tm_520" class="t s5_520">one MSR_PKG_HDC_DEEP_RESIDENCY per package. The bit fields are described below: </span>
<span id="tn_520" class="t s3_520">• </span><span id="to_520" class="t s4_520">Pkg_Cx_Duty_Cycle_Cnt (bits 63:0, R/O) </span><span id="tp_520" class="t s5_520">— Stores accumulated HDC forced-idle cycle count of this </span>
<span id="tq_520" class="t s5_520">processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated only </span>
<span id="tr_520" class="t s5_520">after package C-state exit from a forced idle state. At each update, the increment counts cycles when the </span>
<span id="ts_520" class="t s5_520">package is in the software-configured Cx state and at least one processor core in this package was forced into </span>
<span id="tt_520" class="t s5_520">idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="tu_520" class="t v0_520 s5_520">may </span><span id="tv_520" class="t s5_520">cause a #GP fault. </span>
<span id="tw_520" class="t s5_520">Default = zero (0). </span>
<span id="tx_520" class="t s5_520">A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor </span>
<span id="ty_520" class="t s5_520">package never serviced any forced HDC idle. </span>
<span id="tz_520" class="t s6_520">MSR_PKG_HDC_CONFIG </span>
<span id="t10_520" class="t s5_520">MSR_PKG_HDC_CONFIG allows software to configure the package Cx state that the counter MSR_PKG_HD- </span>
<span id="t11_520" class="t s5_520">C_DEEP_RESIDENCY monitors. The layout of the MSR_PKG_HDC_CONFIG is shown in Figure 15-22. There is one </span>
<span id="t12_520" class="t s5_520">MSR_PKG_HDC_CONFIG per package. The bit fields are described below: </span>
<span id="t13_520" class="t s3_520">• </span><span id="t14_520" class="t s4_520">Pkg_Cx_Monitor (bits 2:0, R/W) </span><span id="t15_520" class="t s5_520">— Selects which package C-state the MSR_HDC_DEEP_RESIDENCY </span>
<span id="t16_520" class="t s5_520">counter will monitor. The encoding of the HDC_Cx_Monitor field are: </span><span id="t17_520" class="t s4_520">0</span><span id="t18_520" class="t s5_520">: no-counting; </span><span id="t19_520" class="t s4_520">1</span><span id="t1a_520" class="t s5_520">: count package C2 only, </span>
<span id="t1b_520" class="t s4_520">2</span><span id="t1c_520" class="t s5_520">: count package C3 and deeper; </span><span id="t1d_520" class="t s4_520">3</span><span id="t1e_520" class="t s5_520">: count package C6 and deeper; </span><span id="t1f_520" class="t s4_520">4</span><span id="t1g_520" class="t s5_520">: count package C7 and deeper; other </span>
<span id="t1h_520" class="t s5_520">encodings are reserved. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="t1i_520" class="t v0_520 s5_520">may </span><span id="t1j_520" class="t s5_520">cause a #GP fault. </span>
<span id="t1k_520" class="t s5_520">Default = zero (0). </span>
<span id="t1l_520" class="t s3_520">• </span><span id="t1m_520" class="t s5_520">Bits 63:3 are reserved and must be zero. </span>
<span id="t1n_520" class="t s6_520">Figure 15-21. </span><span id="t1o_520" class="t s6_520">MSR_PKG_HDC_DEEP_RESIDENCY MSR </span>
<span id="t1p_520" class="t s6_520">Figure 15-22. </span><span id="t1q_520" class="t s6_520">MSR_PKG_HDC_CONFIG MSR </span>
<span id="t1r_520" class="t s7_520">63 </span><span id="t1s_520" class="t s7_520">0 </span>
<span id="t1t_520" class="t v1_520 s8_520">Pkg_Cx_duty_cycle_cnt </span>
<span id="t1u_520" class="t s7_520">63 </span><span id="t1v_520" class="t s7_520">0 </span>
<span id="t1w_520" class="t s8_520">Reserved </span>
<span id="t1x_520" class="t s7_520">2 </span>
<span id="t1y_520" class="t v1_520 s8_520">HDC_Cx_Monitor </span>
<span id="t1z_520" class="t s8_520">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
