# Asynchronous_FIFO_Design
This project involves the design and implementation of an Asynchronous FIFO (First-In-First-Out) memory buffer, which facilitates data transfer between two clock domains operating at different frequencies.
