
Scanner_pixeles.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dfc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08003f9c  08003f9c  00004f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004014  08004014  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004014  08004014  00005014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800401c  0800401c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800401c  0800401c  0000501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004020  08004020  00005020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004024  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000005c  08004080  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08004080  0000626c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000964c  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000196a  00000000  00000000  0000f6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  00011048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000600  00000000  00000000  00011820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bcf  00000000  00000000  00011e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a509  00000000  00000000  000289ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000919be  00000000  00000000  00032ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c48b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002458  00000000  00000000  000c48fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000c6d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003f84 	.word	0x08003f84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003f84 	.word	0x08003f84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fbe7 	bl	8000d58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f915 	bl	80007b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f9eb 	bl	8000968 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000592:	f000 f96d 	bl	8000870 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000596:	f000 f9bd 	bl	8000914 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, &mcu_byte, 1);
 800059a:	2201      	movs	r2, #1
 800059c:	4977      	ldr	r1, [pc, #476]	@ (800077c <main+0x1fc>)
 800059e:	4878      	ldr	r0, [pc, #480]	@ (8000780 <main+0x200>)
 80005a0:	f002 f8d5 	bl	800274e <HAL_UART_Receive_IT>

  //CALIBRAR
  for (int i = 0; i < 10; ++i) {
 80005a4:	2300      	movs	r3, #0
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	e020      	b.n	80005ec <main+0x6c>
		  HAL_GPIO_TogglePin(led_user_GPIO_Port, led_user_Pin);
 80005aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ae:	4875      	ldr	r0, [pc, #468]	@ (8000784 <main+0x204>)
 80005b0:	f001 fb7f 	bl	8001cb2 <HAL_GPIO_TogglePin>
		  HAL_Delay(250);
 80005b4:	20fa      	movs	r0, #250	@ 0xfa
 80005b6:	f000 fc41 	bl	8000e3c <HAL_Delay>

		  HAL_ADC_Start(&hadc1);
 80005ba:	4873      	ldr	r0, [pc, #460]	@ (8000788 <main+0x208>)
 80005bc:	f000 fca6 	bl	8000f0c <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 25);//msec
 80005c0:	2119      	movs	r1, #25
 80005c2:	4871      	ldr	r0, [pc, #452]	@ (8000788 <main+0x208>)
 80005c4:	f000 fd56 	bl	8001074 <HAL_ADC_PollForConversion>
		  borde_blanco += (HAL_ADC_GetValue(&hadc1)/10);
 80005c8:	486f      	ldr	r0, [pc, #444]	@ (8000788 <main+0x208>)
 80005ca:	f000 fdde 	bl	800118a <HAL_ADC_GetValue>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a6e      	ldr	r2, [pc, #440]	@ (800078c <main+0x20c>)
 80005d2:	fba2 2303 	umull	r2, r3, r2, r3
 80005d6:	08db      	lsrs	r3, r3, #3
 80005d8:	b29a      	uxth	r2, r3
 80005da:	4b6d      	ldr	r3, [pc, #436]	@ (8000790 <main+0x210>)
 80005dc:	881b      	ldrh	r3, [r3, #0]
 80005de:	4413      	add	r3, r2
 80005e0:	b29a      	uxth	r2, r3
 80005e2:	4b6b      	ldr	r3, [pc, #428]	@ (8000790 <main+0x210>)
 80005e4:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 10; ++i) {
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3301      	adds	r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2b09      	cmp	r3, #9
 80005f0:	dddb      	ble.n	80005aa <main+0x2a>
	  }

  borde_blanco += 1000;
 80005f2:	4b67      	ldr	r3, [pc, #412]	@ (8000790 <main+0x210>)
 80005f4:	881b      	ldrh	r3, [r3, #0]
 80005f6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	4b64      	ldr	r3, [pc, #400]	@ (8000790 <main+0x210>)
 80005fe:	801a      	strh	r2, [r3, #0]

  borde_negro = borde_blanco + 500;
 8000600:	4b63      	ldr	r3, [pc, #396]	@ (8000790 <main+0x210>)
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000608:	b29a      	uxth	r2, r3
 800060a:	4b62      	ldr	r3, [pc, #392]	@ (8000794 <main+0x214>)
 800060c:	801a      	strh	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  latch = 1;
 800060e:	4b62      	ldr	r3, [pc, #392]	@ (8000798 <main+0x218>)
 8000610:	2201      	movs	r2, #1
 8000612:	701a      	strb	r2, [r3, #0]
	  while(latch){//Eseramos que python acbe de crear sus cosas raras
 8000614:	e018      	b.n	8000648 <main+0xc8>
		  HAL_GPIO_TogglePin(led_user_GPIO_Port, led_user_Pin);
 8000616:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800061a:	485a      	ldr	r0, [pc, #360]	@ (8000784 <main+0x204>)
 800061c:	f001 fb49 	bl	8001cb2 <HAL_GPIO_TogglePin>

		  //MANDA_FIN_CALABRIRACION
		  strcpy(msg,"all_ok\r\n");
 8000620:	4b5e      	ldr	r3, [pc, #376]	@ (800079c <main+0x21c>)
 8000622:	4a5f      	ldr	r2, [pc, #380]	@ (80007a0 <main+0x220>)
 8000624:	ca07      	ldmia	r2, {r0, r1, r2}
 8000626:	c303      	stmia	r3!, {r0, r1}
 8000628:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800062a:	485c      	ldr	r0, [pc, #368]	@ (800079c <main+0x21c>)
 800062c:	f7ff fdd8 	bl	80001e0 <strlen>
 8000630:	4603      	mov	r3, r0
 8000632:	b29a      	uxth	r2, r3
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	4958      	ldr	r1, [pc, #352]	@ (800079c <main+0x21c>)
 800063a:	4851      	ldr	r0, [pc, #324]	@ (8000780 <main+0x200>)
 800063c:	f001 fffc 	bl	8002638 <HAL_UART_Transmit>
		  HAL_Delay(5000);
 8000640:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000644:	f000 fbfa 	bl	8000e3c <HAL_Delay>
	  while(latch){//Eseramos que python acbe de crear sus cosas raras
 8000648:	4b53      	ldr	r3, [pc, #332]	@ (8000798 <main+0x218>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d1e2      	bne.n	8000616 <main+0x96>
	  }

	  //ESCANEO
	  	  //scaneo horizontal
	  	  //scaneo sig
	  latch = 1;
 8000650:	4b51      	ldr	r3, [pc, #324]	@ (8000798 <main+0x218>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
	  while(latch){
 8000656:	e08b      	b.n	8000770 <main+0x1f0>

		  if (!HAL_GPIO_ReadPin(scan_GPIO_Port, scan_Pin)) { //horizontal
 8000658:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800065c:	4851      	ldr	r0, [pc, #324]	@ (80007a4 <main+0x224>)
 800065e:	f001 faf7 	bl	8001c50 <HAL_GPIO_ReadPin>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d137      	bne.n	80006d8 <main+0x158>
			  HAL_GPIO_WritePin(led_user_GPIO_Port, led_user_Pin, 0);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800066e:	4845      	ldr	r0, [pc, #276]	@ (8000784 <main+0x204>)
 8000670:	f001 fb06 	bl	8001c80 <HAL_GPIO_WritePin>
			  HAL_Delay(250);
 8000674:	20fa      	movs	r0, #250	@ 0xfa
 8000676:	f000 fbe1 	bl	8000e3c <HAL_Delay>

			  //Sensamos
			  HAL_ADC_Start(&hadc1);
 800067a:	4843      	ldr	r0, [pc, #268]	@ (8000788 <main+0x208>)
 800067c:	f000 fc46 	bl	8000f0c <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, 25);//msec
 8000680:	2119      	movs	r1, #25
 8000682:	4841      	ldr	r0, [pc, #260]	@ (8000788 <main+0x208>)
 8000684:	f000 fcf6 	bl	8001074 <HAL_ADC_PollForConversion>
			  adc_lec = HAL_ADC_GetValue(&hadc1);
 8000688:	483f      	ldr	r0, [pc, #252]	@ (8000788 <main+0x208>)
 800068a:	f000 fd7e 	bl	800118a <HAL_ADC_GetValue>
 800068e:	4603      	mov	r3, r0
 8000690:	b29a      	uxth	r2, r3
 8000692:	4b45      	ldr	r3, [pc, #276]	@ (80007a8 <main+0x228>)
 8000694:	801a      	strh	r2, [r3, #0]

			  if (adc_lec > borde_negro){
 8000696:	4b44      	ldr	r3, [pc, #272]	@ (80007a8 <main+0x228>)
 8000698:	881a      	ldrh	r2, [r3, #0]
 800069a:	4b3e      	ldr	r3, [pc, #248]	@ (8000794 <main+0x214>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	429a      	cmp	r2, r3
 80006a0:	d904      	bls.n	80006ac <main+0x12c>
				  sprintf(msg,"%dh    \r\n",1);
 80006a2:	2201      	movs	r2, #1
 80006a4:	4941      	ldr	r1, [pc, #260]	@ (80007ac <main+0x22c>)
 80006a6:	483d      	ldr	r0, [pc, #244]	@ (800079c <main+0x21c>)
 80006a8:	f002 ffcc 	bl	8003644 <siprintf>
			  }
			  if(adc_lec < borde_blanco){
 80006ac:	4b3e      	ldr	r3, [pc, #248]	@ (80007a8 <main+0x228>)
 80006ae:	881a      	ldrh	r2, [r3, #0]
 80006b0:	4b37      	ldr	r3, [pc, #220]	@ (8000790 <main+0x210>)
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	d204      	bcs.n	80006c2 <main+0x142>
				  sprintf(msg,"%dh    \r\n",0);
 80006b8:	2200      	movs	r2, #0
 80006ba:	493c      	ldr	r1, [pc, #240]	@ (80007ac <main+0x22c>)
 80006bc:	4837      	ldr	r0, [pc, #220]	@ (800079c <main+0x21c>)
 80006be:	f002 ffc1 	bl	8003644 <siprintf>
			  }

			  //Mandamos sensado
			  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80006c2:	4836      	ldr	r0, [pc, #216]	@ (800079c <main+0x21c>)
 80006c4:	f7ff fd8c 	bl	80001e0 <strlen>
 80006c8:	4603      	mov	r3, r0
 80006ca:	b29a      	uxth	r2, r3
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	4932      	ldr	r1, [pc, #200]	@ (800079c <main+0x21c>)
 80006d2:	482b      	ldr	r0, [pc, #172]	@ (8000780 <main+0x200>)
 80006d4:	f001 ffb0 	bl	8002638 <HAL_UART_Transmit>
		  }

		  if (!HAL_GPIO_ReadPin(next_line_GPIO_Port, next_line_Pin)) { //salto vertical
 80006d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006dc:	4831      	ldr	r0, [pc, #196]	@ (80007a4 <main+0x224>)
 80006de:	f001 fab7 	bl	8001c50 <HAL_GPIO_ReadPin>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11d      	bne.n	8000724 <main+0x1a4>
			  HAL_GPIO_WritePin(led_user_GPIO_Port, led_user_Pin, 0);
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ee:	4825      	ldr	r0, [pc, #148]	@ (8000784 <main+0x204>)
 80006f0:	f001 fac6 	bl	8001c80 <HAL_GPIO_WritePin>
			  HAL_Delay(250);
 80006f4:	20fa      	movs	r0, #250	@ 0xfa
 80006f6:	f000 fba1 	bl	8000e3c <HAL_Delay>

			  strcpy(msg,"v   \r\n");
 80006fa:	4b28      	ldr	r3, [pc, #160]	@ (800079c <main+0x21c>)
 80006fc:	4a2c      	ldr	r2, [pc, #176]	@ (80007b0 <main+0x230>)
 80006fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000702:	6018      	str	r0, [r3, #0]
 8000704:	3304      	adds	r3, #4
 8000706:	8019      	strh	r1, [r3, #0]
 8000708:	3302      	adds	r3, #2
 800070a:	0c0a      	lsrs	r2, r1, #16
 800070c:	701a      	strb	r2, [r3, #0]

			  //Mandamos sensado
			  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800070e:	4823      	ldr	r0, [pc, #140]	@ (800079c <main+0x21c>)
 8000710:	f7ff fd66 	bl	80001e0 <strlen>
 8000714:	4603      	mov	r3, r0
 8000716:	b29a      	uxth	r2, r3
 8000718:	f04f 33ff 	mov.w	r3, #4294967295
 800071c:	491f      	ldr	r1, [pc, #124]	@ (800079c <main+0x21c>)
 800071e:	4818      	ldr	r0, [pc, #96]	@ (8000780 <main+0x200>)
 8000720:	f001 ff8a 	bl	8002638 <HAL_UART_Transmit>
		  }

		  if (!HAL_GPIO_ReadPin(fin_scan_GPIO_Port, fin_scan_Pin)) { //fin de la sesion
 8000724:	2102      	movs	r1, #2
 8000726:	481f      	ldr	r0, [pc, #124]	@ (80007a4 <main+0x224>)
 8000728:	f001 fa92 	bl	8001c50 <HAL_GPIO_ReadPin>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d118      	bne.n	8000764 <main+0x1e4>
			  HAL_GPIO_WritePin(led_user_GPIO_Port, led_user_Pin, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000738:	4812      	ldr	r0, [pc, #72]	@ (8000784 <main+0x204>)
 800073a:	f001 faa1 	bl	8001c80 <HAL_GPIO_WritePin>
			  HAL_Delay(250);
 800073e:	20fa      	movs	r0, #250	@ 0xfa
 8000740:	f000 fb7c 	bl	8000e3c <HAL_Delay>

			  //Mandamos sensado
			  strcpy(msg,"fin   \r\n");
 8000744:	4b15      	ldr	r3, [pc, #84]	@ (800079c <main+0x21c>)
 8000746:	4a1b      	ldr	r2, [pc, #108]	@ (80007b4 <main+0x234>)
 8000748:	ca07      	ldmia	r2, {r0, r1, r2}
 800074a:	c303      	stmia	r3!, {r0, r1}
 800074c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800074e:	4813      	ldr	r0, [pc, #76]	@ (800079c <main+0x21c>)
 8000750:	f7ff fd46 	bl	80001e0 <strlen>
 8000754:	4603      	mov	r3, r0
 8000756:	b29a      	uxth	r2, r3
 8000758:	f04f 33ff 	mov.w	r3, #4294967295
 800075c:	490f      	ldr	r1, [pc, #60]	@ (800079c <main+0x21c>)
 800075e:	4808      	ldr	r0, [pc, #32]	@ (8000780 <main+0x200>)
 8000760:	f001 ff6a 	bl	8002638 <HAL_UART_Transmit>
		  }

		  HAL_GPIO_WritePin(led_user_GPIO_Port, led_user_Pin, 1);
 8000764:	2201      	movs	r2, #1
 8000766:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800076a:	4806      	ldr	r0, [pc, #24]	@ (8000784 <main+0x204>)
 800076c:	f001 fa88 	bl	8001c80 <HAL_GPIO_WritePin>
	  while(latch){
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <main+0x218>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	f47f af6f 	bne.w	8000658 <main+0xd8>
	  latch = 1;
 800077a:	e748      	b.n	800060e <main+0x8e>
 800077c:	20000119 	.word	0x20000119
 8000780:	200000c0 	.word	0x200000c0
 8000784:	40020800 	.word	0x40020800
 8000788:	20000078 	.word	0x20000078
 800078c:	cccccccd 	.word	0xcccccccd
 8000790:	2000010e 	.word	0x2000010e
 8000794:	2000010c 	.word	0x2000010c
 8000798:	20000108 	.word	0x20000108
 800079c:	20000110 	.word	0x20000110
 80007a0:	08003f9c 	.word	0x08003f9c
 80007a4:	40020400 	.word	0x40020400
 80007a8:	2000010a 	.word	0x2000010a
 80007ac:	08003fa8 	.word	0x08003fa8
 80007b0:	08003fb4 	.word	0x08003fb4
 80007b4:	08003fbc 	.word	0x08003fbc

080007b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b094      	sub	sp, #80	@ 0x50
 80007bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007be:	f107 0320 	add.w	r3, r7, #32
 80007c2:	2230      	movs	r2, #48	@ 0x30
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f002 ff5c 	bl	8003684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
 80007da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007dc:	2300      	movs	r3, #0
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	4b21      	ldr	r3, [pc, #132]	@ (8000868 <SystemClock_Config+0xb0>)
 80007e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e4:	4a20      	ldr	r2, [pc, #128]	@ (8000868 <SystemClock_Config+0xb0>)
 80007e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000868 <SystemClock_Config+0xb0>)
 80007ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f8:	2300      	movs	r3, #0
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	4b1b      	ldr	r3, [pc, #108]	@ (800086c <SystemClock_Config+0xb4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a1a      	ldr	r2, [pc, #104]	@ (800086c <SystemClock_Config+0xb4>)
 8000802:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000806:	6013      	str	r3, [r2, #0]
 8000808:	4b18      	ldr	r3, [pc, #96]	@ (800086c <SystemClock_Config+0xb4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000814:	2301      	movs	r3, #1
 8000816:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000818:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800081c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800081e:	2300      	movs	r3, #0
 8000820:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000822:	f107 0320 	add.w	r3, r7, #32
 8000826:	4618      	mov	r0, r3
 8000828:	f001 fa5e 	bl	8001ce8 <HAL_RCC_OscConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000832:	f000 f923 	bl	8000a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000836:	230f      	movs	r3, #15
 8000838:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800083a:	2301      	movs	r3, #1
 800083c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800084a:	f107 030c 	add.w	r3, r7, #12
 800084e:	2100      	movs	r1, #0
 8000850:	4618      	mov	r0, r3
 8000852:	f001 fcc1 	bl	80021d8 <HAL_RCC_ClockConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800085c:	f000 f90e 	bl	8000a7c <Error_Handler>
  }
}
 8000860:	bf00      	nop
 8000862:	3750      	adds	r7, #80	@ 0x50
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40007000 	.word	0x40007000

08000870 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000876:	463b      	mov	r3, r7
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000882:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <MX_ADC1_Init+0x98>)
 8000884:	4a21      	ldr	r2, [pc, #132]	@ (800090c <MX_ADC1_Init+0x9c>)
 8000886:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000888:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <MX_ADC1_Init+0x98>)
 800088a:	2200      	movs	r2, #0
 800088c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800088e:	4b1e      	ldr	r3, [pc, #120]	@ (8000908 <MX_ADC1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000894:	4b1c      	ldr	r3, [pc, #112]	@ (8000908 <MX_ADC1_Init+0x98>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800089a:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <MX_ADC1_Init+0x98>)
 800089c:	2200      	movs	r2, #0
 800089e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008a0:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008a8:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ae:	4b16      	ldr	r3, [pc, #88]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008b0:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <MX_ADC1_Init+0xa0>)
 80008b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008ba:	4b13      	ldr	r3, [pc, #76]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008bc:	2201      	movs	r2, #1
 80008be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008c0:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008ce:	480e      	ldr	r0, [pc, #56]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008d0:	f000 fad8 	bl	8000e84 <HAL_ADC_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80008da:	f000 f8cf 	bl	8000a7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80008e2:	2301      	movs	r3, #1
 80008e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80008e6:	2307      	movs	r3, #7
 80008e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008ea:	463b      	mov	r3, r7
 80008ec:	4619      	mov	r1, r3
 80008ee:	4806      	ldr	r0, [pc, #24]	@ (8000908 <MX_ADC1_Init+0x98>)
 80008f0:	f000 fc58 	bl	80011a4 <HAL_ADC_ConfigChannel>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80008fa:	f000 f8bf 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000078 	.word	0x20000078
 800090c:	40012000 	.word	0x40012000
 8000910:	0f000001 	.word	0x0f000001

08000914 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <MX_USART1_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000920:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000924:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800094c:	f001 fe24 	bl	8002598 <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f000 f891 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	200000c0 	.word	0x200000c0
 8000964:	40011000 	.word	0x40011000

08000968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08a      	sub	sp, #40	@ 0x28
 800096c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	4b2e      	ldr	r3, [pc, #184]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	4a2d      	ldr	r2, [pc, #180]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 8000988:	f043 0304 	orr.w	r3, r3, #4
 800098c:	6313      	str	r3, [r2, #48]	@ 0x30
 800098e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000992:	f003 0304 	and.w	r3, r3, #4
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	4b20      	ldr	r3, [pc, #128]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a1f      	ldr	r2, [pc, #124]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a18      	ldr	r2, [pc, #96]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009dc:	f043 0302 	orr.w	r3, r3, #2
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <MX_GPIO_Init+0xd4>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f003 0302 	and.w	r3, r3, #2
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_user_GPIO_Port, led_user_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009f4:	4812      	ldr	r0, [pc, #72]	@ (8000a40 <MX_GPIO_Init+0xd8>)
 80009f6:	f001 f943 	bl	8001c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_user_Pin */
  GPIO_InitStruct.Pin = led_user_Pin;
 80009fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000a00:	2311      	movs	r3, #17
 8000a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_user_GPIO_Port, &GPIO_InitStruct);
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	4619      	mov	r1, r3
 8000a12:	480b      	ldr	r0, [pc, #44]	@ (8000a40 <MX_GPIO_Init+0xd8>)
 8000a14:	f000 ff98 	bl	8001948 <HAL_GPIO_Init>

  /*Configure GPIO pins : fin_scan_Pin scan_Pin next_line_Pin */
  GPIO_InitStruct.Pin = fin_scan_Pin|scan_Pin|next_line_Pin;
 8000a18:	f241 4302 	movw	r3, #5122	@ 0x1402
 8000a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a22:	2301      	movs	r3, #1
 8000a24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_GPIO_Init+0xdc>)
 8000a2e:	f000 ff8b 	bl	8001948 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a32:	bf00      	nop
 8000a34:	3728      	adds	r7, #40	@ 0x28
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40020800 	.word	0x40020800
 8000a44:	40020400 	.word	0x40020400

08000a48 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

//INTERRUPCION AL RECIBIR INFO
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart1, &mcu_byte, 1, 250); //ECO

	if (mcu_byte == 'n') {
 8000a50:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <HAL_UART_RxCpltCallback+0x28>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b6e      	cmp	r3, #110	@ 0x6e
 8000a56:	d102      	bne.n	8000a5e <HAL_UART_RxCpltCallback+0x16>
		latch = 0;//salimos del estado precente
 8000a58:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <HAL_UART_RxCpltCallback+0x2c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart1, &mcu_byte, 1); //Levantamos la bandera
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4903      	ldr	r1, [pc, #12]	@ (8000a70 <HAL_UART_RxCpltCallback+0x28>)
 8000a62:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <HAL_UART_RxCpltCallback+0x30>)
 8000a64:	f001 fe73 	bl	800274e <HAL_UART_Receive_IT>
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000119 	.word	0x20000119
 8000a74:	20000108 	.word	0x20000108
 8000a78:	200000c0 	.word	0x200000c0

08000a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a80:	b672      	cpsid	i
}
 8000a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <Error_Handler+0x8>

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a96:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000a98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	603b      	str	r3, [r7, #0]
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab2:	4a08      	ldr	r2, [pc, #32]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aba:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac2:	603b      	str	r3, [r7, #0]
 8000ac4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08a      	sub	sp, #40	@ 0x28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a17      	ldr	r2, [pc, #92]	@ (8000b54 <HAL_ADC_MspInit+0x7c>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d127      	bne.n	8000b4a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
 8000afe:	4b16      	ldr	r3, [pc, #88]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b02:	4a15      	ldr	r2, [pc, #84]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b32:	2301      	movs	r3, #1
 8000b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b36:	2303      	movs	r3, #3
 8000b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b46:	f000 feff 	bl	8001948 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3728      	adds	r7, #40	@ 0x28
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40012000 	.word	0x40012000
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40020000 	.word	0x40020000

08000b60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	@ 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf4 <HAL_UART_MspInit+0x94>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d134      	bne.n	8000bec <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b92:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a14      	ldr	r2, [pc, #80]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_UART_MspInit+0x98>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4809      	ldr	r0, [pc, #36]	@ (8000bfc <HAL_UART_MspInit+0x9c>)
 8000bd8:	f000 feb6 	bl	8001948 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2100      	movs	r1, #0
 8000be0:	2025      	movs	r0, #37	@ 0x25
 8000be2:	f000 fde8 	bl	80017b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000be6:	2025      	movs	r0, #37	@ 0x25
 8000be8:	f000 fe01 	bl	80017ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000bec:	bf00      	nop
 8000bee:	3728      	adds	r7, #40	@ 0x28
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	40011000 	.word	0x40011000
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40020000 	.word	0x40020000

08000c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <NMI_Handler+0x4>

08000c08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <HardFault_Handler+0x4>

08000c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <MemManage_Handler+0x4>

08000c18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <BusFault_Handler+0x4>

08000c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <UsageFault_Handler+0x4>

08000c28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c56:	f000 f8d1 	bl	8000dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c64:	4802      	ldr	r0, [pc, #8]	@ (8000c70 <USART1_IRQHandler+0x10>)
 8000c66:	f001 fd97 	bl	8002798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200000c0 	.word	0x200000c0

08000c74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c7c:	4a14      	ldr	r2, [pc, #80]	@ (8000cd0 <_sbrk+0x5c>)
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <_sbrk+0x60>)
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c88:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d102      	bne.n	8000c96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c90:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <_sbrk+0x64>)
 8000c92:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <_sbrk+0x68>)
 8000c94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c96:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <_sbrk+0x64>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d207      	bcs.n	8000cb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca4:	f002 fcf6 	bl	8003694 <__errno>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	220c      	movs	r2, #12
 8000cac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cae:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb2:	e009      	b.n	8000cc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb4:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <_sbrk+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cba:	4b07      	ldr	r3, [pc, #28]	@ (8000cd8 <_sbrk+0x64>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	4a05      	ldr	r2, [pc, #20]	@ (8000cd8 <_sbrk+0x64>)
 8000cc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3718      	adds	r7, #24
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20020000 	.word	0x20020000
 8000cd4:	00000400 	.word	0x00000400
 8000cd8:	2000011c 	.word	0x2000011c
 8000cdc:	20000270 	.word	0x20000270

08000ce0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce4:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <SystemInit+0x20>)
 8000ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cea:	4a05      	ldr	r2, [pc, #20]	@ (8000d00 <SystemInit+0x20>)
 8000cec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d08:	f7ff ffea 	bl	8000ce0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d0c:	480c      	ldr	r0, [pc, #48]	@ (8000d40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d0e:	490d      	ldr	r1, [pc, #52]	@ (8000d44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d10:	4a0d      	ldr	r2, [pc, #52]	@ (8000d48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d14:	e002      	b.n	8000d1c <LoopCopyDataInit>

08000d16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d1a:	3304      	adds	r3, #4

08000d1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d20:	d3f9      	bcc.n	8000d16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d22:	4a0a      	ldr	r2, [pc, #40]	@ (8000d4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d24:	4c0a      	ldr	r4, [pc, #40]	@ (8000d50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d28:	e001      	b.n	8000d2e <LoopFillZerobss>

08000d2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d2c:	3204      	adds	r2, #4

08000d2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d30:	d3fb      	bcc.n	8000d2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d32:	f002 fcb5 	bl	80036a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d36:	f7ff fc23 	bl	8000580 <main>
  bx  lr    
 8000d3a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d44:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d48:	08004024 	.word	0x08004024
  ldr r2, =_sbss
 8000d4c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d50:	2000026c 	.word	0x2000026c

08000d54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d54:	e7fe      	b.n	8000d54 <ADC_IRQHandler>
	...

08000d58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <HAL_Init+0x40>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a0d      	ldr	r2, [pc, #52]	@ (8000d98 <HAL_Init+0x40>)
 8000d62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d68:	4b0b      	ldr	r3, [pc, #44]	@ (8000d98 <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d98 <HAL_Init+0x40>)
 8000d6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d74:	4b08      	ldr	r3, [pc, #32]	@ (8000d98 <HAL_Init+0x40>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a07      	ldr	r2, [pc, #28]	@ (8000d98 <HAL_Init+0x40>)
 8000d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d80:	2003      	movs	r0, #3
 8000d82:	f000 fd0d 	bl	80017a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d86:	200f      	movs	r0, #15
 8000d88:	f000 f808 	bl	8000d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d8c:	f7ff fe7c 	bl	8000a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40023c00 	.word	0x40023c00

08000d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da4:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <HAL_InitTick+0x54>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <HAL_InitTick+0x58>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	4619      	mov	r1, r3
 8000dae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fd25 	bl	800180a <HAL_SYSTICK_Config>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e00e      	b.n	8000de8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b0f      	cmp	r3, #15
 8000dce:	d80a      	bhi.n	8000de6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd8:	f000 fced 	bl	80017b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ddc:	4a06      	ldr	r2, [pc, #24]	@ (8000df8 <HAL_InitTick+0x5c>)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	e000      	b.n	8000de8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000000 	.word	0x20000000
 8000df4:	20000008 	.word	0x20000008
 8000df8:	20000004 	.word	0x20000004

08000dfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e00:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <HAL_IncTick+0x20>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	461a      	mov	r2, r3
 8000e06:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <HAL_IncTick+0x24>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	4a04      	ldr	r2, [pc, #16]	@ (8000e20 <HAL_IncTick+0x24>)
 8000e0e:	6013      	str	r3, [r2, #0]
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	20000008 	.word	0x20000008
 8000e20:	20000120 	.word	0x20000120

08000e24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  return uwTick;
 8000e28:	4b03      	ldr	r3, [pc, #12]	@ (8000e38 <HAL_GetTick+0x14>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	20000120 	.word	0x20000120

08000e3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e44:	f7ff ffee 	bl	8000e24 <HAL_GetTick>
 8000e48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e54:	d005      	beq.n	8000e62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e56:	4b0a      	ldr	r3, [pc, #40]	@ (8000e80 <HAL_Delay+0x44>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4413      	add	r3, r2
 8000e60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e62:	bf00      	nop
 8000e64:	f7ff ffde 	bl	8000e24 <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d8f7      	bhi.n	8000e64 <HAL_Delay+0x28>
  {
  }
}
 8000e74:	bf00      	nop
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000008 	.word	0x20000008

08000e84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d101      	bne.n	8000e9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e033      	b.n	8000f02 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d109      	bne.n	8000eb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff fe18 	bl	8000ad8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	f003 0310 	and.w	r3, r3, #16
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d118      	bne.n	8000ef4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000eca:	f023 0302 	bic.w	r3, r3, #2
 8000ece:	f043 0202 	orr.w	r2, r3, #2
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 fa96 	bl	8001408 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2200      	movs	r2, #0
 8000ee0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee6:	f023 0303 	bic.w	r3, r3, #3
 8000eea:	f043 0201 	orr.w	r2, r3, #1
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ef2:	e001      	b.n	8000ef8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f14:	2300      	movs	r3, #0
 8000f16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d101      	bne.n	8000f26 <HAL_ADC_Start+0x1a>
 8000f22:	2302      	movs	r3, #2
 8000f24:	e097      	b.n	8001056 <HAL_ADC_Start+0x14a>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d018      	beq.n	8000f6e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	689a      	ldr	r2, [r3, #8]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f042 0201 	orr.w	r2, r2, #1
 8000f4a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f4c:	4b45      	ldr	r3, [pc, #276]	@ (8001064 <HAL_ADC_Start+0x158>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a45      	ldr	r2, [pc, #276]	@ (8001068 <HAL_ADC_Start+0x15c>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	0c9a      	lsrs	r2, r3, #18
 8000f58:	4613      	mov	r3, r2
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	4413      	add	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000f60:	e002      	b.n	8000f68 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f9      	bne.n	8000f62 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d15f      	bne.n	800103c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f80:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000f84:	f023 0301 	bic.w	r3, r3, #1
 8000f88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d007      	beq.n	8000fae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000fa6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000fba:	d106      	bne.n	8000fca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc0:	f023 0206 	bic.w	r2, r3, #6
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	645a      	str	r2, [r3, #68]	@ 0x44
 8000fc8:	e002      	b.n	8000fd0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fd8:	4b24      	ldr	r3, [pc, #144]	@ (800106c <HAL_ADC_Start+0x160>)
 8000fda:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8000fe4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 031f 	and.w	r3, r3, #31
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d10f      	bne.n	8001012 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d129      	bne.n	8001054 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	689a      	ldr	r2, [r3, #8]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	e020      	b.n	8001054 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a16      	ldr	r2, [pc, #88]	@ (8001070 <HAL_ADC_Start+0x164>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d11b      	bne.n	8001054 <HAL_ADC_Start+0x148>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001026:	2b00      	cmp	r3, #0
 8001028:	d114      	bne.n	8001054 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	e00b      	b.n	8001054 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001040:	f043 0210 	orr.w	r2, r3, #16
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104c:	f043 0201 	orr.w	r2, r3, #1
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000000 	.word	0x20000000
 8001068:	431bde83 	.word	0x431bde83
 800106c:	40012300 	.word	0x40012300
 8001070:	40012000 	.word	0x40012000

08001074 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800108c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001090:	d113      	bne.n	80010ba <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800109c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010a0:	d10b      	bne.n	80010ba <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	f043 0220 	orr.w	r2, r3, #32
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e063      	b.n	8001182 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80010ba:	f7ff feb3 	bl	8000e24 <HAL_GetTick>
 80010be:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80010c0:	e021      	b.n	8001106 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d01d      	beq.n	8001106 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d007      	beq.n	80010e0 <HAL_ADC_PollForConversion+0x6c>
 80010d0:	f7ff fea8 	bl	8000e24 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d212      	bcs.n	8001106 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d00b      	beq.n	8001106 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f2:	f043 0204 	orr.w	r2, r3, #4
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e03d      	b.n	8001182 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	2b02      	cmp	r3, #2
 8001112:	d1d6      	bne.n	80010c2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f06f 0212 	mvn.w	r2, #18
 800111c:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d123      	bne.n	8001180 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800113c:	2b00      	cmp	r3, #0
 800113e:	d11f      	bne.n	8001180 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001146:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800114a:	2b00      	cmp	r3, #0
 800114c:	d006      	beq.n	800115c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001158:	2b00      	cmp	r3, #0
 800115a:	d111      	bne.n	8001180 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001160:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d105      	bne.n	8001180 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001178:	f043 0201 	orr.w	r2, r3, #1
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001198:	4618      	mov	r0, r3
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d101      	bne.n	80011c0 <HAL_ADC_ConfigChannel+0x1c>
 80011bc:	2302      	movs	r3, #2
 80011be:	e113      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x244>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2201      	movs	r2, #1
 80011c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b09      	cmp	r3, #9
 80011ce:	d925      	bls.n	800121c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68d9      	ldr	r1, [r3, #12]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	461a      	mov	r2, r3
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	3b1e      	subs	r3, #30
 80011e6:	2207      	movs	r2, #7
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43da      	mvns	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	400a      	ands	r2, r1
 80011f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	68d9      	ldr	r1, [r3, #12]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	4618      	mov	r0, r3
 8001208:	4603      	mov	r3, r0
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4403      	add	r3, r0
 800120e:	3b1e      	subs	r3, #30
 8001210:	409a      	lsls	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	430a      	orrs	r2, r1
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	e022      	b.n	8001262 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6919      	ldr	r1, [r3, #16]
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	b29b      	uxth	r3, r3
 8001228:	461a      	mov	r2, r3
 800122a:	4613      	mov	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4413      	add	r3, r2
 8001230:	2207      	movs	r2, #7
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43da      	mvns	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	400a      	ands	r2, r1
 800123e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6919      	ldr	r1, [r3, #16]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	b29b      	uxth	r3, r3
 8001250:	4618      	mov	r0, r3
 8001252:	4603      	mov	r3, r0
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	4403      	add	r3, r0
 8001258:	409a      	lsls	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	430a      	orrs	r2, r1
 8001260:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b06      	cmp	r3, #6
 8001268:	d824      	bhi.n	80012b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	4613      	mov	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	3b05      	subs	r3, #5
 800127c:	221f      	movs	r2, #31
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43da      	mvns	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	400a      	ands	r2, r1
 800128a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	4618      	mov	r0, r3
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685a      	ldr	r2, [r3, #4]
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	3b05      	subs	r3, #5
 80012a6:	fa00 f203 	lsl.w	r2, r0, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	430a      	orrs	r2, r1
 80012b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012b2:	e04c      	b.n	800134e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b0c      	cmp	r3, #12
 80012ba:	d824      	bhi.n	8001306 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	3b23      	subs	r3, #35	@ 0x23
 80012ce:	221f      	movs	r2, #31
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43da      	mvns	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	400a      	ands	r2, r1
 80012dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	3b23      	subs	r3, #35	@ 0x23
 80012f8:	fa00 f203 	lsl.w	r2, r0, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	430a      	orrs	r2, r1
 8001302:	631a      	str	r2, [r3, #48]	@ 0x30
 8001304:	e023      	b.n	800134e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	3b41      	subs	r3, #65	@ 0x41
 8001318:	221f      	movs	r2, #31
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43da      	mvns	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	400a      	ands	r2, r1
 8001326:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	4618      	mov	r0, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	3b41      	subs	r3, #65	@ 0x41
 8001342:	fa00 f203 	lsl.w	r2, r0, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	430a      	orrs	r2, r1
 800134c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800134e:	4b29      	ldr	r3, [pc, #164]	@ (80013f4 <HAL_ADC_ConfigChannel+0x250>)
 8001350:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a28      	ldr	r2, [pc, #160]	@ (80013f8 <HAL_ADC_ConfigChannel+0x254>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d10f      	bne.n	800137c <HAL_ADC_ConfigChannel+0x1d8>
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b12      	cmp	r3, #18
 8001362:	d10b      	bne.n	800137c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a1d      	ldr	r2, [pc, #116]	@ (80013f8 <HAL_ADC_ConfigChannel+0x254>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d12b      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23a>
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <HAL_ADC_ConfigChannel+0x258>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d003      	beq.n	8001398 <HAL_ADC_ConfigChannel+0x1f4>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b11      	cmp	r3, #17
 8001396:	d122      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a11      	ldr	r2, [pc, #68]	@ (80013fc <HAL_ADC_ConfigChannel+0x258>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d111      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <HAL_ADC_ConfigChannel+0x25c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a11      	ldr	r2, [pc, #68]	@ (8001404 <HAL_ADC_ConfigChannel+0x260>)
 80013c0:	fba2 2303 	umull	r2, r3, r2, r3
 80013c4:	0c9a      	lsrs	r2, r3, #18
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80013d0:	e002      	b.n	80013d8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f9      	bne.n	80013d2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	40012300 	.word	0x40012300
 80013f8:	40012000 	.word	0x40012000
 80013fc:	10000012 	.word	0x10000012
 8001400:	20000000 	.word	0x20000000
 8001404:	431bde83 	.word	0x431bde83

08001408 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001410:	4b79      	ldr	r3, [pc, #484]	@ (80015f8 <ADC_Init+0x1f0>)
 8001412:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	431a      	orrs	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	685a      	ldr	r2, [r3, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800143c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	6859      	ldr	r1, [r3, #4]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	021a      	lsls	r2, r3, #8
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	430a      	orrs	r2, r1
 8001450:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001460:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	6859      	ldr	r1, [r3, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	689a      	ldr	r2, [r3, #8]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001482:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	6899      	ldr	r1, [r3, #8]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	430a      	orrs	r2, r1
 8001494:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149a:	4a58      	ldr	r2, [pc, #352]	@ (80015fc <ADC_Init+0x1f4>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d022      	beq.n	80014e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80014ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6899      	ldr	r1, [r3, #8]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	430a      	orrs	r2, r1
 80014c0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80014d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6899      	ldr	r1, [r3, #8]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	e00f      	b.n	8001506 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80014f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001504:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f022 0202 	bic.w	r2, r2, #2
 8001514:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6899      	ldr	r1, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7e1b      	ldrb	r3, [r3, #24]
 8001520:	005a      	lsls	r2, r3, #1
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	430a      	orrs	r2, r1
 8001528:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d01b      	beq.n	800156c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001542:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001552:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6859      	ldr	r1, [r3, #4]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155e:	3b01      	subs	r3, #1
 8001560:	035a      	lsls	r2, r3, #13
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	430a      	orrs	r2, r1
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	e007      	b.n	800157c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800157a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800158a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	3b01      	subs	r3, #1
 8001598:	051a      	lsls	r2, r3, #20
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	430a      	orrs	r2, r1
 80015a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80015b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6899      	ldr	r1, [r3, #8]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80015be:	025a      	lsls	r2, r3, #9
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80015d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6899      	ldr	r1, [r3, #8]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	029a      	lsls	r2, r3, #10
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	609a      	str	r2, [r3, #8]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	40012300 	.word	0x40012300
 80015fc:	0f000001 	.word	0x0f000001

08001600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800161c:	4013      	ands	r3, r2
 800161e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001628:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800162c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001632:	4a04      	ldr	r2, [pc, #16]	@ (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	60d3      	str	r3, [r2, #12]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800164c:	4b04      	ldr	r3, [pc, #16]	@ (8001660 <__NVIC_GetPriorityGrouping+0x18>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	f003 0307 	and.w	r3, r3, #7
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	2b00      	cmp	r3, #0
 8001674:	db0b      	blt.n	800168e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	f003 021f 	and.w	r2, r3, #31
 800167c:	4907      	ldr	r1, [pc, #28]	@ (800169c <__NVIC_EnableIRQ+0x38>)
 800167e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001682:	095b      	lsrs	r3, r3, #5
 8001684:	2001      	movs	r0, #1
 8001686:	fa00 f202 	lsl.w	r2, r0, r2
 800168a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100

080016a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	db0a      	blt.n	80016ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	490c      	ldr	r1, [pc, #48]	@ (80016ec <__NVIC_SetPriority+0x4c>)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	0112      	lsls	r2, r2, #4
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	440b      	add	r3, r1
 80016c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c8:	e00a      	b.n	80016e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4908      	ldr	r1, [pc, #32]	@ (80016f0 <__NVIC_SetPriority+0x50>)
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	3b04      	subs	r3, #4
 80016d8:	0112      	lsls	r2, r2, #4
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	440b      	add	r3, r1
 80016de:	761a      	strb	r2, [r3, #24]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	e000e100 	.word	0xe000e100
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b089      	sub	sp, #36	@ 0x24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f1c3 0307 	rsb	r3, r3, #7
 800170e:	2b04      	cmp	r3, #4
 8001710:	bf28      	it	cs
 8001712:	2304      	movcs	r3, #4
 8001714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3304      	adds	r3, #4
 800171a:	2b06      	cmp	r3, #6
 800171c:	d902      	bls.n	8001724 <NVIC_EncodePriority+0x30>
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3b03      	subs	r3, #3
 8001722:	e000      	b.n	8001726 <NVIC_EncodePriority+0x32>
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001728:	f04f 32ff 	mov.w	r2, #4294967295
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	43da      	mvns	r2, r3
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	401a      	ands	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800173c:	f04f 31ff 	mov.w	r1, #4294967295
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	43d9      	mvns	r1, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800174c:	4313      	orrs	r3, r2
         );
}
 800174e:	4618      	mov	r0, r3
 8001750:	3724      	adds	r7, #36	@ 0x24
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800176c:	d301      	bcc.n	8001772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176e:	2301      	movs	r3, #1
 8001770:	e00f      	b.n	8001792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001772:	4a0a      	ldr	r2, [pc, #40]	@ (800179c <SysTick_Config+0x40>)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177a:	210f      	movs	r1, #15
 800177c:	f04f 30ff 	mov.w	r0, #4294967295
 8001780:	f7ff ff8e 	bl	80016a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001784:	4b05      	ldr	r3, [pc, #20]	@ (800179c <SysTick_Config+0x40>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178a:	4b04      	ldr	r3, [pc, #16]	@ (800179c <SysTick_Config+0x40>)
 800178c:	2207      	movs	r2, #7
 800178e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	e000e010 	.word	0xe000e010

080017a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ff29 	bl	8001600 <__NVIC_SetPriorityGrouping>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4603      	mov	r3, r0
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c8:	f7ff ff3e 	bl	8001648 <__NVIC_GetPriorityGrouping>
 80017cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f7ff ff8e 	bl	80016f4 <NVIC_EncodePriority>
 80017d8:	4602      	mov	r2, r0
 80017da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017de:	4611      	mov	r1, r2
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff5d 	bl	80016a0 <__NVIC_SetPriority>
}
 80017e6:	bf00      	nop
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b082      	sub	sp, #8
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff ff31 	bl	8001664 <__NVIC_EnableIRQ>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ffa2 	bl	800175c <SysTick_Config>
 8001818:	4603      	mov	r3, r0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b084      	sub	sp, #16
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001830:	f7ff faf8 	bl	8000e24 <HAL_GetTick>
 8001834:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d008      	beq.n	8001854 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2280      	movs	r2, #128	@ 0x80
 8001846:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e052      	b.n	80018fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f022 0216 	bic.w	r2, r2, #22
 8001862:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	695a      	ldr	r2, [r3, #20]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001872:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001878:	2b00      	cmp	r3, #0
 800187a:	d103      	bne.n	8001884 <HAL_DMA_Abort+0x62>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001880:	2b00      	cmp	r3, #0
 8001882:	d007      	beq.n	8001894 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 0208 	bic.w	r2, r2, #8
 8001892:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 0201 	bic.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018a4:	e013      	b.n	80018ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018a6:	f7ff fabd 	bl	8000e24 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b05      	cmp	r3, #5
 80018b2:	d90c      	bls.n	80018ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2220      	movs	r2, #32
 80018b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2203      	movs	r2, #3
 80018be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e015      	b.n	80018fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e4      	bne.n	80018a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e0:	223f      	movs	r2, #63	@ 0x3f
 80018e2:	409a      	lsls	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d004      	beq.n	8001920 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2280      	movs	r2, #128	@ 0x80
 800191a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e00c      	b.n	800193a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2205      	movs	r2, #5
 8001924:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	@ 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001956:	2300      	movs	r3, #0
 8001958:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
 8001962:	e159      	b.n	8001c18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001964:	2201      	movs	r2, #1
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	429a      	cmp	r2, r3
 800197e:	f040 8148 	bne.w	8001c12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	2b01      	cmp	r3, #1
 800198c:	d005      	beq.n	800199a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001996:	2b02      	cmp	r3, #2
 8001998:	d130      	bne.n	80019fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	2203      	movs	r2, #3
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	68da      	ldr	r2, [r3, #12]
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d0:	2201      	movs	r2, #1
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	091b      	lsrs	r3, r3, #4
 80019e6:	f003 0201 	and.w	r2, r3, #1
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	2b03      	cmp	r3, #3
 8001a06:	d017      	beq.n	8001a38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d123      	bne.n	8001a8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	08da      	lsrs	r2, r3, #3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3208      	adds	r2, #8
 8001a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	220f      	movs	r2, #15
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	43db      	mvns	r3, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	691a      	ldr	r2, [r3, #16]
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	08da      	lsrs	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3208      	adds	r2, #8
 8001a86:	69b9      	ldr	r1, [r7, #24]
 8001a88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	2203      	movs	r2, #3
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0203 	and.w	r2, r3, #3
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 80a2 	beq.w	8001c12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	4b57      	ldr	r3, [pc, #348]	@ (8001c30 <HAL_GPIO_Init+0x2e8>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad6:	4a56      	ldr	r2, [pc, #344]	@ (8001c30 <HAL_GPIO_Init+0x2e8>)
 8001ad8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001adc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ade:	4b54      	ldr	r3, [pc, #336]	@ (8001c30 <HAL_GPIO_Init+0x2e8>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aea:	4a52      	ldr	r2, [pc, #328]	@ (8001c34 <HAL_GPIO_Init+0x2ec>)
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	089b      	lsrs	r3, r3, #2
 8001af0:	3302      	adds	r3, #2
 8001af2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	f003 0303 	and.w	r3, r3, #3
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	220f      	movs	r2, #15
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	43db      	mvns	r3, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a49      	ldr	r2, [pc, #292]	@ (8001c38 <HAL_GPIO_Init+0x2f0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d019      	beq.n	8001b4a <HAL_GPIO_Init+0x202>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a48      	ldr	r2, [pc, #288]	@ (8001c3c <HAL_GPIO_Init+0x2f4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d013      	beq.n	8001b46 <HAL_GPIO_Init+0x1fe>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a47      	ldr	r2, [pc, #284]	@ (8001c40 <HAL_GPIO_Init+0x2f8>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d00d      	beq.n	8001b42 <HAL_GPIO_Init+0x1fa>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a46      	ldr	r2, [pc, #280]	@ (8001c44 <HAL_GPIO_Init+0x2fc>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d007      	beq.n	8001b3e <HAL_GPIO_Init+0x1f6>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a45      	ldr	r2, [pc, #276]	@ (8001c48 <HAL_GPIO_Init+0x300>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_GPIO_Init+0x1f2>
 8001b36:	2304      	movs	r3, #4
 8001b38:	e008      	b.n	8001b4c <HAL_GPIO_Init+0x204>
 8001b3a:	2307      	movs	r3, #7
 8001b3c:	e006      	b.n	8001b4c <HAL_GPIO_Init+0x204>
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e004      	b.n	8001b4c <HAL_GPIO_Init+0x204>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e002      	b.n	8001b4c <HAL_GPIO_Init+0x204>
 8001b46:	2301      	movs	r3, #1
 8001b48:	e000      	b.n	8001b4c <HAL_GPIO_Init+0x204>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	69fa      	ldr	r2, [r7, #28]
 8001b4e:	f002 0203 	and.w	r2, r2, #3
 8001b52:	0092      	lsls	r2, r2, #2
 8001b54:	4093      	lsls	r3, r2
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b5c:	4935      	ldr	r1, [pc, #212]	@ (8001c34 <HAL_GPIO_Init+0x2ec>)
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	089b      	lsrs	r3, r3, #2
 8001b62:	3302      	adds	r3, #2
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b6a:	4b38      	ldr	r3, [pc, #224]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b8e:	4a2f      	ldr	r2, [pc, #188]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b94:	4b2d      	ldr	r3, [pc, #180]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bb8:	4a24      	ldr	r2, [pc, #144]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bbe:	4b23      	ldr	r3, [pc, #140]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001be2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001be8:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d003      	beq.n	8001c0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c4c <HAL_GPIO_Init+0x304>)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3301      	adds	r3, #1
 8001c16:	61fb      	str	r3, [r7, #28]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	2b0f      	cmp	r3, #15
 8001c1c:	f67f aea2 	bls.w	8001964 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c20:	bf00      	nop
 8001c22:	bf00      	nop
 8001c24:	3724      	adds	r7, #36	@ 0x24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40013800 	.word	0x40013800
 8001c38:	40020000 	.word	0x40020000
 8001c3c:	40020400 	.word	0x40020400
 8001c40:	40020800 	.word	0x40020800
 8001c44:	40020c00 	.word	0x40020c00
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40013c00 	.word	0x40013c00

08001c50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	887b      	ldrh	r3, [r7, #2]
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d002      	beq.n	8001c6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	e001      	b.n	8001c72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c90:	787b      	ldrb	r3, [r7, #1]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c96:	887a      	ldrh	r2, [r7, #2]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c9c:	e003      	b.n	8001ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c9e:	887b      	ldrh	r3, [r7, #2]
 8001ca0:	041a      	lsls	r2, r3, #16
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	619a      	str	r2, [r3, #24]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b085      	sub	sp, #20
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cc4:	887a      	ldrh	r2, [r7, #2]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	041a      	lsls	r2, r3, #16
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	43d9      	mvns	r1, r3
 8001cd0:	887b      	ldrh	r3, [r7, #2]
 8001cd2:	400b      	ands	r3, r1
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	619a      	str	r2, [r3, #24]
}
 8001cda:	bf00      	nop
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e267      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d075      	beq.n	8001df2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d06:	4b88      	ldr	r3, [pc, #544]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	d00c      	beq.n	8001d2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d12:	4b85      	ldr	r3, [pc, #532]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d112      	bne.n	8001d44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d1e:	4b82      	ldr	r3, [pc, #520]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d2a:	d10b      	bne.n	8001d44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d05b      	beq.n	8001df0 <HAL_RCC_OscConfig+0x108>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d157      	bne.n	8001df0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e242      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d4c:	d106      	bne.n	8001d5c <HAL_RCC_OscConfig+0x74>
 8001d4e:	4b76      	ldr	r3, [pc, #472]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a75      	ldr	r2, [pc, #468]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	e01d      	b.n	8001d98 <HAL_RCC_OscConfig+0xb0>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d64:	d10c      	bne.n	8001d80 <HAL_RCC_OscConfig+0x98>
 8001d66:	4b70      	ldr	r3, [pc, #448]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a6f      	ldr	r2, [pc, #444]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	4b6d      	ldr	r3, [pc, #436]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a6c      	ldr	r2, [pc, #432]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d7c:	6013      	str	r3, [r2, #0]
 8001d7e:	e00b      	b.n	8001d98 <HAL_RCC_OscConfig+0xb0>
 8001d80:	4b69      	ldr	r3, [pc, #420]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a68      	ldr	r2, [pc, #416]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d8a:	6013      	str	r3, [r2, #0]
 8001d8c:	4b66      	ldr	r3, [pc, #408]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a65      	ldr	r2, [pc, #404]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001d92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d013      	beq.n	8001dc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da0:	f7ff f840 	bl	8000e24 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da8:	f7ff f83c 	bl	8000e24 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b64      	cmp	r3, #100	@ 0x64
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e207      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	4b5b      	ldr	r3, [pc, #364]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d0f0      	beq.n	8001da8 <HAL_RCC_OscConfig+0xc0>
 8001dc6:	e014      	b.n	8001df2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7ff f82c 	bl	8000e24 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dd0:	f7ff f828 	bl	8000e24 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b64      	cmp	r3, #100	@ 0x64
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e1f3      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de2:	4b51      	ldr	r3, [pc, #324]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d1f0      	bne.n	8001dd0 <HAL_RCC_OscConfig+0xe8>
 8001dee:	e000      	b.n	8001df2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d063      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 030c 	and.w	r3, r3, #12
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00b      	beq.n	8001e22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e0a:	4b47      	ldr	r3, [pc, #284]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e12:	2b08      	cmp	r3, #8
 8001e14:	d11c      	bne.n	8001e50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e16:	4b44      	ldr	r3, [pc, #272]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d116      	bne.n	8001e50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e22:	4b41      	ldr	r3, [pc, #260]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <HAL_RCC_OscConfig+0x152>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d001      	beq.n	8001e3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e1c7      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	4937      	ldr	r1, [pc, #220]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e4e:	e03a      	b.n	8001ec6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d020      	beq.n	8001e9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e58:	4b34      	ldr	r3, [pc, #208]	@ (8001f2c <HAL_RCC_OscConfig+0x244>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e5e:	f7fe ffe1 	bl	8000e24 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e66:	f7fe ffdd 	bl	8000e24 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e1a8      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	4b2b      	ldr	r3, [pc, #172]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e84:	4b28      	ldr	r3, [pc, #160]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	4925      	ldr	r1, [pc, #148]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	600b      	str	r3, [r1, #0]
 8001e98:	e015      	b.n	8001ec6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e9a:	4b24      	ldr	r3, [pc, #144]	@ (8001f2c <HAL_RCC_OscConfig+0x244>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea0:	f7fe ffc0 	bl	8000e24 <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ea8:	f7fe ffbc 	bl	8000e24 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e187      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	4b1b      	ldr	r3, [pc, #108]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d036      	beq.n	8001f40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d016      	beq.n	8001f08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eda:	4b15      	ldr	r3, [pc, #84]	@ (8001f30 <HAL_RCC_OscConfig+0x248>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee0:	f7fe ffa0 	bl	8000e24 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee8:	f7fe ff9c 	bl	8000e24 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e167      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efa:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_RCC_OscConfig+0x240>)
 8001efc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0f0      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x200>
 8001f06:	e01b      	b.n	8001f40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f08:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_RCC_OscConfig+0x248>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f0e:	f7fe ff89 	bl	8000e24 <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f14:	e00e      	b.n	8001f34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f16:	f7fe ff85 	bl	8000e24 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d907      	bls.n	8001f34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e150      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	42470000 	.word	0x42470000
 8001f30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f34:	4b88      	ldr	r3, [pc, #544]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001f36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1ea      	bne.n	8001f16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f000 8097 	beq.w	800207c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f52:	4b81      	ldr	r3, [pc, #516]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d10f      	bne.n	8001f7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	4b7d      	ldr	r3, [pc, #500]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a7c      	ldr	r2, [pc, #496]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b7a      	ldr	r3, [pc, #488]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f7e:	4b77      	ldr	r3, [pc, #476]	@ (800215c <HAL_RCC_OscConfig+0x474>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d118      	bne.n	8001fbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f8a:	4b74      	ldr	r3, [pc, #464]	@ (800215c <HAL_RCC_OscConfig+0x474>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a73      	ldr	r2, [pc, #460]	@ (800215c <HAL_RCC_OscConfig+0x474>)
 8001f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f96:	f7fe ff45 	bl	8000e24 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9e:	f7fe ff41 	bl	8000e24 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e10c      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	4b6a      	ldr	r3, [pc, #424]	@ (800215c <HAL_RCC_OscConfig+0x474>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0f0      	beq.n	8001f9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d106      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x2ea>
 8001fc4:	4b64      	ldr	r3, [pc, #400]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc8:	4a63      	ldr	r2, [pc, #396]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fd0:	e01c      	b.n	800200c <HAL_RCC_OscConfig+0x324>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b05      	cmp	r3, #5
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x30c>
 8001fda:	4b5f      	ldr	r3, [pc, #380]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fde:	4a5e      	ldr	r2, [pc, #376]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fe0:	f043 0304 	orr.w	r3, r3, #4
 8001fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fe6:	4b5c      	ldr	r3, [pc, #368]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fea:	4a5b      	ldr	r2, [pc, #364]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ff2:	e00b      	b.n	800200c <HAL_RCC_OscConfig+0x324>
 8001ff4:	4b58      	ldr	r3, [pc, #352]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff8:	4a57      	ldr	r2, [pc, #348]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8001ffa:	f023 0301 	bic.w	r3, r3, #1
 8001ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002000:	4b55      	ldr	r3, [pc, #340]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002004:	4a54      	ldr	r2, [pc, #336]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002006:	f023 0304 	bic.w	r3, r3, #4
 800200a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d015      	beq.n	8002040 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002014:	f7fe ff06 	bl	8000e24 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800201a:	e00a      	b.n	8002032 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800201c:	f7fe ff02 	bl	8000e24 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800202a:	4293      	cmp	r3, r2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e0cb      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002032:	4b49      	ldr	r3, [pc, #292]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0ee      	beq.n	800201c <HAL_RCC_OscConfig+0x334>
 800203e:	e014      	b.n	800206a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002040:	f7fe fef0 	bl	8000e24 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002046:	e00a      	b.n	800205e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002048:	f7fe feec 	bl	8000e24 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002056:	4293      	cmp	r3, r2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e0b5      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800205e:	4b3e      	ldr	r3, [pc, #248]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1ee      	bne.n	8002048 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800206a:	7dfb      	ldrb	r3, [r7, #23]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d105      	bne.n	800207c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002070:	4b39      	ldr	r3, [pc, #228]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	4a38      	ldr	r2, [pc, #224]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002076:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800207a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 80a1 	beq.w	80021c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002086:	4b34      	ldr	r3, [pc, #208]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f003 030c 	and.w	r3, r3, #12
 800208e:	2b08      	cmp	r3, #8
 8002090:	d05c      	beq.n	800214c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d141      	bne.n	800211e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209a:	4b31      	ldr	r3, [pc, #196]	@ (8002160 <HAL_RCC_OscConfig+0x478>)
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a0:	f7fe fec0 	bl	8000e24 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020a8:	f7fe febc 	bl	8000e24 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e087      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ba:	4b27      	ldr	r3, [pc, #156]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f0      	bne.n	80020a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	69da      	ldr	r2, [r3, #28]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	431a      	orrs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d4:	019b      	lsls	r3, r3, #6
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	085b      	lsrs	r3, r3, #1
 80020de:	3b01      	subs	r3, #1
 80020e0:	041b      	lsls	r3, r3, #16
 80020e2:	431a      	orrs	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e8:	061b      	lsls	r3, r3, #24
 80020ea:	491b      	ldr	r1, [pc, #108]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002160 <HAL_RCC_OscConfig+0x478>)
 80020f2:	2201      	movs	r2, #1
 80020f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f6:	f7fe fe95 	bl	8000e24 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fe:	f7fe fe91 	bl	8000e24 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e05c      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002110:	4b11      	ldr	r3, [pc, #68]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f0      	beq.n	80020fe <HAL_RCC_OscConfig+0x416>
 800211c:	e054      	b.n	80021c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211e:	4b10      	ldr	r3, [pc, #64]	@ (8002160 <HAL_RCC_OscConfig+0x478>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002124:	f7fe fe7e 	bl	8000e24 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800212c:	f7fe fe7a 	bl	8000e24 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e045      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800213e:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <HAL_RCC_OscConfig+0x470>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x444>
 800214a:	e03d      	b.n	80021c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d107      	bne.n	8002164 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e038      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
 8002158:	40023800 	.word	0x40023800
 800215c:	40007000 	.word	0x40007000
 8002160:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002164:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <HAL_RCC_OscConfig+0x4ec>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d028      	beq.n	80021c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800217c:	429a      	cmp	r2, r3
 800217e:	d121      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800218a:	429a      	cmp	r2, r3
 800218c:	d11a      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002194:	4013      	ands	r3, r2
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800219a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800219c:	4293      	cmp	r3, r2
 800219e:	d111      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	085b      	lsrs	r3, r3, #1
 80021ac:	3b01      	subs	r3, #1
 80021ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d107      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d001      	beq.n	80021c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800

080021d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0cc      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b68      	ldr	r3, [pc, #416]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d90c      	bls.n	8002214 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b65      	ldr	r3, [pc, #404]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002202:	4b63      	ldr	r3, [pc, #396]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	429a      	cmp	r2, r3
 800220e:	d001      	beq.n	8002214 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e0b8      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d020      	beq.n	8002262 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	d005      	beq.n	8002238 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800222c:	4b59      	ldr	r3, [pc, #356]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	4a58      	ldr	r2, [pc, #352]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002232:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002236:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0308 	and.w	r3, r3, #8
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002244:	4b53      	ldr	r3, [pc, #332]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	4a52      	ldr	r2, [pc, #328]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800224a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800224e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002250:	4b50      	ldr	r3, [pc, #320]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	494d      	ldr	r1, [pc, #308]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	4313      	orrs	r3, r2
 8002260:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b00      	cmp	r3, #0
 800226c:	d044      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d107      	bne.n	8002286 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002276:	4b47      	ldr	r3, [pc, #284]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d119      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e07f      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d003      	beq.n	8002296 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002292:	2b03      	cmp	r3, #3
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002296:	4b3f      	ldr	r3, [pc, #252]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e06f      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e067      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022b6:	4b37      	ldr	r3, [pc, #220]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f023 0203 	bic.w	r2, r3, #3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4934      	ldr	r1, [pc, #208]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022c8:	f7fe fdac 	bl	8000e24 <HAL_GetTick>
 80022cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ce:	e00a      	b.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d0:	f7fe fda8 	bl	8000e24 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e04f      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 020c 	and.w	r2, r3, #12
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d1eb      	bne.n	80022d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022f8:	4b25      	ldr	r3, [pc, #148]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d20c      	bcs.n	8002320 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b22      	ldr	r3, [pc, #136]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230e:	4b20      	ldr	r3, [pc, #128]	@ (8002390 <HAL_RCC_ClockConfig+0x1b8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d001      	beq.n	8002320 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e032      	b.n	8002386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d008      	beq.n	800233e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800232c:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	4916      	ldr	r1, [pc, #88]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800233a:	4313      	orrs	r3, r2
 800233c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0308 	and.w	r3, r3, #8
 8002346:	2b00      	cmp	r3, #0
 8002348:	d009      	beq.n	800235e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800234a:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	490e      	ldr	r1, [pc, #56]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 800235a:	4313      	orrs	r3, r2
 800235c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800235e:	f000 f821 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
 8002362:	4602      	mov	r2, r0
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_RCC_ClockConfig+0x1bc>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	091b      	lsrs	r3, r3, #4
 800236a:	f003 030f 	and.w	r3, r3, #15
 800236e:	490a      	ldr	r1, [pc, #40]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002370:	5ccb      	ldrb	r3, [r1, r3]
 8002372:	fa22 f303 	lsr.w	r3, r2, r3
 8002376:	4a09      	ldr	r2, [pc, #36]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800237a:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c8>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe fd0c 	bl	8000d9c <HAL_InitTick>

  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40023c00 	.word	0x40023c00
 8002394:	40023800 	.word	0x40023800
 8002398:	08003fc8 	.word	0x08003fc8
 800239c:	20000000 	.word	0x20000000
 80023a0:	20000004 	.word	0x20000004

080023a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023a8:	b090      	sub	sp, #64	@ 0x40
 80023aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80023b0:	2300      	movs	r3, #0
 80023b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023b4:	2300      	movs	r3, #0
 80023b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023bc:	4b59      	ldr	r3, [pc, #356]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 030c 	and.w	r3, r3, #12
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d00d      	beq.n	80023e4 <HAL_RCC_GetSysClockFreq+0x40>
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	f200 80a1 	bhi.w	8002510 <HAL_RCC_GetSysClockFreq+0x16c>
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d002      	beq.n	80023d8 <HAL_RCC_GetSysClockFreq+0x34>
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d003      	beq.n	80023de <HAL_RCC_GetSysClockFreq+0x3a>
 80023d6:	e09b      	b.n	8002510 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023d8:	4b53      	ldr	r3, [pc, #332]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x184>)
 80023da:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80023dc:	e09b      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023de:	4b53      	ldr	r3, [pc, #332]	@ (800252c <HAL_RCC_GetSysClockFreq+0x188>)
 80023e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023e2:	e098      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d028      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	099b      	lsrs	r3, r3, #6
 8002400:	2200      	movs	r2, #0
 8002402:	623b      	str	r3, [r7, #32]
 8002404:	627a      	str	r2, [r7, #36]	@ 0x24
 8002406:	6a3b      	ldr	r3, [r7, #32]
 8002408:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800240c:	2100      	movs	r1, #0
 800240e:	4b47      	ldr	r3, [pc, #284]	@ (800252c <HAL_RCC_GetSysClockFreq+0x188>)
 8002410:	fb03 f201 	mul.w	r2, r3, r1
 8002414:	2300      	movs	r3, #0
 8002416:	fb00 f303 	mul.w	r3, r0, r3
 800241a:	4413      	add	r3, r2
 800241c:	4a43      	ldr	r2, [pc, #268]	@ (800252c <HAL_RCC_GetSysClockFreq+0x188>)
 800241e:	fba0 1202 	umull	r1, r2, r0, r2
 8002422:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002424:	460a      	mov	r2, r1
 8002426:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800242a:	4413      	add	r3, r2
 800242c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800242e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002430:	2200      	movs	r2, #0
 8002432:	61bb      	str	r3, [r7, #24]
 8002434:	61fa      	str	r2, [r7, #28]
 8002436:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800243a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800243e:	f7fd ff27 	bl	8000290 <__aeabi_uldivmod>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4613      	mov	r3, r2
 8002448:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800244a:	e053      	b.n	80024f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800244c:	4b35      	ldr	r3, [pc, #212]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	2200      	movs	r2, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	617a      	str	r2, [r7, #20]
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800245e:	f04f 0b00 	mov.w	fp, #0
 8002462:	4652      	mov	r2, sl
 8002464:	465b      	mov	r3, fp
 8002466:	f04f 0000 	mov.w	r0, #0
 800246a:	f04f 0100 	mov.w	r1, #0
 800246e:	0159      	lsls	r1, r3, #5
 8002470:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002474:	0150      	lsls	r0, r2, #5
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	ebb2 080a 	subs.w	r8, r2, sl
 800247e:	eb63 090b 	sbc.w	r9, r3, fp
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800248e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002492:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002496:	ebb2 0408 	subs.w	r4, r2, r8
 800249a:	eb63 0509 	sbc.w	r5, r3, r9
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	00eb      	lsls	r3, r5, #3
 80024a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024ac:	00e2      	lsls	r2, r4, #3
 80024ae:	4614      	mov	r4, r2
 80024b0:	461d      	mov	r5, r3
 80024b2:	eb14 030a 	adds.w	r3, r4, sl
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	eb45 030b 	adc.w	r3, r5, fp
 80024bc:	607b      	str	r3, [r7, #4]
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024ca:	4629      	mov	r1, r5
 80024cc:	028b      	lsls	r3, r1, #10
 80024ce:	4621      	mov	r1, r4
 80024d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024d4:	4621      	mov	r1, r4
 80024d6:	028a      	lsls	r2, r1, #10
 80024d8:	4610      	mov	r0, r2
 80024da:	4619      	mov	r1, r3
 80024dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024de:	2200      	movs	r2, #0
 80024e0:	60bb      	str	r3, [r7, #8]
 80024e2:	60fa      	str	r2, [r7, #12]
 80024e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024e8:	f7fd fed2 	bl	8000290 <__aeabi_uldivmod>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4613      	mov	r3, r2
 80024f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <HAL_RCC_GetSysClockFreq+0x180>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	0c1b      	lsrs	r3, r3, #16
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	3301      	adds	r3, #1
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002504:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002508:	fbb2 f3f3 	udiv	r3, r2, r3
 800250c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800250e:	e002      	b.n	8002516 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002510:	4b05      	ldr	r3, [pc, #20]	@ (8002528 <HAL_RCC_GetSysClockFreq+0x184>)
 8002512:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002514:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002518:	4618      	mov	r0, r3
 800251a:	3740      	adds	r7, #64	@ 0x40
 800251c:	46bd      	mov	sp, r7
 800251e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800
 8002528:	00f42400 	.word	0x00f42400
 800252c:	017d7840 	.word	0x017d7840

08002530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002534:	4b03      	ldr	r3, [pc, #12]	@ (8002544 <HAL_RCC_GetHCLKFreq+0x14>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000000 	.word	0x20000000

08002548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800254c:	f7ff fff0 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 8002550:	4602      	mov	r2, r0
 8002552:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	0a9b      	lsrs	r3, r3, #10
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	4903      	ldr	r1, [pc, #12]	@ (800256c <HAL_RCC_GetPCLK1Freq+0x24>)
 800255e:	5ccb      	ldrb	r3, [r1, r3]
 8002560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002564:	4618      	mov	r0, r3
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40023800 	.word	0x40023800
 800256c:	08003fd8 	.word	0x08003fd8

08002570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002574:	f7ff ffdc 	bl	8002530 <HAL_RCC_GetHCLKFreq>
 8002578:	4602      	mov	r2, r0
 800257a:	4b05      	ldr	r3, [pc, #20]	@ (8002590 <HAL_RCC_GetPCLK2Freq+0x20>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	0b5b      	lsrs	r3, r3, #13
 8002580:	f003 0307 	and.w	r3, r3, #7
 8002584:	4903      	ldr	r1, [pc, #12]	@ (8002594 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002586:	5ccb      	ldrb	r3, [r1, r3]
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40023800 	.word	0x40023800
 8002594:	08003fd8 	.word	0x08003fd8

08002598 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e042      	b.n	8002630 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d106      	bne.n	80025c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7fe face 	bl	8000b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2224      	movs	r2, #36	@ 0x24
 80025c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 fdbd 	bl	800315c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	691a      	ldr	r2, [r3, #16]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	695a      	ldr	r2, [r3, #20]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2220      	movs	r2, #32
 800261c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2220      	movs	r2, #32
 8002624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	@ 0x28
 800263c:	af02      	add	r7, sp, #8
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	4613      	mov	r3, r2
 8002646:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b20      	cmp	r3, #32
 8002656:	d175      	bne.n	8002744 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <HAL_UART_Transmit+0x2c>
 800265e:	88fb      	ldrh	r3, [r7, #6]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e06e      	b.n	8002746 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2221      	movs	r2, #33	@ 0x21
 8002672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002676:	f7fe fbd5 	bl	8000e24 <HAL_GetTick>
 800267a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	88fa      	ldrh	r2, [r7, #6]
 8002680:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	88fa      	ldrh	r2, [r7, #6]
 8002686:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002690:	d108      	bne.n	80026a4 <HAL_UART_Transmit+0x6c>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d104      	bne.n	80026a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	61bb      	str	r3, [r7, #24]
 80026a2:	e003      	b.n	80026ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026ac:	e02e      	b.n	800270c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	2200      	movs	r2, #0
 80026b6:	2180      	movs	r1, #128	@ 0x80
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fb1f 	bl	8002cfc <UART_WaitOnFlagUntilTimeout>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e03a      	b.n	8002746 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10b      	bne.n	80026ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	461a      	mov	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	3302      	adds	r3, #2
 80026ea:	61bb      	str	r3, [r7, #24]
 80026ec:	e007      	b.n	80026fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	781a      	ldrb	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	3301      	adds	r3, #1
 80026fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002702:	b29b      	uxth	r3, r3
 8002704:	3b01      	subs	r3, #1
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002710:	b29b      	uxth	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1cb      	bne.n	80026ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2200      	movs	r2, #0
 800271e:	2140      	movs	r1, #64	@ 0x40
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f000 faeb 	bl	8002cfc <UART_WaitOnFlagUntilTimeout>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2220      	movs	r2, #32
 8002730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e006      	b.n	8002746 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2220      	movs	r2, #32
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	e000      	b.n	8002746 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002744:	2302      	movs	r3, #2
  }
}
 8002746:	4618      	mov	r0, r3
 8002748:	3720      	adds	r7, #32
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	4613      	mov	r3, r2
 800275a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b20      	cmp	r3, #32
 8002766:	d112      	bne.n	800278e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d002      	beq.n	8002774 <HAL_UART_Receive_IT+0x26>
 800276e:	88fb      	ldrh	r3, [r7, #6]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d101      	bne.n	8002778 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e00b      	b.n	8002790 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800277e:	88fb      	ldrh	r3, [r7, #6]
 8002780:	461a      	mov	r2, r3
 8002782:	68b9      	ldr	r1, [r7, #8]
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 fb12 	bl	8002dae <UART_Start_Receive_IT>
 800278a:	4603      	mov	r3, r0
 800278c:	e000      	b.n	8002790 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800278e:	2302      	movs	r3, #2
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b0ba      	sub	sp, #232	@ 0xe8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80027d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10f      	bne.n	80027fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027e2:	f003 0320 	and.w	r3, r3, #32
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d009      	beq.n	80027fe <HAL_UART_IRQHandler+0x66>
 80027ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027ee:	f003 0320 	and.w	r3, r3, #32
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 fbf2 	bl	8002fe0 <UART_Receive_IT>
      return;
 80027fc:	e25b      	b.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 80de 	beq.w	80029c4 <HAL_UART_IRQHandler+0x22c>
 8002808:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d106      	bne.n	8002822 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002818:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 80d1 	beq.w	80029c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00b      	beq.n	8002846 <HAL_UART_IRQHandler+0xae>
 800282e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002836:	2b00      	cmp	r3, #0
 8002838:	d005      	beq.n	8002846 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f043 0201 	orr.w	r2, r3, #1
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00b      	beq.n	800286a <HAL_UART_IRQHandler+0xd2>
 8002852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	f043 0202 	orr.w	r2, r3, #2
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800286a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00b      	beq.n	800288e <HAL_UART_IRQHandler+0xf6>
 8002876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d005      	beq.n	800288e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	f043 0204 	orr.w	r2, r3, #4
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800288e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	2b00      	cmp	r3, #0
 8002898:	d011      	beq.n	80028be <HAL_UART_IRQHandler+0x126>
 800289a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800289e:	f003 0320 	and.w	r3, r3, #32
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d105      	bne.n	80028b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80028a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f043 0208 	orr.w	r2, r3, #8
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 81f2 	beq.w	8002cac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028cc:	f003 0320 	and.w	r3, r3, #32
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d008      	beq.n	80028e6 <HAL_UART_IRQHandler+0x14e>
 80028d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d002      	beq.n	80028e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fb7d 	bl	8002fe0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f0:	2b40      	cmp	r3, #64	@ 0x40
 80028f2:	bf0c      	ite	eq
 80028f4:	2301      	moveq	r3, #1
 80028f6:	2300      	movne	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	2b00      	cmp	r3, #0
 8002908:	d103      	bne.n	8002912 <HAL_UART_IRQHandler+0x17a>
 800290a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800290e:	2b00      	cmp	r3, #0
 8002910:	d04f      	beq.n	80029b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 fa85 	bl	8002e22 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002922:	2b40      	cmp	r3, #64	@ 0x40
 8002924:	d141      	bne.n	80029aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3314      	adds	r3, #20
 800292c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002934:	e853 3f00 	ldrex	r3, [r3]
 8002938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800293c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002944:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3314      	adds	r3, #20
 800294e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002952:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002956:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800295e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002962:	e841 2300 	strex	r3, r2, [r1]
 8002966:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800296a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1d9      	bne.n	8002926 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002976:	2b00      	cmp	r3, #0
 8002978:	d013      	beq.n	80029a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800297e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b78 <HAL_UART_IRQHandler+0x3e0>)
 8002980:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe ffbb 	bl	8001902 <HAL_DMA_Abort_IT>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d016      	beq.n	80029c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800299c:	4610      	mov	r0, r2
 800299e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029a0:	e00e      	b.n	80029c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f994 	bl	8002cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029a8:	e00a      	b.n	80029c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f990 	bl	8002cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b0:	e006      	b.n	80029c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f98c 	bl	8002cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80029be:	e175      	b.n	8002cac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c0:	bf00      	nop
    return;
 80029c2:	e173      	b.n	8002cac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	f040 814f 	bne.w	8002c6c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80029ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 8148 	beq.w	8002c6c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80029dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 8141 	beq.w	8002c6c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029ea:	2300      	movs	r3, #0
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a0a:	2b40      	cmp	r3, #64	@ 0x40
 8002a0c:	f040 80b6 	bne.w	8002b7c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 8145 	beq.w	8002cb0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	f080 813e 	bcs.w	8002cb0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a3a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a46:	f000 8088 	beq.w	8002b5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	330c      	adds	r3, #12
 8002a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a58:	e853 3f00 	ldrex	r3, [r3]
 8002a5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	330c      	adds	r3, #12
 8002a72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002a82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a86:	e841 2300 	strex	r3, r2, [r1]
 8002a8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1d9      	bne.n	8002a4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	3314      	adds	r3, #20
 8002a9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002aa0:	e853 3f00 	ldrex	r3, [r3]
 8002aa4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002aa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002aa8:	f023 0301 	bic.w	r3, r3, #1
 8002aac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	3314      	adds	r3, #20
 8002ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002aba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ac2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ac6:	e841 2300 	strex	r3, r2, [r1]
 8002aca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002acc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1e1      	bne.n	8002a96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3314      	adds	r3, #20
 8002ad8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002adc:	e853 3f00 	ldrex	r3, [r3]
 8002ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3314      	adds	r3, #20
 8002af2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002af6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002af8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002afa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002afc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002afe:	e841 2300 	strex	r3, r2, [r1]
 8002b02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1e3      	bne.n	8002ad2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	330c      	adds	r3, #12
 8002b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b22:	e853 3f00 	ldrex	r3, [r3]
 8002b26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b2a:	f023 0310 	bic.w	r3, r3, #16
 8002b2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	330c      	adds	r3, #12
 8002b38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b44:	e841 2300 	strex	r3, r2, [r1]
 8002b48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1e3      	bne.n	8002b18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe fe64 	bl	8001822 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	4619      	mov	r1, r3
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 f8b7 	bl	8002ce4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b76:	e09b      	b.n	8002cb0 <HAL_UART_IRQHandler+0x518>
 8002b78:	08002ee9 	.word	0x08002ee9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 808e 	beq.w	8002cb4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 8089 	beq.w	8002cb4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	330c      	adds	r3, #12
 8002ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bac:	e853 3f00 	ldrex	r3, [r3]
 8002bb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	330c      	adds	r3, #12
 8002bc2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002bc6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002bc8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bce:	e841 2300 	strex	r3, r2, [r1]
 8002bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1e3      	bne.n	8002ba2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3314      	adds	r3, #20
 8002be0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	e853 3f00 	ldrex	r3, [r3]
 8002be8:	623b      	str	r3, [r7, #32]
   return(result);
 8002bea:	6a3b      	ldr	r3, [r7, #32]
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	3314      	adds	r3, #20
 8002bfa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002bfe:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c06:	e841 2300 	strex	r3, r2, [r1]
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1e3      	bne.n	8002bda <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2220      	movs	r2, #32
 8002c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	330c      	adds	r3, #12
 8002c26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	e853 3f00 	ldrex	r3, [r3]
 8002c2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f023 0310 	bic.w	r3, r3, #16
 8002c36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	330c      	adds	r3, #12
 8002c40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c44:	61fa      	str	r2, [r7, #28]
 8002c46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c48:	69b9      	ldr	r1, [r7, #24]
 8002c4a:	69fa      	ldr	r2, [r7, #28]
 8002c4c:	e841 2300 	strex	r3, r2, [r1]
 8002c50:	617b      	str	r3, [r7, #20]
   return(result);
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1e3      	bne.n	8002c20 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c62:	4619      	mov	r1, r3
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f83d 	bl	8002ce4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c6a:	e023      	b.n	8002cb4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d009      	beq.n	8002c8c <HAL_UART_IRQHandler+0x4f4>
 8002c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f943 	bl	8002f10 <UART_Transmit_IT>
    return;
 8002c8a:	e014      	b.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00e      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
 8002c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 f983 	bl	8002fb0 <UART_EndTransmit_IT>
    return;
 8002caa:	e004      	b.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
    return;
 8002cac:	bf00      	nop
 8002cae:	e002      	b.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002cb0:	bf00      	nop
 8002cb2:	e000      	b.n	8002cb6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002cb4:	bf00      	nop
  }
}
 8002cb6:	37e8      	adds	r7, #232	@ 0xe8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	603b      	str	r3, [r7, #0]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d0c:	e03b      	b.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0e:	6a3b      	ldr	r3, [r7, #32]
 8002d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d14:	d037      	beq.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d16:	f7fe f885 	bl	8000e24 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	6a3a      	ldr	r2, [r7, #32]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d302      	bcc.n	8002d2c <UART_WaitOnFlagUntilTimeout+0x30>
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e03a      	b.n	8002da6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d023      	beq.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2b80      	cmp	r3, #128	@ 0x80
 8002d42:	d020      	beq.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b40      	cmp	r3, #64	@ 0x40
 8002d48:	d01d      	beq.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	d116      	bne.n	8002d86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 f857 	bl	8002e22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2208      	movs	r2, #8
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00f      	b.n	8002da6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	bf0c      	ite	eq
 8002d96:	2301      	moveq	r3, #1
 8002d98:	2300      	movne	r3, #0
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	79fb      	ldrb	r3, [r7, #7]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d0b4      	beq.n	8002d0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b085      	sub	sp, #20
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	60f8      	str	r0, [r7, #12]
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	4613      	mov	r3, r2
 8002dba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	88fa      	ldrh	r2, [r7, #6]
 8002dc6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	88fa      	ldrh	r2, [r7, #6]
 8002dcc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2222      	movs	r2, #34	@ 0x22
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d007      	beq.n	8002df4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002df2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	695a      	ldr	r2, [r3, #20]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0220 	orr.w	r2, r2, #32
 8002e12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b095      	sub	sp, #84	@ 0x54
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	330c      	adds	r3, #12
 8002e30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e34:	e853 3f00 	ldrex	r3, [r3]
 8002e38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	330c      	adds	r3, #12
 8002e48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e52:	e841 2300 	strex	r3, r2, [r1]
 8002e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1e5      	bne.n	8002e2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3314      	adds	r3, #20
 8002e64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	e853 3f00 	ldrex	r3, [r3]
 8002e6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3314      	adds	r3, #20
 8002e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e86:	e841 2300 	strex	r3, r2, [r1]
 8002e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1e5      	bne.n	8002e5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d119      	bne.n	8002ece <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	330c      	adds	r3, #12
 8002ea0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	e853 3f00 	ldrex	r3, [r3]
 8002ea8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f023 0310 	bic.w	r3, r3, #16
 8002eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	330c      	adds	r3, #12
 8002eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002eba:	61ba      	str	r2, [r7, #24]
 8002ebc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ebe:	6979      	ldr	r1, [r7, #20]
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	e841 2300 	strex	r3, r2, [r1]
 8002ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e5      	bne.n	8002e9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002edc:	bf00      	nop
 8002ede:	3754      	adds	r7, #84	@ 0x54
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f7ff fee4 	bl	8002cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f08:	bf00      	nop
 8002f0a:	3710      	adds	r7, #16
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b21      	cmp	r3, #33	@ 0x21
 8002f22:	d13e      	bne.n	8002fa2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f2c:	d114      	bne.n	8002f58 <UART_Transmit_IT+0x48>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d110      	bne.n	8002f58 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f4a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	1c9a      	adds	r2, r3, #2
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	621a      	str	r2, [r3, #32]
 8002f56:	e008      	b.n	8002f6a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	1c59      	adds	r1, r3, #1
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6211      	str	r1, [r2, #32]
 8002f62:	781a      	ldrb	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4619      	mov	r1, r3
 8002f78:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d10f      	bne.n	8002f9e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f8c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f9c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e000      	b.n	8002fa4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fa2:	2302      	movs	r3, #2
  }
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68da      	ldr	r2, [r3, #12]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fc6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f7ff fe73 	bl	8002cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08c      	sub	sp, #48	@ 0x30
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b22      	cmp	r3, #34	@ 0x22
 8002ff2:	f040 80ae 	bne.w	8003152 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ffe:	d117      	bne.n	8003030 <UART_Receive_IT+0x50>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d113      	bne.n	8003030 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003008:	2300      	movs	r3, #0
 800300a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003010:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	b29b      	uxth	r3, r3
 800301a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800301e:	b29a      	uxth	r2, r3
 8003020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003022:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003028:	1c9a      	adds	r2, r3, #2
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	629a      	str	r2, [r3, #40]	@ 0x28
 800302e:	e026      	b.n	800307e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003034:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003036:	2300      	movs	r3, #0
 8003038:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003042:	d007      	beq.n	8003054 <UART_Receive_IT+0x74>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10a      	bne.n	8003062 <UART_Receive_IT+0x82>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d106      	bne.n	8003062 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	b2da      	uxtb	r2, r3
 800305c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800305e:	701a      	strb	r2, [r3, #0]
 8003060:	e008      	b.n	8003074 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800306e:	b2da      	uxtb	r2, r3
 8003070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003072:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29b      	uxth	r3, r3
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	4619      	mov	r1, r3
 800308c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800308e:	2b00      	cmp	r3, #0
 8003090:	d15d      	bne.n	800314e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0220 	bic.w	r2, r2, #32
 80030a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0201 	bic.w	r2, r2, #1
 80030c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d135      	bne.n	8003144 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	330c      	adds	r3, #12
 80030e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	e853 3f00 	ldrex	r3, [r3]
 80030ec:	613b      	str	r3, [r7, #16]
   return(result);
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	f023 0310 	bic.w	r3, r3, #16
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	330c      	adds	r3, #12
 80030fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030fe:	623a      	str	r2, [r7, #32]
 8003100:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003102:	69f9      	ldr	r1, [r7, #28]
 8003104:	6a3a      	ldr	r2, [r7, #32]
 8003106:	e841 2300 	strex	r3, r2, [r1]
 800310a:	61bb      	str	r3, [r7, #24]
   return(result);
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1e5      	bne.n	80030de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	2b10      	cmp	r3, #16
 800311e:	d10a      	bne.n	8003136 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60fb      	str	r3, [r7, #12]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800313a:	4619      	mov	r1, r3
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff fdd1 	bl	8002ce4 <HAL_UARTEx_RxEventCallback>
 8003142:	e002      	b.n	800314a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fd fc7f 	bl	8000a48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	e002      	b.n	8003154 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	e000      	b.n	8003154 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003152:	2302      	movs	r3, #2
  }
}
 8003154:	4618      	mov	r0, r3
 8003156:	3730      	adds	r7, #48	@ 0x30
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800315c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003160:	b0c0      	sub	sp, #256	@ 0x100
 8003162:	af00      	add	r7, sp, #0
 8003164:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003178:	68d9      	ldr	r1, [r3, #12]
 800317a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	ea40 0301 	orr.w	r3, r0, r1
 8003184:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	431a      	orrs	r2, r3
 8003194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	431a      	orrs	r2, r3
 800319c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031b4:	f021 010c 	bic.w	r1, r1, #12
 80031b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031c2:	430b      	orrs	r3, r1
 80031c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d6:	6999      	ldr	r1, [r3, #24]
 80031d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	ea40 0301 	orr.w	r3, r0, r1
 80031e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4b8f      	ldr	r3, [pc, #572]	@ (8003428 <UART_SetConfig+0x2cc>)
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d005      	beq.n	80031fc <UART_SetConfig+0xa0>
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b8d      	ldr	r3, [pc, #564]	@ (800342c <UART_SetConfig+0x2d0>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d104      	bne.n	8003206 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031fc:	f7ff f9b8 	bl	8002570 <HAL_RCC_GetPCLK2Freq>
 8003200:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003204:	e003      	b.n	800320e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003206:	f7ff f99f 	bl	8002548 <HAL_RCC_GetPCLK1Freq>
 800320a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003212:	69db      	ldr	r3, [r3, #28]
 8003214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003218:	f040 810c 	bne.w	8003434 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800321c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003220:	2200      	movs	r2, #0
 8003222:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003226:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800322a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800322e:	4622      	mov	r2, r4
 8003230:	462b      	mov	r3, r5
 8003232:	1891      	adds	r1, r2, r2
 8003234:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003236:	415b      	adcs	r3, r3
 8003238:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800323a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800323e:	4621      	mov	r1, r4
 8003240:	eb12 0801 	adds.w	r8, r2, r1
 8003244:	4629      	mov	r1, r5
 8003246:	eb43 0901 	adc.w	r9, r3, r1
 800324a:	f04f 0200 	mov.w	r2, #0
 800324e:	f04f 0300 	mov.w	r3, #0
 8003252:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003256:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800325a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800325e:	4690      	mov	r8, r2
 8003260:	4699      	mov	r9, r3
 8003262:	4623      	mov	r3, r4
 8003264:	eb18 0303 	adds.w	r3, r8, r3
 8003268:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800326c:	462b      	mov	r3, r5
 800326e:	eb49 0303 	adc.w	r3, r9, r3
 8003272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003282:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003286:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800328a:	460b      	mov	r3, r1
 800328c:	18db      	adds	r3, r3, r3
 800328e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003290:	4613      	mov	r3, r2
 8003292:	eb42 0303 	adc.w	r3, r2, r3
 8003296:	657b      	str	r3, [r7, #84]	@ 0x54
 8003298:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800329c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80032a0:	f7fc fff6 	bl	8000290 <__aeabi_uldivmod>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4b61      	ldr	r3, [pc, #388]	@ (8003430 <UART_SetConfig+0x2d4>)
 80032aa:	fba3 2302 	umull	r2, r3, r3, r2
 80032ae:	095b      	lsrs	r3, r3, #5
 80032b0:	011c      	lsls	r4, r3, #4
 80032b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032b6:	2200      	movs	r2, #0
 80032b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032c4:	4642      	mov	r2, r8
 80032c6:	464b      	mov	r3, r9
 80032c8:	1891      	adds	r1, r2, r2
 80032ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032cc:	415b      	adcs	r3, r3
 80032ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032d4:	4641      	mov	r1, r8
 80032d6:	eb12 0a01 	adds.w	sl, r2, r1
 80032da:	4649      	mov	r1, r9
 80032dc:	eb43 0b01 	adc.w	fp, r3, r1
 80032e0:	f04f 0200 	mov.w	r2, #0
 80032e4:	f04f 0300 	mov.w	r3, #0
 80032e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032f4:	4692      	mov	sl, r2
 80032f6:	469b      	mov	fp, r3
 80032f8:	4643      	mov	r3, r8
 80032fa:	eb1a 0303 	adds.w	r3, sl, r3
 80032fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003302:	464b      	mov	r3, r9
 8003304:	eb4b 0303 	adc.w	r3, fp, r3
 8003308:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800330c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003318:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800331c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003320:	460b      	mov	r3, r1
 8003322:	18db      	adds	r3, r3, r3
 8003324:	643b      	str	r3, [r7, #64]	@ 0x40
 8003326:	4613      	mov	r3, r2
 8003328:	eb42 0303 	adc.w	r3, r2, r3
 800332c:	647b      	str	r3, [r7, #68]	@ 0x44
 800332e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003332:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003336:	f7fc ffab 	bl	8000290 <__aeabi_uldivmod>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	4611      	mov	r1, r2
 8003340:	4b3b      	ldr	r3, [pc, #236]	@ (8003430 <UART_SetConfig+0x2d4>)
 8003342:	fba3 2301 	umull	r2, r3, r3, r1
 8003346:	095b      	lsrs	r3, r3, #5
 8003348:	2264      	movs	r2, #100	@ 0x64
 800334a:	fb02 f303 	mul.w	r3, r2, r3
 800334e:	1acb      	subs	r3, r1, r3
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003356:	4b36      	ldr	r3, [pc, #216]	@ (8003430 <UART_SetConfig+0x2d4>)
 8003358:	fba3 2302 	umull	r2, r3, r3, r2
 800335c:	095b      	lsrs	r3, r3, #5
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003364:	441c      	add	r4, r3
 8003366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800336a:	2200      	movs	r2, #0
 800336c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003370:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003374:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003378:	4642      	mov	r2, r8
 800337a:	464b      	mov	r3, r9
 800337c:	1891      	adds	r1, r2, r2
 800337e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003380:	415b      	adcs	r3, r3
 8003382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003384:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003388:	4641      	mov	r1, r8
 800338a:	1851      	adds	r1, r2, r1
 800338c:	6339      	str	r1, [r7, #48]	@ 0x30
 800338e:	4649      	mov	r1, r9
 8003390:	414b      	adcs	r3, r1
 8003392:	637b      	str	r3, [r7, #52]	@ 0x34
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80033a0:	4659      	mov	r1, fp
 80033a2:	00cb      	lsls	r3, r1, #3
 80033a4:	4651      	mov	r1, sl
 80033a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033aa:	4651      	mov	r1, sl
 80033ac:	00ca      	lsls	r2, r1, #3
 80033ae:	4610      	mov	r0, r2
 80033b0:	4619      	mov	r1, r3
 80033b2:	4603      	mov	r3, r0
 80033b4:	4642      	mov	r2, r8
 80033b6:	189b      	adds	r3, r3, r2
 80033b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033bc:	464b      	mov	r3, r9
 80033be:	460a      	mov	r2, r1
 80033c0:	eb42 0303 	adc.w	r3, r2, r3
 80033c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033dc:	460b      	mov	r3, r1
 80033de:	18db      	adds	r3, r3, r3
 80033e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033e2:	4613      	mov	r3, r2
 80033e4:	eb42 0303 	adc.w	r3, r2, r3
 80033e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033f2:	f7fc ff4d 	bl	8000290 <__aeabi_uldivmod>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003430 <UART_SetConfig+0x2d4>)
 80033fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	2164      	movs	r1, #100	@ 0x64
 8003404:	fb01 f303 	mul.w	r3, r1, r3
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	3332      	adds	r3, #50	@ 0x32
 800340e:	4a08      	ldr	r2, [pc, #32]	@ (8003430 <UART_SetConfig+0x2d4>)
 8003410:	fba2 2303 	umull	r2, r3, r2, r3
 8003414:	095b      	lsrs	r3, r3, #5
 8003416:	f003 0207 	and.w	r2, r3, #7
 800341a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4422      	add	r2, r4
 8003422:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003424:	e106      	b.n	8003634 <UART_SetConfig+0x4d8>
 8003426:	bf00      	nop
 8003428:	40011000 	.word	0x40011000
 800342c:	40011400 	.word	0x40011400
 8003430:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003438:	2200      	movs	r2, #0
 800343a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800343e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003442:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003446:	4642      	mov	r2, r8
 8003448:	464b      	mov	r3, r9
 800344a:	1891      	adds	r1, r2, r2
 800344c:	6239      	str	r1, [r7, #32]
 800344e:	415b      	adcs	r3, r3
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24
 8003452:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003456:	4641      	mov	r1, r8
 8003458:	1854      	adds	r4, r2, r1
 800345a:	4649      	mov	r1, r9
 800345c:	eb43 0501 	adc.w	r5, r3, r1
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	f04f 0300 	mov.w	r3, #0
 8003468:	00eb      	lsls	r3, r5, #3
 800346a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800346e:	00e2      	lsls	r2, r4, #3
 8003470:	4614      	mov	r4, r2
 8003472:	461d      	mov	r5, r3
 8003474:	4643      	mov	r3, r8
 8003476:	18e3      	adds	r3, r4, r3
 8003478:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800347c:	464b      	mov	r3, r9
 800347e:	eb45 0303 	adc.w	r3, r5, r3
 8003482:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003492:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003496:	f04f 0200 	mov.w	r2, #0
 800349a:	f04f 0300 	mov.w	r3, #0
 800349e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80034a2:	4629      	mov	r1, r5
 80034a4:	008b      	lsls	r3, r1, #2
 80034a6:	4621      	mov	r1, r4
 80034a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034ac:	4621      	mov	r1, r4
 80034ae:	008a      	lsls	r2, r1, #2
 80034b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034b4:	f7fc feec 	bl	8000290 <__aeabi_uldivmod>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	4b60      	ldr	r3, [pc, #384]	@ (8003640 <UART_SetConfig+0x4e4>)
 80034be:	fba3 2302 	umull	r2, r3, r3, r2
 80034c2:	095b      	lsrs	r3, r3, #5
 80034c4:	011c      	lsls	r4, r3, #4
 80034c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ca:	2200      	movs	r2, #0
 80034cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034d8:	4642      	mov	r2, r8
 80034da:	464b      	mov	r3, r9
 80034dc:	1891      	adds	r1, r2, r2
 80034de:	61b9      	str	r1, [r7, #24]
 80034e0:	415b      	adcs	r3, r3
 80034e2:	61fb      	str	r3, [r7, #28]
 80034e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034e8:	4641      	mov	r1, r8
 80034ea:	1851      	adds	r1, r2, r1
 80034ec:	6139      	str	r1, [r7, #16]
 80034ee:	4649      	mov	r1, r9
 80034f0:	414b      	adcs	r3, r1
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003500:	4659      	mov	r1, fp
 8003502:	00cb      	lsls	r3, r1, #3
 8003504:	4651      	mov	r1, sl
 8003506:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800350a:	4651      	mov	r1, sl
 800350c:	00ca      	lsls	r2, r1, #3
 800350e:	4610      	mov	r0, r2
 8003510:	4619      	mov	r1, r3
 8003512:	4603      	mov	r3, r0
 8003514:	4642      	mov	r2, r8
 8003516:	189b      	adds	r3, r3, r2
 8003518:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800351c:	464b      	mov	r3, r9
 800351e:	460a      	mov	r2, r1
 8003520:	eb42 0303 	adc.w	r3, r2, r3
 8003524:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003532:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003540:	4649      	mov	r1, r9
 8003542:	008b      	lsls	r3, r1, #2
 8003544:	4641      	mov	r1, r8
 8003546:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800354a:	4641      	mov	r1, r8
 800354c:	008a      	lsls	r2, r1, #2
 800354e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003552:	f7fc fe9d 	bl	8000290 <__aeabi_uldivmod>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4611      	mov	r1, r2
 800355c:	4b38      	ldr	r3, [pc, #224]	@ (8003640 <UART_SetConfig+0x4e4>)
 800355e:	fba3 2301 	umull	r2, r3, r3, r1
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	2264      	movs	r2, #100	@ 0x64
 8003566:	fb02 f303 	mul.w	r3, r2, r3
 800356a:	1acb      	subs	r3, r1, r3
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	3332      	adds	r3, #50	@ 0x32
 8003570:	4a33      	ldr	r2, [pc, #204]	@ (8003640 <UART_SetConfig+0x4e4>)
 8003572:	fba2 2303 	umull	r2, r3, r2, r3
 8003576:	095b      	lsrs	r3, r3, #5
 8003578:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800357c:	441c      	add	r4, r3
 800357e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003582:	2200      	movs	r2, #0
 8003584:	673b      	str	r3, [r7, #112]	@ 0x70
 8003586:	677a      	str	r2, [r7, #116]	@ 0x74
 8003588:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800358c:	4642      	mov	r2, r8
 800358e:	464b      	mov	r3, r9
 8003590:	1891      	adds	r1, r2, r2
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	415b      	adcs	r3, r3
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800359c:	4641      	mov	r1, r8
 800359e:	1851      	adds	r1, r2, r1
 80035a0:	6039      	str	r1, [r7, #0]
 80035a2:	4649      	mov	r1, r9
 80035a4:	414b      	adcs	r3, r1
 80035a6:	607b      	str	r3, [r7, #4]
 80035a8:	f04f 0200 	mov.w	r2, #0
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035b4:	4659      	mov	r1, fp
 80035b6:	00cb      	lsls	r3, r1, #3
 80035b8:	4651      	mov	r1, sl
 80035ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035be:	4651      	mov	r1, sl
 80035c0:	00ca      	lsls	r2, r1, #3
 80035c2:	4610      	mov	r0, r2
 80035c4:	4619      	mov	r1, r3
 80035c6:	4603      	mov	r3, r0
 80035c8:	4642      	mov	r2, r8
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035ce:	464b      	mov	r3, r9
 80035d0:	460a      	mov	r2, r1
 80035d2:	eb42 0303 	adc.w	r3, r2, r3
 80035d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80035e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035f0:	4649      	mov	r1, r9
 80035f2:	008b      	lsls	r3, r1, #2
 80035f4:	4641      	mov	r1, r8
 80035f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035fa:	4641      	mov	r1, r8
 80035fc:	008a      	lsls	r2, r1, #2
 80035fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003602:	f7fc fe45 	bl	8000290 <__aeabi_uldivmod>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4b0d      	ldr	r3, [pc, #52]	@ (8003640 <UART_SetConfig+0x4e4>)
 800360c:	fba3 1302 	umull	r1, r3, r3, r2
 8003610:	095b      	lsrs	r3, r3, #5
 8003612:	2164      	movs	r1, #100	@ 0x64
 8003614:	fb01 f303 	mul.w	r3, r1, r3
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	3332      	adds	r3, #50	@ 0x32
 800361e:	4a08      	ldr	r2, [pc, #32]	@ (8003640 <UART_SetConfig+0x4e4>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	095b      	lsrs	r3, r3, #5
 8003626:	f003 020f 	and.w	r2, r3, #15
 800362a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4422      	add	r2, r4
 8003632:	609a      	str	r2, [r3, #8]
}
 8003634:	bf00      	nop
 8003636:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800363a:	46bd      	mov	sp, r7
 800363c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003640:	51eb851f 	.word	0x51eb851f

08003644 <siprintf>:
 8003644:	b40e      	push	{r1, r2, r3}
 8003646:	b500      	push	{lr}
 8003648:	b09c      	sub	sp, #112	@ 0x70
 800364a:	ab1d      	add	r3, sp, #116	@ 0x74
 800364c:	9002      	str	r0, [sp, #8]
 800364e:	9006      	str	r0, [sp, #24]
 8003650:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003654:	4809      	ldr	r0, [pc, #36]	@ (800367c <siprintf+0x38>)
 8003656:	9107      	str	r1, [sp, #28]
 8003658:	9104      	str	r1, [sp, #16]
 800365a:	4909      	ldr	r1, [pc, #36]	@ (8003680 <siprintf+0x3c>)
 800365c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003660:	9105      	str	r1, [sp, #20]
 8003662:	6800      	ldr	r0, [r0, #0]
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	a902      	add	r1, sp, #8
 8003668:	f000 f994 	bl	8003994 <_svfiprintf_r>
 800366c:	9b02      	ldr	r3, [sp, #8]
 800366e:	2200      	movs	r2, #0
 8003670:	701a      	strb	r2, [r3, #0]
 8003672:	b01c      	add	sp, #112	@ 0x70
 8003674:	f85d eb04 	ldr.w	lr, [sp], #4
 8003678:	b003      	add	sp, #12
 800367a:	4770      	bx	lr
 800367c:	2000000c 	.word	0x2000000c
 8003680:	ffff0208 	.word	0xffff0208

08003684 <memset>:
 8003684:	4402      	add	r2, r0
 8003686:	4603      	mov	r3, r0
 8003688:	4293      	cmp	r3, r2
 800368a:	d100      	bne.n	800368e <memset+0xa>
 800368c:	4770      	bx	lr
 800368e:	f803 1b01 	strb.w	r1, [r3], #1
 8003692:	e7f9      	b.n	8003688 <memset+0x4>

08003694 <__errno>:
 8003694:	4b01      	ldr	r3, [pc, #4]	@ (800369c <__errno+0x8>)
 8003696:	6818      	ldr	r0, [r3, #0]
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	2000000c 	.word	0x2000000c

080036a0 <__libc_init_array>:
 80036a0:	b570      	push	{r4, r5, r6, lr}
 80036a2:	4d0d      	ldr	r5, [pc, #52]	@ (80036d8 <__libc_init_array+0x38>)
 80036a4:	4c0d      	ldr	r4, [pc, #52]	@ (80036dc <__libc_init_array+0x3c>)
 80036a6:	1b64      	subs	r4, r4, r5
 80036a8:	10a4      	asrs	r4, r4, #2
 80036aa:	2600      	movs	r6, #0
 80036ac:	42a6      	cmp	r6, r4
 80036ae:	d109      	bne.n	80036c4 <__libc_init_array+0x24>
 80036b0:	4d0b      	ldr	r5, [pc, #44]	@ (80036e0 <__libc_init_array+0x40>)
 80036b2:	4c0c      	ldr	r4, [pc, #48]	@ (80036e4 <__libc_init_array+0x44>)
 80036b4:	f000 fc66 	bl	8003f84 <_init>
 80036b8:	1b64      	subs	r4, r4, r5
 80036ba:	10a4      	asrs	r4, r4, #2
 80036bc:	2600      	movs	r6, #0
 80036be:	42a6      	cmp	r6, r4
 80036c0:	d105      	bne.n	80036ce <__libc_init_array+0x2e>
 80036c2:	bd70      	pop	{r4, r5, r6, pc}
 80036c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80036c8:	4798      	blx	r3
 80036ca:	3601      	adds	r6, #1
 80036cc:	e7ee      	b.n	80036ac <__libc_init_array+0xc>
 80036ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80036d2:	4798      	blx	r3
 80036d4:	3601      	adds	r6, #1
 80036d6:	e7f2      	b.n	80036be <__libc_init_array+0x1e>
 80036d8:	0800401c 	.word	0x0800401c
 80036dc:	0800401c 	.word	0x0800401c
 80036e0:	0800401c 	.word	0x0800401c
 80036e4:	08004020 	.word	0x08004020

080036e8 <__retarget_lock_acquire_recursive>:
 80036e8:	4770      	bx	lr

080036ea <__retarget_lock_release_recursive>:
 80036ea:	4770      	bx	lr

080036ec <_free_r>:
 80036ec:	b538      	push	{r3, r4, r5, lr}
 80036ee:	4605      	mov	r5, r0
 80036f0:	2900      	cmp	r1, #0
 80036f2:	d041      	beq.n	8003778 <_free_r+0x8c>
 80036f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036f8:	1f0c      	subs	r4, r1, #4
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	bfb8      	it	lt
 80036fe:	18e4      	addlt	r4, r4, r3
 8003700:	f000 f8e0 	bl	80038c4 <__malloc_lock>
 8003704:	4a1d      	ldr	r2, [pc, #116]	@ (800377c <_free_r+0x90>)
 8003706:	6813      	ldr	r3, [r2, #0]
 8003708:	b933      	cbnz	r3, 8003718 <_free_r+0x2c>
 800370a:	6063      	str	r3, [r4, #4]
 800370c:	6014      	str	r4, [r2, #0]
 800370e:	4628      	mov	r0, r5
 8003710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003714:	f000 b8dc 	b.w	80038d0 <__malloc_unlock>
 8003718:	42a3      	cmp	r3, r4
 800371a:	d908      	bls.n	800372e <_free_r+0x42>
 800371c:	6820      	ldr	r0, [r4, #0]
 800371e:	1821      	adds	r1, r4, r0
 8003720:	428b      	cmp	r3, r1
 8003722:	bf01      	itttt	eq
 8003724:	6819      	ldreq	r1, [r3, #0]
 8003726:	685b      	ldreq	r3, [r3, #4]
 8003728:	1809      	addeq	r1, r1, r0
 800372a:	6021      	streq	r1, [r4, #0]
 800372c:	e7ed      	b.n	800370a <_free_r+0x1e>
 800372e:	461a      	mov	r2, r3
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	b10b      	cbz	r3, 8003738 <_free_r+0x4c>
 8003734:	42a3      	cmp	r3, r4
 8003736:	d9fa      	bls.n	800372e <_free_r+0x42>
 8003738:	6811      	ldr	r1, [r2, #0]
 800373a:	1850      	adds	r0, r2, r1
 800373c:	42a0      	cmp	r0, r4
 800373e:	d10b      	bne.n	8003758 <_free_r+0x6c>
 8003740:	6820      	ldr	r0, [r4, #0]
 8003742:	4401      	add	r1, r0
 8003744:	1850      	adds	r0, r2, r1
 8003746:	4283      	cmp	r3, r0
 8003748:	6011      	str	r1, [r2, #0]
 800374a:	d1e0      	bne.n	800370e <_free_r+0x22>
 800374c:	6818      	ldr	r0, [r3, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	6053      	str	r3, [r2, #4]
 8003752:	4408      	add	r0, r1
 8003754:	6010      	str	r0, [r2, #0]
 8003756:	e7da      	b.n	800370e <_free_r+0x22>
 8003758:	d902      	bls.n	8003760 <_free_r+0x74>
 800375a:	230c      	movs	r3, #12
 800375c:	602b      	str	r3, [r5, #0]
 800375e:	e7d6      	b.n	800370e <_free_r+0x22>
 8003760:	6820      	ldr	r0, [r4, #0]
 8003762:	1821      	adds	r1, r4, r0
 8003764:	428b      	cmp	r3, r1
 8003766:	bf04      	itt	eq
 8003768:	6819      	ldreq	r1, [r3, #0]
 800376a:	685b      	ldreq	r3, [r3, #4]
 800376c:	6063      	str	r3, [r4, #4]
 800376e:	bf04      	itt	eq
 8003770:	1809      	addeq	r1, r1, r0
 8003772:	6021      	streq	r1, [r4, #0]
 8003774:	6054      	str	r4, [r2, #4]
 8003776:	e7ca      	b.n	800370e <_free_r+0x22>
 8003778:	bd38      	pop	{r3, r4, r5, pc}
 800377a:	bf00      	nop
 800377c:	20000268 	.word	0x20000268

08003780 <sbrk_aligned>:
 8003780:	b570      	push	{r4, r5, r6, lr}
 8003782:	4e0f      	ldr	r6, [pc, #60]	@ (80037c0 <sbrk_aligned+0x40>)
 8003784:	460c      	mov	r4, r1
 8003786:	6831      	ldr	r1, [r6, #0]
 8003788:	4605      	mov	r5, r0
 800378a:	b911      	cbnz	r1, 8003792 <sbrk_aligned+0x12>
 800378c:	f000 fba6 	bl	8003edc <_sbrk_r>
 8003790:	6030      	str	r0, [r6, #0]
 8003792:	4621      	mov	r1, r4
 8003794:	4628      	mov	r0, r5
 8003796:	f000 fba1 	bl	8003edc <_sbrk_r>
 800379a:	1c43      	adds	r3, r0, #1
 800379c:	d103      	bne.n	80037a6 <sbrk_aligned+0x26>
 800379e:	f04f 34ff 	mov.w	r4, #4294967295
 80037a2:	4620      	mov	r0, r4
 80037a4:	bd70      	pop	{r4, r5, r6, pc}
 80037a6:	1cc4      	adds	r4, r0, #3
 80037a8:	f024 0403 	bic.w	r4, r4, #3
 80037ac:	42a0      	cmp	r0, r4
 80037ae:	d0f8      	beq.n	80037a2 <sbrk_aligned+0x22>
 80037b0:	1a21      	subs	r1, r4, r0
 80037b2:	4628      	mov	r0, r5
 80037b4:	f000 fb92 	bl	8003edc <_sbrk_r>
 80037b8:	3001      	adds	r0, #1
 80037ba:	d1f2      	bne.n	80037a2 <sbrk_aligned+0x22>
 80037bc:	e7ef      	b.n	800379e <sbrk_aligned+0x1e>
 80037be:	bf00      	nop
 80037c0:	20000264 	.word	0x20000264

080037c4 <_malloc_r>:
 80037c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037c8:	1ccd      	adds	r5, r1, #3
 80037ca:	f025 0503 	bic.w	r5, r5, #3
 80037ce:	3508      	adds	r5, #8
 80037d0:	2d0c      	cmp	r5, #12
 80037d2:	bf38      	it	cc
 80037d4:	250c      	movcc	r5, #12
 80037d6:	2d00      	cmp	r5, #0
 80037d8:	4606      	mov	r6, r0
 80037da:	db01      	blt.n	80037e0 <_malloc_r+0x1c>
 80037dc:	42a9      	cmp	r1, r5
 80037de:	d904      	bls.n	80037ea <_malloc_r+0x26>
 80037e0:	230c      	movs	r3, #12
 80037e2:	6033      	str	r3, [r6, #0]
 80037e4:	2000      	movs	r0, #0
 80037e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80038c0 <_malloc_r+0xfc>
 80037ee:	f000 f869 	bl	80038c4 <__malloc_lock>
 80037f2:	f8d8 3000 	ldr.w	r3, [r8]
 80037f6:	461c      	mov	r4, r3
 80037f8:	bb44      	cbnz	r4, 800384c <_malloc_r+0x88>
 80037fa:	4629      	mov	r1, r5
 80037fc:	4630      	mov	r0, r6
 80037fe:	f7ff ffbf 	bl	8003780 <sbrk_aligned>
 8003802:	1c43      	adds	r3, r0, #1
 8003804:	4604      	mov	r4, r0
 8003806:	d158      	bne.n	80038ba <_malloc_r+0xf6>
 8003808:	f8d8 4000 	ldr.w	r4, [r8]
 800380c:	4627      	mov	r7, r4
 800380e:	2f00      	cmp	r7, #0
 8003810:	d143      	bne.n	800389a <_malloc_r+0xd6>
 8003812:	2c00      	cmp	r4, #0
 8003814:	d04b      	beq.n	80038ae <_malloc_r+0xea>
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	4639      	mov	r1, r7
 800381a:	4630      	mov	r0, r6
 800381c:	eb04 0903 	add.w	r9, r4, r3
 8003820:	f000 fb5c 	bl	8003edc <_sbrk_r>
 8003824:	4581      	cmp	r9, r0
 8003826:	d142      	bne.n	80038ae <_malloc_r+0xea>
 8003828:	6821      	ldr	r1, [r4, #0]
 800382a:	1a6d      	subs	r5, r5, r1
 800382c:	4629      	mov	r1, r5
 800382e:	4630      	mov	r0, r6
 8003830:	f7ff ffa6 	bl	8003780 <sbrk_aligned>
 8003834:	3001      	adds	r0, #1
 8003836:	d03a      	beq.n	80038ae <_malloc_r+0xea>
 8003838:	6823      	ldr	r3, [r4, #0]
 800383a:	442b      	add	r3, r5
 800383c:	6023      	str	r3, [r4, #0]
 800383e:	f8d8 3000 	ldr.w	r3, [r8]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	bb62      	cbnz	r2, 80038a0 <_malloc_r+0xdc>
 8003846:	f8c8 7000 	str.w	r7, [r8]
 800384a:	e00f      	b.n	800386c <_malloc_r+0xa8>
 800384c:	6822      	ldr	r2, [r4, #0]
 800384e:	1b52      	subs	r2, r2, r5
 8003850:	d420      	bmi.n	8003894 <_malloc_r+0xd0>
 8003852:	2a0b      	cmp	r2, #11
 8003854:	d917      	bls.n	8003886 <_malloc_r+0xc2>
 8003856:	1961      	adds	r1, r4, r5
 8003858:	42a3      	cmp	r3, r4
 800385a:	6025      	str	r5, [r4, #0]
 800385c:	bf18      	it	ne
 800385e:	6059      	strne	r1, [r3, #4]
 8003860:	6863      	ldr	r3, [r4, #4]
 8003862:	bf08      	it	eq
 8003864:	f8c8 1000 	streq.w	r1, [r8]
 8003868:	5162      	str	r2, [r4, r5]
 800386a:	604b      	str	r3, [r1, #4]
 800386c:	4630      	mov	r0, r6
 800386e:	f000 f82f 	bl	80038d0 <__malloc_unlock>
 8003872:	f104 000b 	add.w	r0, r4, #11
 8003876:	1d23      	adds	r3, r4, #4
 8003878:	f020 0007 	bic.w	r0, r0, #7
 800387c:	1ac2      	subs	r2, r0, r3
 800387e:	bf1c      	itt	ne
 8003880:	1a1b      	subne	r3, r3, r0
 8003882:	50a3      	strne	r3, [r4, r2]
 8003884:	e7af      	b.n	80037e6 <_malloc_r+0x22>
 8003886:	6862      	ldr	r2, [r4, #4]
 8003888:	42a3      	cmp	r3, r4
 800388a:	bf0c      	ite	eq
 800388c:	f8c8 2000 	streq.w	r2, [r8]
 8003890:	605a      	strne	r2, [r3, #4]
 8003892:	e7eb      	b.n	800386c <_malloc_r+0xa8>
 8003894:	4623      	mov	r3, r4
 8003896:	6864      	ldr	r4, [r4, #4]
 8003898:	e7ae      	b.n	80037f8 <_malloc_r+0x34>
 800389a:	463c      	mov	r4, r7
 800389c:	687f      	ldr	r7, [r7, #4]
 800389e:	e7b6      	b.n	800380e <_malloc_r+0x4a>
 80038a0:	461a      	mov	r2, r3
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	42a3      	cmp	r3, r4
 80038a6:	d1fb      	bne.n	80038a0 <_malloc_r+0xdc>
 80038a8:	2300      	movs	r3, #0
 80038aa:	6053      	str	r3, [r2, #4]
 80038ac:	e7de      	b.n	800386c <_malloc_r+0xa8>
 80038ae:	230c      	movs	r3, #12
 80038b0:	6033      	str	r3, [r6, #0]
 80038b2:	4630      	mov	r0, r6
 80038b4:	f000 f80c 	bl	80038d0 <__malloc_unlock>
 80038b8:	e794      	b.n	80037e4 <_malloc_r+0x20>
 80038ba:	6005      	str	r5, [r0, #0]
 80038bc:	e7d6      	b.n	800386c <_malloc_r+0xa8>
 80038be:	bf00      	nop
 80038c0:	20000268 	.word	0x20000268

080038c4 <__malloc_lock>:
 80038c4:	4801      	ldr	r0, [pc, #4]	@ (80038cc <__malloc_lock+0x8>)
 80038c6:	f7ff bf0f 	b.w	80036e8 <__retarget_lock_acquire_recursive>
 80038ca:	bf00      	nop
 80038cc:	20000260 	.word	0x20000260

080038d0 <__malloc_unlock>:
 80038d0:	4801      	ldr	r0, [pc, #4]	@ (80038d8 <__malloc_unlock+0x8>)
 80038d2:	f7ff bf0a 	b.w	80036ea <__retarget_lock_release_recursive>
 80038d6:	bf00      	nop
 80038d8:	20000260 	.word	0x20000260

080038dc <__ssputs_r>:
 80038dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038e0:	688e      	ldr	r6, [r1, #8]
 80038e2:	461f      	mov	r7, r3
 80038e4:	42be      	cmp	r6, r7
 80038e6:	680b      	ldr	r3, [r1, #0]
 80038e8:	4682      	mov	sl, r0
 80038ea:	460c      	mov	r4, r1
 80038ec:	4690      	mov	r8, r2
 80038ee:	d82d      	bhi.n	800394c <__ssputs_r+0x70>
 80038f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80038f8:	d026      	beq.n	8003948 <__ssputs_r+0x6c>
 80038fa:	6965      	ldr	r5, [r4, #20]
 80038fc:	6909      	ldr	r1, [r1, #16]
 80038fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003902:	eba3 0901 	sub.w	r9, r3, r1
 8003906:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800390a:	1c7b      	adds	r3, r7, #1
 800390c:	444b      	add	r3, r9
 800390e:	106d      	asrs	r5, r5, #1
 8003910:	429d      	cmp	r5, r3
 8003912:	bf38      	it	cc
 8003914:	461d      	movcc	r5, r3
 8003916:	0553      	lsls	r3, r2, #21
 8003918:	d527      	bpl.n	800396a <__ssputs_r+0x8e>
 800391a:	4629      	mov	r1, r5
 800391c:	f7ff ff52 	bl	80037c4 <_malloc_r>
 8003920:	4606      	mov	r6, r0
 8003922:	b360      	cbz	r0, 800397e <__ssputs_r+0xa2>
 8003924:	6921      	ldr	r1, [r4, #16]
 8003926:	464a      	mov	r2, r9
 8003928:	f000 fae8 	bl	8003efc <memcpy>
 800392c:	89a3      	ldrh	r3, [r4, #12]
 800392e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003936:	81a3      	strh	r3, [r4, #12]
 8003938:	6126      	str	r6, [r4, #16]
 800393a:	6165      	str	r5, [r4, #20]
 800393c:	444e      	add	r6, r9
 800393e:	eba5 0509 	sub.w	r5, r5, r9
 8003942:	6026      	str	r6, [r4, #0]
 8003944:	60a5      	str	r5, [r4, #8]
 8003946:	463e      	mov	r6, r7
 8003948:	42be      	cmp	r6, r7
 800394a:	d900      	bls.n	800394e <__ssputs_r+0x72>
 800394c:	463e      	mov	r6, r7
 800394e:	6820      	ldr	r0, [r4, #0]
 8003950:	4632      	mov	r2, r6
 8003952:	4641      	mov	r1, r8
 8003954:	f000 faa8 	bl	8003ea8 <memmove>
 8003958:	68a3      	ldr	r3, [r4, #8]
 800395a:	1b9b      	subs	r3, r3, r6
 800395c:	60a3      	str	r3, [r4, #8]
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	4433      	add	r3, r6
 8003962:	6023      	str	r3, [r4, #0]
 8003964:	2000      	movs	r0, #0
 8003966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800396a:	462a      	mov	r2, r5
 800396c:	f000 fad4 	bl	8003f18 <_realloc_r>
 8003970:	4606      	mov	r6, r0
 8003972:	2800      	cmp	r0, #0
 8003974:	d1e0      	bne.n	8003938 <__ssputs_r+0x5c>
 8003976:	6921      	ldr	r1, [r4, #16]
 8003978:	4650      	mov	r0, sl
 800397a:	f7ff feb7 	bl	80036ec <_free_r>
 800397e:	230c      	movs	r3, #12
 8003980:	f8ca 3000 	str.w	r3, [sl]
 8003984:	89a3      	ldrh	r3, [r4, #12]
 8003986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800398a:	81a3      	strh	r3, [r4, #12]
 800398c:	f04f 30ff 	mov.w	r0, #4294967295
 8003990:	e7e9      	b.n	8003966 <__ssputs_r+0x8a>
	...

08003994 <_svfiprintf_r>:
 8003994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003998:	4698      	mov	r8, r3
 800399a:	898b      	ldrh	r3, [r1, #12]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	b09d      	sub	sp, #116	@ 0x74
 80039a0:	4607      	mov	r7, r0
 80039a2:	460d      	mov	r5, r1
 80039a4:	4614      	mov	r4, r2
 80039a6:	d510      	bpl.n	80039ca <_svfiprintf_r+0x36>
 80039a8:	690b      	ldr	r3, [r1, #16]
 80039aa:	b973      	cbnz	r3, 80039ca <_svfiprintf_r+0x36>
 80039ac:	2140      	movs	r1, #64	@ 0x40
 80039ae:	f7ff ff09 	bl	80037c4 <_malloc_r>
 80039b2:	6028      	str	r0, [r5, #0]
 80039b4:	6128      	str	r0, [r5, #16]
 80039b6:	b930      	cbnz	r0, 80039c6 <_svfiprintf_r+0x32>
 80039b8:	230c      	movs	r3, #12
 80039ba:	603b      	str	r3, [r7, #0]
 80039bc:	f04f 30ff 	mov.w	r0, #4294967295
 80039c0:	b01d      	add	sp, #116	@ 0x74
 80039c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039c6:	2340      	movs	r3, #64	@ 0x40
 80039c8:	616b      	str	r3, [r5, #20]
 80039ca:	2300      	movs	r3, #0
 80039cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80039ce:	2320      	movs	r3, #32
 80039d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80039d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80039d8:	2330      	movs	r3, #48	@ 0x30
 80039da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003b78 <_svfiprintf_r+0x1e4>
 80039de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039e2:	f04f 0901 	mov.w	r9, #1
 80039e6:	4623      	mov	r3, r4
 80039e8:	469a      	mov	sl, r3
 80039ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039ee:	b10a      	cbz	r2, 80039f4 <_svfiprintf_r+0x60>
 80039f0:	2a25      	cmp	r2, #37	@ 0x25
 80039f2:	d1f9      	bne.n	80039e8 <_svfiprintf_r+0x54>
 80039f4:	ebba 0b04 	subs.w	fp, sl, r4
 80039f8:	d00b      	beq.n	8003a12 <_svfiprintf_r+0x7e>
 80039fa:	465b      	mov	r3, fp
 80039fc:	4622      	mov	r2, r4
 80039fe:	4629      	mov	r1, r5
 8003a00:	4638      	mov	r0, r7
 8003a02:	f7ff ff6b 	bl	80038dc <__ssputs_r>
 8003a06:	3001      	adds	r0, #1
 8003a08:	f000 80a7 	beq.w	8003b5a <_svfiprintf_r+0x1c6>
 8003a0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003a0e:	445a      	add	r2, fp
 8003a10:	9209      	str	r2, [sp, #36]	@ 0x24
 8003a12:	f89a 3000 	ldrb.w	r3, [sl]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 809f 	beq.w	8003b5a <_svfiprintf_r+0x1c6>
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003a22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a26:	f10a 0a01 	add.w	sl, sl, #1
 8003a2a:	9304      	str	r3, [sp, #16]
 8003a2c:	9307      	str	r3, [sp, #28]
 8003a2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003a32:	931a      	str	r3, [sp, #104]	@ 0x68
 8003a34:	4654      	mov	r4, sl
 8003a36:	2205      	movs	r2, #5
 8003a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a3c:	484e      	ldr	r0, [pc, #312]	@ (8003b78 <_svfiprintf_r+0x1e4>)
 8003a3e:	f7fc fbd7 	bl	80001f0 <memchr>
 8003a42:	9a04      	ldr	r2, [sp, #16]
 8003a44:	b9d8      	cbnz	r0, 8003a7e <_svfiprintf_r+0xea>
 8003a46:	06d0      	lsls	r0, r2, #27
 8003a48:	bf44      	itt	mi
 8003a4a:	2320      	movmi	r3, #32
 8003a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a50:	0711      	lsls	r1, r2, #28
 8003a52:	bf44      	itt	mi
 8003a54:	232b      	movmi	r3, #43	@ 0x2b
 8003a56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003a5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a60:	d015      	beq.n	8003a8e <_svfiprintf_r+0xfa>
 8003a62:	9a07      	ldr	r2, [sp, #28]
 8003a64:	4654      	mov	r4, sl
 8003a66:	2000      	movs	r0, #0
 8003a68:	f04f 0c0a 	mov.w	ip, #10
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a72:	3b30      	subs	r3, #48	@ 0x30
 8003a74:	2b09      	cmp	r3, #9
 8003a76:	d94b      	bls.n	8003b10 <_svfiprintf_r+0x17c>
 8003a78:	b1b0      	cbz	r0, 8003aa8 <_svfiprintf_r+0x114>
 8003a7a:	9207      	str	r2, [sp, #28]
 8003a7c:	e014      	b.n	8003aa8 <_svfiprintf_r+0x114>
 8003a7e:	eba0 0308 	sub.w	r3, r0, r8
 8003a82:	fa09 f303 	lsl.w	r3, r9, r3
 8003a86:	4313      	orrs	r3, r2
 8003a88:	9304      	str	r3, [sp, #16]
 8003a8a:	46a2      	mov	sl, r4
 8003a8c:	e7d2      	b.n	8003a34 <_svfiprintf_r+0xa0>
 8003a8e:	9b03      	ldr	r3, [sp, #12]
 8003a90:	1d19      	adds	r1, r3, #4
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	9103      	str	r1, [sp, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	bfbb      	ittet	lt
 8003a9a:	425b      	neglt	r3, r3
 8003a9c:	f042 0202 	orrlt.w	r2, r2, #2
 8003aa0:	9307      	strge	r3, [sp, #28]
 8003aa2:	9307      	strlt	r3, [sp, #28]
 8003aa4:	bfb8      	it	lt
 8003aa6:	9204      	strlt	r2, [sp, #16]
 8003aa8:	7823      	ldrb	r3, [r4, #0]
 8003aaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8003aac:	d10a      	bne.n	8003ac4 <_svfiprintf_r+0x130>
 8003aae:	7863      	ldrb	r3, [r4, #1]
 8003ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ab2:	d132      	bne.n	8003b1a <_svfiprintf_r+0x186>
 8003ab4:	9b03      	ldr	r3, [sp, #12]
 8003ab6:	1d1a      	adds	r2, r3, #4
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	9203      	str	r2, [sp, #12]
 8003abc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003ac0:	3402      	adds	r4, #2
 8003ac2:	9305      	str	r3, [sp, #20]
 8003ac4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003b88 <_svfiprintf_r+0x1f4>
 8003ac8:	7821      	ldrb	r1, [r4, #0]
 8003aca:	2203      	movs	r2, #3
 8003acc:	4650      	mov	r0, sl
 8003ace:	f7fc fb8f 	bl	80001f0 <memchr>
 8003ad2:	b138      	cbz	r0, 8003ae4 <_svfiprintf_r+0x150>
 8003ad4:	9b04      	ldr	r3, [sp, #16]
 8003ad6:	eba0 000a 	sub.w	r0, r0, sl
 8003ada:	2240      	movs	r2, #64	@ 0x40
 8003adc:	4082      	lsls	r2, r0
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	3401      	adds	r4, #1
 8003ae2:	9304      	str	r3, [sp, #16]
 8003ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ae8:	4824      	ldr	r0, [pc, #144]	@ (8003b7c <_svfiprintf_r+0x1e8>)
 8003aea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003aee:	2206      	movs	r2, #6
 8003af0:	f7fc fb7e 	bl	80001f0 <memchr>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d036      	beq.n	8003b66 <_svfiprintf_r+0x1d2>
 8003af8:	4b21      	ldr	r3, [pc, #132]	@ (8003b80 <_svfiprintf_r+0x1ec>)
 8003afa:	bb1b      	cbnz	r3, 8003b44 <_svfiprintf_r+0x1b0>
 8003afc:	9b03      	ldr	r3, [sp, #12]
 8003afe:	3307      	adds	r3, #7
 8003b00:	f023 0307 	bic.w	r3, r3, #7
 8003b04:	3308      	adds	r3, #8
 8003b06:	9303      	str	r3, [sp, #12]
 8003b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b0a:	4433      	add	r3, r6
 8003b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003b0e:	e76a      	b.n	80039e6 <_svfiprintf_r+0x52>
 8003b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b14:	460c      	mov	r4, r1
 8003b16:	2001      	movs	r0, #1
 8003b18:	e7a8      	b.n	8003a6c <_svfiprintf_r+0xd8>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	3401      	adds	r4, #1
 8003b1e:	9305      	str	r3, [sp, #20]
 8003b20:	4619      	mov	r1, r3
 8003b22:	f04f 0c0a 	mov.w	ip, #10
 8003b26:	4620      	mov	r0, r4
 8003b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b2c:	3a30      	subs	r2, #48	@ 0x30
 8003b2e:	2a09      	cmp	r2, #9
 8003b30:	d903      	bls.n	8003b3a <_svfiprintf_r+0x1a6>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0c6      	beq.n	8003ac4 <_svfiprintf_r+0x130>
 8003b36:	9105      	str	r1, [sp, #20]
 8003b38:	e7c4      	b.n	8003ac4 <_svfiprintf_r+0x130>
 8003b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b3e:	4604      	mov	r4, r0
 8003b40:	2301      	movs	r3, #1
 8003b42:	e7f0      	b.n	8003b26 <_svfiprintf_r+0x192>
 8003b44:	ab03      	add	r3, sp, #12
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	462a      	mov	r2, r5
 8003b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b84 <_svfiprintf_r+0x1f0>)
 8003b4c:	a904      	add	r1, sp, #16
 8003b4e:	4638      	mov	r0, r7
 8003b50:	f3af 8000 	nop.w
 8003b54:	1c42      	adds	r2, r0, #1
 8003b56:	4606      	mov	r6, r0
 8003b58:	d1d6      	bne.n	8003b08 <_svfiprintf_r+0x174>
 8003b5a:	89ab      	ldrh	r3, [r5, #12]
 8003b5c:	065b      	lsls	r3, r3, #25
 8003b5e:	f53f af2d 	bmi.w	80039bc <_svfiprintf_r+0x28>
 8003b62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b64:	e72c      	b.n	80039c0 <_svfiprintf_r+0x2c>
 8003b66:	ab03      	add	r3, sp, #12
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	462a      	mov	r2, r5
 8003b6c:	4b05      	ldr	r3, [pc, #20]	@ (8003b84 <_svfiprintf_r+0x1f0>)
 8003b6e:	a904      	add	r1, sp, #16
 8003b70:	4638      	mov	r0, r7
 8003b72:	f000 f879 	bl	8003c68 <_printf_i>
 8003b76:	e7ed      	b.n	8003b54 <_svfiprintf_r+0x1c0>
 8003b78:	08003fe0 	.word	0x08003fe0
 8003b7c:	08003fea 	.word	0x08003fea
 8003b80:	00000000 	.word	0x00000000
 8003b84:	080038dd 	.word	0x080038dd
 8003b88:	08003fe6 	.word	0x08003fe6

08003b8c <_printf_common>:
 8003b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b90:	4616      	mov	r6, r2
 8003b92:	4698      	mov	r8, r3
 8003b94:	688a      	ldr	r2, [r1, #8]
 8003b96:	690b      	ldr	r3, [r1, #16]
 8003b98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	bfb8      	it	lt
 8003ba0:	4613      	movlt	r3, r2
 8003ba2:	6033      	str	r3, [r6, #0]
 8003ba4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ba8:	4607      	mov	r7, r0
 8003baa:	460c      	mov	r4, r1
 8003bac:	b10a      	cbz	r2, 8003bb2 <_printf_common+0x26>
 8003bae:	3301      	adds	r3, #1
 8003bb0:	6033      	str	r3, [r6, #0]
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	0699      	lsls	r1, r3, #26
 8003bb6:	bf42      	ittt	mi
 8003bb8:	6833      	ldrmi	r3, [r6, #0]
 8003bba:	3302      	addmi	r3, #2
 8003bbc:	6033      	strmi	r3, [r6, #0]
 8003bbe:	6825      	ldr	r5, [r4, #0]
 8003bc0:	f015 0506 	ands.w	r5, r5, #6
 8003bc4:	d106      	bne.n	8003bd4 <_printf_common+0x48>
 8003bc6:	f104 0a19 	add.w	sl, r4, #25
 8003bca:	68e3      	ldr	r3, [r4, #12]
 8003bcc:	6832      	ldr	r2, [r6, #0]
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	42ab      	cmp	r3, r5
 8003bd2:	dc26      	bgt.n	8003c22 <_printf_common+0x96>
 8003bd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003bd8:	6822      	ldr	r2, [r4, #0]
 8003bda:	3b00      	subs	r3, #0
 8003bdc:	bf18      	it	ne
 8003bde:	2301      	movne	r3, #1
 8003be0:	0692      	lsls	r2, r2, #26
 8003be2:	d42b      	bmi.n	8003c3c <_printf_common+0xb0>
 8003be4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003be8:	4641      	mov	r1, r8
 8003bea:	4638      	mov	r0, r7
 8003bec:	47c8      	blx	r9
 8003bee:	3001      	adds	r0, #1
 8003bf0:	d01e      	beq.n	8003c30 <_printf_common+0xa4>
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	6922      	ldr	r2, [r4, #16]
 8003bf6:	f003 0306 	and.w	r3, r3, #6
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	bf02      	ittt	eq
 8003bfe:	68e5      	ldreq	r5, [r4, #12]
 8003c00:	6833      	ldreq	r3, [r6, #0]
 8003c02:	1aed      	subeq	r5, r5, r3
 8003c04:	68a3      	ldr	r3, [r4, #8]
 8003c06:	bf0c      	ite	eq
 8003c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c0c:	2500      	movne	r5, #0
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	bfc4      	itt	gt
 8003c12:	1a9b      	subgt	r3, r3, r2
 8003c14:	18ed      	addgt	r5, r5, r3
 8003c16:	2600      	movs	r6, #0
 8003c18:	341a      	adds	r4, #26
 8003c1a:	42b5      	cmp	r5, r6
 8003c1c:	d11a      	bne.n	8003c54 <_printf_common+0xc8>
 8003c1e:	2000      	movs	r0, #0
 8003c20:	e008      	b.n	8003c34 <_printf_common+0xa8>
 8003c22:	2301      	movs	r3, #1
 8003c24:	4652      	mov	r2, sl
 8003c26:	4641      	mov	r1, r8
 8003c28:	4638      	mov	r0, r7
 8003c2a:	47c8      	blx	r9
 8003c2c:	3001      	adds	r0, #1
 8003c2e:	d103      	bne.n	8003c38 <_printf_common+0xac>
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c38:	3501      	adds	r5, #1
 8003c3a:	e7c6      	b.n	8003bca <_printf_common+0x3e>
 8003c3c:	18e1      	adds	r1, r4, r3
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	2030      	movs	r0, #48	@ 0x30
 8003c42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c46:	4422      	add	r2, r4
 8003c48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c50:	3302      	adds	r3, #2
 8003c52:	e7c7      	b.n	8003be4 <_printf_common+0x58>
 8003c54:	2301      	movs	r3, #1
 8003c56:	4622      	mov	r2, r4
 8003c58:	4641      	mov	r1, r8
 8003c5a:	4638      	mov	r0, r7
 8003c5c:	47c8      	blx	r9
 8003c5e:	3001      	adds	r0, #1
 8003c60:	d0e6      	beq.n	8003c30 <_printf_common+0xa4>
 8003c62:	3601      	adds	r6, #1
 8003c64:	e7d9      	b.n	8003c1a <_printf_common+0x8e>
	...

08003c68 <_printf_i>:
 8003c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c6c:	7e0f      	ldrb	r7, [r1, #24]
 8003c6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c70:	2f78      	cmp	r7, #120	@ 0x78
 8003c72:	4691      	mov	r9, r2
 8003c74:	4680      	mov	r8, r0
 8003c76:	460c      	mov	r4, r1
 8003c78:	469a      	mov	sl, r3
 8003c7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c7e:	d807      	bhi.n	8003c90 <_printf_i+0x28>
 8003c80:	2f62      	cmp	r7, #98	@ 0x62
 8003c82:	d80a      	bhi.n	8003c9a <_printf_i+0x32>
 8003c84:	2f00      	cmp	r7, #0
 8003c86:	f000 80d2 	beq.w	8003e2e <_printf_i+0x1c6>
 8003c8a:	2f58      	cmp	r7, #88	@ 0x58
 8003c8c:	f000 80b9 	beq.w	8003e02 <_printf_i+0x19a>
 8003c90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c98:	e03a      	b.n	8003d10 <_printf_i+0xa8>
 8003c9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c9e:	2b15      	cmp	r3, #21
 8003ca0:	d8f6      	bhi.n	8003c90 <_printf_i+0x28>
 8003ca2:	a101      	add	r1, pc, #4	@ (adr r1, 8003ca8 <_printf_i+0x40>)
 8003ca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ca8:	08003d01 	.word	0x08003d01
 8003cac:	08003d15 	.word	0x08003d15
 8003cb0:	08003c91 	.word	0x08003c91
 8003cb4:	08003c91 	.word	0x08003c91
 8003cb8:	08003c91 	.word	0x08003c91
 8003cbc:	08003c91 	.word	0x08003c91
 8003cc0:	08003d15 	.word	0x08003d15
 8003cc4:	08003c91 	.word	0x08003c91
 8003cc8:	08003c91 	.word	0x08003c91
 8003ccc:	08003c91 	.word	0x08003c91
 8003cd0:	08003c91 	.word	0x08003c91
 8003cd4:	08003e15 	.word	0x08003e15
 8003cd8:	08003d3f 	.word	0x08003d3f
 8003cdc:	08003dcf 	.word	0x08003dcf
 8003ce0:	08003c91 	.word	0x08003c91
 8003ce4:	08003c91 	.word	0x08003c91
 8003ce8:	08003e37 	.word	0x08003e37
 8003cec:	08003c91 	.word	0x08003c91
 8003cf0:	08003d3f 	.word	0x08003d3f
 8003cf4:	08003c91 	.word	0x08003c91
 8003cf8:	08003c91 	.word	0x08003c91
 8003cfc:	08003dd7 	.word	0x08003dd7
 8003d00:	6833      	ldr	r3, [r6, #0]
 8003d02:	1d1a      	adds	r2, r3, #4
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6032      	str	r2, [r6, #0]
 8003d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d10:	2301      	movs	r3, #1
 8003d12:	e09d      	b.n	8003e50 <_printf_i+0x1e8>
 8003d14:	6833      	ldr	r3, [r6, #0]
 8003d16:	6820      	ldr	r0, [r4, #0]
 8003d18:	1d19      	adds	r1, r3, #4
 8003d1a:	6031      	str	r1, [r6, #0]
 8003d1c:	0606      	lsls	r6, r0, #24
 8003d1e:	d501      	bpl.n	8003d24 <_printf_i+0xbc>
 8003d20:	681d      	ldr	r5, [r3, #0]
 8003d22:	e003      	b.n	8003d2c <_printf_i+0xc4>
 8003d24:	0645      	lsls	r5, r0, #25
 8003d26:	d5fb      	bpl.n	8003d20 <_printf_i+0xb8>
 8003d28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d2c:	2d00      	cmp	r5, #0
 8003d2e:	da03      	bge.n	8003d38 <_printf_i+0xd0>
 8003d30:	232d      	movs	r3, #45	@ 0x2d
 8003d32:	426d      	negs	r5, r5
 8003d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d38:	4859      	ldr	r0, [pc, #356]	@ (8003ea0 <_printf_i+0x238>)
 8003d3a:	230a      	movs	r3, #10
 8003d3c:	e011      	b.n	8003d62 <_printf_i+0xfa>
 8003d3e:	6821      	ldr	r1, [r4, #0]
 8003d40:	6833      	ldr	r3, [r6, #0]
 8003d42:	0608      	lsls	r0, r1, #24
 8003d44:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d48:	d402      	bmi.n	8003d50 <_printf_i+0xe8>
 8003d4a:	0649      	lsls	r1, r1, #25
 8003d4c:	bf48      	it	mi
 8003d4e:	b2ad      	uxthmi	r5, r5
 8003d50:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d52:	4853      	ldr	r0, [pc, #332]	@ (8003ea0 <_printf_i+0x238>)
 8003d54:	6033      	str	r3, [r6, #0]
 8003d56:	bf14      	ite	ne
 8003d58:	230a      	movne	r3, #10
 8003d5a:	2308      	moveq	r3, #8
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d62:	6866      	ldr	r6, [r4, #4]
 8003d64:	60a6      	str	r6, [r4, #8]
 8003d66:	2e00      	cmp	r6, #0
 8003d68:	bfa2      	ittt	ge
 8003d6a:	6821      	ldrge	r1, [r4, #0]
 8003d6c:	f021 0104 	bicge.w	r1, r1, #4
 8003d70:	6021      	strge	r1, [r4, #0]
 8003d72:	b90d      	cbnz	r5, 8003d78 <_printf_i+0x110>
 8003d74:	2e00      	cmp	r6, #0
 8003d76:	d04b      	beq.n	8003e10 <_printf_i+0x1a8>
 8003d78:	4616      	mov	r6, r2
 8003d7a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d7e:	fb03 5711 	mls	r7, r3, r1, r5
 8003d82:	5dc7      	ldrb	r7, [r0, r7]
 8003d84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d88:	462f      	mov	r7, r5
 8003d8a:	42bb      	cmp	r3, r7
 8003d8c:	460d      	mov	r5, r1
 8003d8e:	d9f4      	bls.n	8003d7a <_printf_i+0x112>
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d10b      	bne.n	8003dac <_printf_i+0x144>
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	07df      	lsls	r7, r3, #31
 8003d98:	d508      	bpl.n	8003dac <_printf_i+0x144>
 8003d9a:	6923      	ldr	r3, [r4, #16]
 8003d9c:	6861      	ldr	r1, [r4, #4]
 8003d9e:	4299      	cmp	r1, r3
 8003da0:	bfde      	ittt	le
 8003da2:	2330      	movle	r3, #48	@ 0x30
 8003da4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003da8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dac:	1b92      	subs	r2, r2, r6
 8003dae:	6122      	str	r2, [r4, #16]
 8003db0:	f8cd a000 	str.w	sl, [sp]
 8003db4:	464b      	mov	r3, r9
 8003db6:	aa03      	add	r2, sp, #12
 8003db8:	4621      	mov	r1, r4
 8003dba:	4640      	mov	r0, r8
 8003dbc:	f7ff fee6 	bl	8003b8c <_printf_common>
 8003dc0:	3001      	adds	r0, #1
 8003dc2:	d14a      	bne.n	8003e5a <_printf_i+0x1f2>
 8003dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dc8:	b004      	add	sp, #16
 8003dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	f043 0320 	orr.w	r3, r3, #32
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	4833      	ldr	r0, [pc, #204]	@ (8003ea4 <_printf_i+0x23c>)
 8003dd8:	2778      	movs	r7, #120	@ 0x78
 8003dda:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	6831      	ldr	r1, [r6, #0]
 8003de2:	061f      	lsls	r7, r3, #24
 8003de4:	f851 5b04 	ldr.w	r5, [r1], #4
 8003de8:	d402      	bmi.n	8003df0 <_printf_i+0x188>
 8003dea:	065f      	lsls	r7, r3, #25
 8003dec:	bf48      	it	mi
 8003dee:	b2ad      	uxthmi	r5, r5
 8003df0:	6031      	str	r1, [r6, #0]
 8003df2:	07d9      	lsls	r1, r3, #31
 8003df4:	bf44      	itt	mi
 8003df6:	f043 0320 	orrmi.w	r3, r3, #32
 8003dfa:	6023      	strmi	r3, [r4, #0]
 8003dfc:	b11d      	cbz	r5, 8003e06 <_printf_i+0x19e>
 8003dfe:	2310      	movs	r3, #16
 8003e00:	e7ac      	b.n	8003d5c <_printf_i+0xf4>
 8003e02:	4827      	ldr	r0, [pc, #156]	@ (8003ea0 <_printf_i+0x238>)
 8003e04:	e7e9      	b.n	8003dda <_printf_i+0x172>
 8003e06:	6823      	ldr	r3, [r4, #0]
 8003e08:	f023 0320 	bic.w	r3, r3, #32
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	e7f6      	b.n	8003dfe <_printf_i+0x196>
 8003e10:	4616      	mov	r6, r2
 8003e12:	e7bd      	b.n	8003d90 <_printf_i+0x128>
 8003e14:	6833      	ldr	r3, [r6, #0]
 8003e16:	6825      	ldr	r5, [r4, #0]
 8003e18:	6961      	ldr	r1, [r4, #20]
 8003e1a:	1d18      	adds	r0, r3, #4
 8003e1c:	6030      	str	r0, [r6, #0]
 8003e1e:	062e      	lsls	r6, r5, #24
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	d501      	bpl.n	8003e28 <_printf_i+0x1c0>
 8003e24:	6019      	str	r1, [r3, #0]
 8003e26:	e002      	b.n	8003e2e <_printf_i+0x1c6>
 8003e28:	0668      	lsls	r0, r5, #25
 8003e2a:	d5fb      	bpl.n	8003e24 <_printf_i+0x1bc>
 8003e2c:	8019      	strh	r1, [r3, #0]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	6123      	str	r3, [r4, #16]
 8003e32:	4616      	mov	r6, r2
 8003e34:	e7bc      	b.n	8003db0 <_printf_i+0x148>
 8003e36:	6833      	ldr	r3, [r6, #0]
 8003e38:	1d1a      	adds	r2, r3, #4
 8003e3a:	6032      	str	r2, [r6, #0]
 8003e3c:	681e      	ldr	r6, [r3, #0]
 8003e3e:	6862      	ldr	r2, [r4, #4]
 8003e40:	2100      	movs	r1, #0
 8003e42:	4630      	mov	r0, r6
 8003e44:	f7fc f9d4 	bl	80001f0 <memchr>
 8003e48:	b108      	cbz	r0, 8003e4e <_printf_i+0x1e6>
 8003e4a:	1b80      	subs	r0, r0, r6
 8003e4c:	6060      	str	r0, [r4, #4]
 8003e4e:	6863      	ldr	r3, [r4, #4]
 8003e50:	6123      	str	r3, [r4, #16]
 8003e52:	2300      	movs	r3, #0
 8003e54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e58:	e7aa      	b.n	8003db0 <_printf_i+0x148>
 8003e5a:	6923      	ldr	r3, [r4, #16]
 8003e5c:	4632      	mov	r2, r6
 8003e5e:	4649      	mov	r1, r9
 8003e60:	4640      	mov	r0, r8
 8003e62:	47d0      	blx	sl
 8003e64:	3001      	adds	r0, #1
 8003e66:	d0ad      	beq.n	8003dc4 <_printf_i+0x15c>
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	079b      	lsls	r3, r3, #30
 8003e6c:	d413      	bmi.n	8003e96 <_printf_i+0x22e>
 8003e6e:	68e0      	ldr	r0, [r4, #12]
 8003e70:	9b03      	ldr	r3, [sp, #12]
 8003e72:	4298      	cmp	r0, r3
 8003e74:	bfb8      	it	lt
 8003e76:	4618      	movlt	r0, r3
 8003e78:	e7a6      	b.n	8003dc8 <_printf_i+0x160>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4632      	mov	r2, r6
 8003e7e:	4649      	mov	r1, r9
 8003e80:	4640      	mov	r0, r8
 8003e82:	47d0      	blx	sl
 8003e84:	3001      	adds	r0, #1
 8003e86:	d09d      	beq.n	8003dc4 <_printf_i+0x15c>
 8003e88:	3501      	adds	r5, #1
 8003e8a:	68e3      	ldr	r3, [r4, #12]
 8003e8c:	9903      	ldr	r1, [sp, #12]
 8003e8e:	1a5b      	subs	r3, r3, r1
 8003e90:	42ab      	cmp	r3, r5
 8003e92:	dcf2      	bgt.n	8003e7a <_printf_i+0x212>
 8003e94:	e7eb      	b.n	8003e6e <_printf_i+0x206>
 8003e96:	2500      	movs	r5, #0
 8003e98:	f104 0619 	add.w	r6, r4, #25
 8003e9c:	e7f5      	b.n	8003e8a <_printf_i+0x222>
 8003e9e:	bf00      	nop
 8003ea0:	08003ff1 	.word	0x08003ff1
 8003ea4:	08004002 	.word	0x08004002

08003ea8 <memmove>:
 8003ea8:	4288      	cmp	r0, r1
 8003eaa:	b510      	push	{r4, lr}
 8003eac:	eb01 0402 	add.w	r4, r1, r2
 8003eb0:	d902      	bls.n	8003eb8 <memmove+0x10>
 8003eb2:	4284      	cmp	r4, r0
 8003eb4:	4623      	mov	r3, r4
 8003eb6:	d807      	bhi.n	8003ec8 <memmove+0x20>
 8003eb8:	1e43      	subs	r3, r0, #1
 8003eba:	42a1      	cmp	r1, r4
 8003ebc:	d008      	beq.n	8003ed0 <memmove+0x28>
 8003ebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ec2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ec6:	e7f8      	b.n	8003eba <memmove+0x12>
 8003ec8:	4402      	add	r2, r0
 8003eca:	4601      	mov	r1, r0
 8003ecc:	428a      	cmp	r2, r1
 8003ece:	d100      	bne.n	8003ed2 <memmove+0x2a>
 8003ed0:	bd10      	pop	{r4, pc}
 8003ed2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ed6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003eda:	e7f7      	b.n	8003ecc <memmove+0x24>

08003edc <_sbrk_r>:
 8003edc:	b538      	push	{r3, r4, r5, lr}
 8003ede:	4d06      	ldr	r5, [pc, #24]	@ (8003ef8 <_sbrk_r+0x1c>)
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	4604      	mov	r4, r0
 8003ee4:	4608      	mov	r0, r1
 8003ee6:	602b      	str	r3, [r5, #0]
 8003ee8:	f7fc fec4 	bl	8000c74 <_sbrk>
 8003eec:	1c43      	adds	r3, r0, #1
 8003eee:	d102      	bne.n	8003ef6 <_sbrk_r+0x1a>
 8003ef0:	682b      	ldr	r3, [r5, #0]
 8003ef2:	b103      	cbz	r3, 8003ef6 <_sbrk_r+0x1a>
 8003ef4:	6023      	str	r3, [r4, #0]
 8003ef6:	bd38      	pop	{r3, r4, r5, pc}
 8003ef8:	2000025c 	.word	0x2000025c

08003efc <memcpy>:
 8003efc:	440a      	add	r2, r1
 8003efe:	4291      	cmp	r1, r2
 8003f00:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f04:	d100      	bne.n	8003f08 <memcpy+0xc>
 8003f06:	4770      	bx	lr
 8003f08:	b510      	push	{r4, lr}
 8003f0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f12:	4291      	cmp	r1, r2
 8003f14:	d1f9      	bne.n	8003f0a <memcpy+0xe>
 8003f16:	bd10      	pop	{r4, pc}

08003f18 <_realloc_r>:
 8003f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f1c:	4680      	mov	r8, r0
 8003f1e:	4615      	mov	r5, r2
 8003f20:	460c      	mov	r4, r1
 8003f22:	b921      	cbnz	r1, 8003f2e <_realloc_r+0x16>
 8003f24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f28:	4611      	mov	r1, r2
 8003f2a:	f7ff bc4b 	b.w	80037c4 <_malloc_r>
 8003f2e:	b92a      	cbnz	r2, 8003f3c <_realloc_r+0x24>
 8003f30:	f7ff fbdc 	bl	80036ec <_free_r>
 8003f34:	2400      	movs	r4, #0
 8003f36:	4620      	mov	r0, r4
 8003f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f3c:	f000 f81a 	bl	8003f74 <_malloc_usable_size_r>
 8003f40:	4285      	cmp	r5, r0
 8003f42:	4606      	mov	r6, r0
 8003f44:	d802      	bhi.n	8003f4c <_realloc_r+0x34>
 8003f46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003f4a:	d8f4      	bhi.n	8003f36 <_realloc_r+0x1e>
 8003f4c:	4629      	mov	r1, r5
 8003f4e:	4640      	mov	r0, r8
 8003f50:	f7ff fc38 	bl	80037c4 <_malloc_r>
 8003f54:	4607      	mov	r7, r0
 8003f56:	2800      	cmp	r0, #0
 8003f58:	d0ec      	beq.n	8003f34 <_realloc_r+0x1c>
 8003f5a:	42b5      	cmp	r5, r6
 8003f5c:	462a      	mov	r2, r5
 8003f5e:	4621      	mov	r1, r4
 8003f60:	bf28      	it	cs
 8003f62:	4632      	movcs	r2, r6
 8003f64:	f7ff ffca 	bl	8003efc <memcpy>
 8003f68:	4621      	mov	r1, r4
 8003f6a:	4640      	mov	r0, r8
 8003f6c:	f7ff fbbe 	bl	80036ec <_free_r>
 8003f70:	463c      	mov	r4, r7
 8003f72:	e7e0      	b.n	8003f36 <_realloc_r+0x1e>

08003f74 <_malloc_usable_size_r>:
 8003f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f78:	1f18      	subs	r0, r3, #4
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	bfbc      	itt	lt
 8003f7e:	580b      	ldrlt	r3, [r1, r0]
 8003f80:	18c0      	addlt	r0, r0, r3
 8003f82:	4770      	bx	lr

08003f84 <_init>:
 8003f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f86:	bf00      	nop
 8003f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f8a:	bc08      	pop	{r3}
 8003f8c:	469e      	mov	lr, r3
 8003f8e:	4770      	bx	lr

08003f90 <_fini>:
 8003f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f92:	bf00      	nop
 8003f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f96:	bc08      	pop	{r3}
 8003f98:	469e      	mov	lr, r3
 8003f9a:	4770      	bx	lr
