

================================================================
== Vivado HLS Report for 'nfa_get_initials'
================================================================
* Date:           Sat Aug 09 17:29:23 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   7.00|      4.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 4.00ns
ST_1: nfa_initials_buckets_load_req [2/2] 4.00ns
:2  %nfa_initials_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_initials_buckets, i32 1)


 <State 2>: 4.00ns
ST_2: nfa_initials_buckets_load_req [1/2] 4.00ns
:2  %nfa_initials_buckets_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_initials_buckets, i32 1)


 <State 3>: 4.00ns
ST_3: nfa_initials_buckets_read [1/1] 4.00ns
:3  %nfa_initials_buckets_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %nfa_initials_buckets)


 <State 4>: 4.00ns
ST_4: nfa_initials_buckets_addr [1/1] 0.00ns
:4  %nfa_initials_buckets_addr = getelementptr i32* %nfa_initials_buckets, i64 1

ST_4: nfa_initials_buckets_load_1_req [2/2] 4.00ns
:5  %nfa_initials_buckets_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_initials_buckets_addr, i32 1)


 <State 5>: 4.00ns
ST_5: nfa_initials_buckets_load_1_req [1/2] 4.00ns
:5  %nfa_initials_buckets_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %nfa_initials_buckets_addr, i32 1)


 <State 6>: 4.00ns
ST_6: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i32* %nfa_initials_buckets, [1 x i8]* @p_str212, [7 x i8]* @p_str31, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_6: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBus(i32* %nfa_initials_buckets, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str212, [1 x i8]* @p_str212, [1 x i8]* @p_str212)

ST_6: nfa_initials_buckets_addr_read [1/1] 4.00ns
:6  %nfa_initials_buckets_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %nfa_initials_buckets_addr)

ST_6: mrv [1/1] 0.00ns
:7  %mrv = insertvalue { i32, i32 } undef, i32 %nfa_initials_buckets_read, 0

ST_6: mrv_1 [1/1] 0.00ns
:8  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %nfa_initials_buckets_addr_read, 1

ST_6: stg_18 [1/1] 0.00ns
:9  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nfa_initials_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x77a5e34640; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nfa_initials_buckets_load_req   (readreq      ) [ 0000000]
nfa_initials_buckets_read       (read         ) [ 0110111]
nfa_initials_buckets_addr       (getelementptr) [ 0110011]
nfa_initials_buckets_load_1_req (readreq      ) [ 0000000]
stg_13                          (specifcore   ) [ 0000000]
stg_14                          (specbus      ) [ 0000000]
nfa_initials_buckets_addr_read  (read         ) [ 0000000]
mrv                             (insertvalue  ) [ 0000000]
mrv_1                           (insertvalue  ) [ 0000000]
stg_18                          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nfa_initials_buckets">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_initials_buckets"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="grp_readreq_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="0" index="2" bw="1" slack="0"/>
<pin id="30" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="nfa_initials_buckets_load_req/1 nfa_initials_buckets_load_1_req/4 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nfa_initials_buckets_read/3 nfa_initials_buckets_addr_read/6 "/>
</bind>
</comp>

<comp id="41" class="1004" name="nfa_initials_buckets_addr_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nfa_initials_buckets_addr/4 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mrv_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="3"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="53" class="1004" name="mrv_1_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="59" class="1005" name="nfa_initials_buckets_read_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="3"/>
<pin id="61" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nfa_initials_buckets_read "/>
</bind>
</comp>

<comp id="64" class="1005" name="nfa_initials_buckets_addr_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nfa_initials_buckets_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="41" pin="2"/><net_sink comp="26" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="48" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="34" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="62"><net_src comp="34" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="67"><net_src comp="41" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="26" pin=1"/></net>

<net id="69"><net_src comp="64" pin="1"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		nfa_initials_buckets_load_1_req : 1
	State 5
	State 6
		mrv_1 : 1
		stg_18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|
| Operation|  Functional Unit  |
|----------|-------------------|
|  readreq | grp_readreq_fu_26 |
|----------|-------------------|
|   read   |   grp_read_fu_34  |
|----------|-------------------|
|insertvalue|     mrv_fu_48     |
|          |    mrv_1_fu_53    |
|----------|-------------------|
|   Total  |                   |
|----------|-------------------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|nfa_initials_buckets_addr_reg_64|   32   |
|nfa_initials_buckets_read_reg_59|   32   |
+--------------------------------+--------+
|              Total             |   64   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_26 |  p1  |   3  |  32  |   96   ||    32   |
|   grp_read_fu_34  |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  2.4965 ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   64   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   64   |   64   |
+-----------+--------+--------+--------+
