RUN: bmodel_dis.py --format reg-set %p/bmodel/yolov5s_bm1688_int8_sym.bmodel | FileCheck %s

CHECK:  {
CHECK-NEXT:    "core(0).subnet(-1).group(0)": {
CHECK-NEXT:      "tiu": [
CHECK-NEXT:        {
CHECK-NEXT:          "name": "SYS_TR_ACC",
CHECK-NEXT:          "cmd": {
CHECK-NEXT:            "imm0": 0,
CHECK-NEXT:            "reg_idx0": 5,
CHECK:            "tsk_typ": 12,
CHECK:        },
CHECK:            "opt_opd4_const": 1,
CHECK:            "cmd_id_dep": 2,
CHECK:            "pad_mode": 0,
CHECK:            "opt_res0_prec": 0,
CHECK:            "opd0_rt_pad": 2,
CHECK:            "intr_en": 0,
CHECK:            "res0_n": 1,
CHECK:            "opd1_h": 6,
CHECK:            "res1_addr": 0,
CHECK:        {
CHECK:            "tsk_eu_typ": 3,
CHECK:            "res0_c": 32,
CHECK:            "res0_addr": 120672,
CHECK:            "cmd_short": 1,
CHECK:            "intr_en": 0,
CHECK:            "res0_c": 32,
CHECK:            "opt_res0_prec": 0,
CHECK:            "opd2_addr": 0,
CHECK:          "name": "sAR",
CHECK:            "opt_opd0_const": 0,
CHECK:            "pwr_step": 0,
CHECK:            "opt_opd0_sign": 1,
CHECK:            "res0_n": 1,
CHECK:            "opd1_addr": 67,
CHECK:            "opd1_c_str": 0,
CHECK:            "opd0_w_str": 0,
CHECK:        {
CHECK:            "opt_relu": 0,
CHECK:            "opt_kernel_rotate": 0,
CHECK:            "pwr_step": 0,
CHECK:            "opd0_y_ins0": 0,
CHECK:            "opd0_rt_pad": 2,
CHECK:            "intr_en": 0,
CHECK:            "opd1_h": 5,
CHECK:            "res1_addr": 0,
CHECK:          "name": "SYS",
CHECK:            "reg_vld": 0,
CHECK:        }
CHECK:            "intr_en": 0,
CHECK:            "cmd_type": 0,
CHECK:            "src_nstride": 1228800,
CHECK:            "dst_hstride": 640,
CHECK:            "dst_csize": 0,
CHECK:            "dst_start_addr_h8": 0,
CHECK:          "name": "sDMA_sys",
CHECK:            "reserved": 0,
CHECK:            "cmd_id_dep": 0,
CHECK:  }
