<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.h' l='31' type='unsigned int llvm::RISCVInstrInfo::isLoadFromStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='256' c='_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='39' ll='64' type='unsigned int llvm::RISCVInstrInfo::isLoadFromStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
