
*** Running vivado
    with args -log GTH_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source GTH_exdes.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source GTH_exdes.tcl -notrace
Command: synth_design -top GTH_exdes -part xc7vx690tffg1761-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 479.582 ; gain = 100.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GTH_exdes' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:7]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 640 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTH_support' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTH_GT_USRCLK_SOURCE' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'GTH_GT_USRCLK_SOURCE' (3#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'GTH_common' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:5784]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000001010000 
	Parameter COMMON_CFG bound to: 28 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000010010000000000111000111 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (4#1) [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:5784]
INFO: [Synth 8-256] done synthesizing module 'GTH_common' (5#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common.v:69]
INFO: [Synth 8-638] synthesizing module 'GTH_common_reset' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:121]
INFO: [Synth 8-256] done synthesizing module 'GTH_common_reset' (6#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:74]
INFO: [Synth 8-638] synthesizing module 'GTH' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/GTH_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GTH' (7#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/GTH_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'GTH_support' (8#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_support.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (9#1) [D:/Vivado/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'cos_S1' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:5]
	Parameter WORDS_IN_BRAM bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:35]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:78]
INFO: [Synth 8-256] done synthesizing module 'cos_S1' (10#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'TXCTRL_OUT' does not match port width (8) of module 'cos_S1' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:766]
INFO: [Synth 8-638] synthesizing module 'cos_S2' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:5]
	Parameter WORDS_IN_BRAM bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:35]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_rx.dat' is read successfully [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:78]
INFO: [Synth 8-256] done synthesizing module 'cos_S2' (11#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'TXCTRL_OUT' does not match port width (8) of module 'cos_S2' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:779]
INFO: [Synth 8-638] synthesizing module 'FIFO_ctrl' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl.v:3]
INFO: [Synth 8-638] synthesizing module 'CLK_RD' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/CLK_RD_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'CLK_RD' (12#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/CLK_RD_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/FIFO_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (13#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/FIFO_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_ctrl' (14#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl.v:3]
INFO: [Synth 8-638] synthesizing module 'DDR3_CTRL' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:4]
	Parameter PORT_MODE bound to: BI_MODE - type: string 
	Parameter DATA_MODE bound to: 4'b0010 
	Parameter TST_MEM_INSTR_MODE bound to: R_W_INSTR_MODE - type: string 
	Parameter EYE_TEST bound to: FALSE - type: string 
	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string 
	Parameter CMD_PATTERN bound to: CGEN_ALL - type: string 
	Parameter CMD_WDT bound to: 1023 - type: integer 
	Parameter WR_WDT bound to: 8191 - type: integer 
	Parameter RD_WDT bound to: 1023 - type: integer 
	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CLKIN_PERIOD bound to: 12500 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 315.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 640 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TG_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_rw' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/ddr3_rw.v:5]
	Parameter WR_LEN bound to: 513 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter WRITE bound to: 4'b0010 
	Parameter WAIT bound to: 4'b0100 
	Parameter READ bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'ddr3_rw' (15#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/ddr3_rw.v:5]
INFO: [Synth 8-638] synthesizing module 'Output_wave' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:9]
	Parameter DATA_IN bound to: 512 - type: integer 
	Parameter DATA_OUT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Output_wave' (16#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:9]
INFO: [Synth 8-638] synthesizing module 'data_buff' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:11]
	Parameter DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_buff' (17#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:11]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (18#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (14) of port connection 'ddr3_addr' does not match port width (16) of module 'mig_7series_0' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:390]
WARNING: [Synth 8-689] width (28) of port connection 'app_addr' does not match port width (30) of module 'mig_7series_0' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:408]
WARNING: [Synth 8-350] instance 'u_ddr3_v2' of module 'mig_7series_0' requires 40 connections, but only 39 given [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:387]
WARNING: [Synth 8-3848] Net tg_compare_error in module/entity DDR3_CTRL does not have driver. [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:187]
INFO: [Synth 8-256] done synthesizing module 'DDR3_CTRL' (19#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/DDR3_CTRL.v:4]
WARNING: [Synth 8-350] instance 'UU2' of module 'DDR3_CTRL' requires 26 connections, but only 25 given [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:843]
INFO: [Synth 8-638] synthesizing module 'phase_top' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/phase_top.v:3]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_cal' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_cal.v:3]
	Parameter DW bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/FFT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FFT' (20#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/FFT_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_data_tuser' does not match port width (24) of module 'FFT' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_cal.v:81]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_data_tuser' does not match port width (24) of module 'FFT' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_cal.v:107]
INFO: [Synth 8-256] done synthesizing module 'FFT_cal' (21#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'FFT_modul_cal' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_modul_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/multiplier_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (22#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/multiplier_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FFT_modul_cal' (23#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FFT_modul_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'compare_cal' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/compare_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'compare' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/compare.v:3]
	Parameter DW bound to: 33 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/compare.v:50]
INFO: [Synth 8-256] done synthesizing module 'compare' (24#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/compare.v:3]
INFO: [Synth 8-256] done synthesizing module 'compare_cal' (25#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/compare_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'arctan_cal' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/arctan_cal.v:2]
INFO: [Synth 8-638] synthesizing module 'arctan' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/arctan_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'arctan' (26#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/arctan_stub.v:6]
WARNING: [Synth 8-689] width (18) of port connection 'm_axis_dout_tdata' does not match port width (24) of module 'arctan' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/arctan_cal.v:92]
WARNING: [Synth 8-689] width (18) of port connection 'm_axis_dout_tdata' does not match port width (24) of module 'arctan' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/arctan_cal.v:100]
INFO: [Synth 8-256] done synthesizing module 'arctan_cal' (27#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/arctan_cal.v:2]
INFO: [Synth 8-638] synthesizing module 'phase_cal' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/phase_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (28#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'phase_number' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/phase_number_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'phase_number' (29#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/phase_number_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'phase_cal' (30#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/phase_cal.v:3]
INFO: [Synth 8-638] synthesizing module 'signal_cor' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/signal_cor.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/signal_cor.v:54]
INFO: [Synth 8-256] done synthesizing module 'signal_cor' (31#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/signal_cor.v:3]
INFO: [Synth 8-256] done synthesizing module 'phase_top' (32#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/phase_top.v:3]
INFO: [Synth 8-638] synthesizing module 'FIFO_ctrl2' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl2.v:3]
INFO: [Synth 8-4471] merging register 'wr_en_2_reg_reg' into 'wr_en_1_reg_reg' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl2.v:64]
WARNING: [Synth 8-6014] Unused sequential element wr_en_2_reg_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl2.v:64]
INFO: [Synth 8-256] done synthesizing module 'FIFO_ctrl2' (33#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/FIFO_ctrl2.v:3]
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:13]
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter CLK_FRE bound to: 80 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_rx.v:5]
	Parameter CLK_FRE bound to: 80 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter CYCLE bound to: 694 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (34#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_rx.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_tx.v:7]
	Parameter CLK_FRE bound to: 80 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter CYCLE bound to: 694 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (35#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_tx.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:326]
INFO: [Synth 8-638] synthesizing module 'ila_1' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/ila_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (36#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LL2'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:326]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (37#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:925]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (38#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UU2'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:843]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA0'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:925]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UU3'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:883]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UU1_Sdata_in'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:820]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'UU4_Sdata_out'. This will prevent further optimization [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:899]
INFO: [Synth 8-256] done synthesizing module 'GTH_exdes' (39#1) [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/gth_exdes.v:7]
INFO: [Synth 8-3917] design GTH_exdes has port TRACK_DATA_OUT driven by constant 1
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[511]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[510]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[509]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[508]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[507]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[506]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[505]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[504]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[503]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[502]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[501]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[500]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[499]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[498]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[497]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[496]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[495]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[494]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[493]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[492]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[491]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[490]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[489]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[488]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[487]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[486]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[485]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[484]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[483]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[482]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[481]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[480]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[479]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[478]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[477]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[476]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[475]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[474]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[473]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[472]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[471]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[470]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[469]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[468]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[467]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[466]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[465]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[464]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[463]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[462]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[461]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[460]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[459]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[458]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[457]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[456]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[455]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[454]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[453]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[452]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[451]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[450]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[449]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[448]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[447]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[446]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[445]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[444]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[443]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[442]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[441]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[440]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[439]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[438]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[437]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[436]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[435]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[434]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[433]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[432]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[431]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[430]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[429]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[428]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[427]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[426]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[425]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[424]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[423]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[422]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[421]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[420]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[419]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[418]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[417]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[416]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[415]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[414]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[413]
WARNING: [Synth 8-3331] design Output_wave has unconnected port data[412]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2408.043 ; gain = 2028.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2408.043 ; gain = 2028.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp11/div_gen_0_in_context.xdc] for cell 'UU3/FF5/UU5'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp11/div_gen_0_in_context.xdc] for cell 'UU3/FF5/UU5'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S1_RE'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S1_RE'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S1_IM'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S1_IM'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S2_RE'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S2_RE'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S2_IM'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp12/mult_gen_0_in_context.xdc] for cell 'UU3/FF2/UU2_S2_IM'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp13/GTH_in_context.xdc] for cell 'GTH_support_i/GTH_init_i'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp13/GTH_in_context.xdc] for cell 'GTH_support_i/GTH_init_i'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp14/CLK_RD_in_context.xdc] for cell 'UU1_Sdata_in/TT0'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp14/CLK_RD_in_context.xdc] for cell 'UU1_Sdata_in/TT0'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU1_Sdata_in/TT1'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU1_Sdata_in/TT1'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU1_Sdata_in/TT2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU1_Sdata_in/TT2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU4_Sdata_out/FF1'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU4_Sdata_out/FF1'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU4_Sdata_out/FF2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp15/FIFO_in_context.xdc] for cell 'UU4_Sdata_out/FF2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp16/FFT_in_context.xdc] for cell 'UU3/FF1/UU1_S1'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp16/FFT_in_context.xdc] for cell 'UU3/FF1/UU1_S1'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp16/FFT_in_context.xdc] for cell 'UU3/FF1/UU1_S2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp16/FFT_in_context.xdc] for cell 'UU3/FF1/UU1_S2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp17/arctan_in_context.xdc] for cell 'UU3/FF4/UU4_S1'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp17/arctan_in_context.xdc] for cell 'UU3/FF4/UU4_S1'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp17/arctan_in_context.xdc] for cell 'UU3/FF4/UU4_S2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp17/arctan_in_context.xdc] for cell 'UU3/FF4/UU4_S2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp18/mult_gen_0_in_context.xdc] for cell 'UU3/FF5/UU5_1'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp18/mult_gen_0_in_context.xdc] for cell 'UU3/FF5/UU5_1'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp19/ila_0_in_context.xdc] for cell 'ILA0'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp19/ila_0_in_context.xdc] for cell 'ILA0'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc] for cell 'UU2/u_ddr3_v2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc] for cell 'UU2/u_ddr3_v2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp21/ila_1_in_context.xdc] for cell 'UU5/LL2'
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp21/ila_1_in_context.xdc] for cell 'UU5/LL2'
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/constrs_1/imports/example_design/GTH_exdes.xdc]
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/constrs_1/imports/example_design/GTH_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/constrs_1/imports/example_design/GTH_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GTH_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GTH_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 7148.863 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'UU3/FF2/UU2_S1_IM' at clock pin 'CLK' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'UU3/FF2/UU2_S1_RE' at clock pin 'CLK' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'UU3/FF2/UU2_S2_IM' at clock pin 'CLK' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'UU3/FF2/UU2_S2_RE' at clock pin 'CLK' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'UU3/FF4/UU4_S1' at clock pin 'aclk' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'UU3/FF4/UU4_S2' at clock pin 'aclk' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'UU3/FF5/UU5' at clock pin 'aclk' is different from the actual clock period '12.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'UU3/FF5/UU5_1' at clock pin 'CLK' is different from the actual clock period '12.500', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:45 ; elapsed = 00:03:45 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:45 ; elapsed = 00:03:45 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/.Xil/Vivado-18268-LAPTOP-4KAH9RNQ/dcp20/mig_7series_0_in_context.xdc, line 233).
Applied set_property DONT_TOUCH = true for GTH_support_i/GTH_init_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ILA0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU1_Sdata_in/TT0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU1_Sdata_in/TT1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU1_Sdata_in/TT2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU2/u_ddr3_v2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF1/UU1_S1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF1/UU1_S2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF2/UU2_S1_IM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF2/UU2_S1_RE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF2/UU2_S2_IM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF2/UU2_S2_RE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF4/UU4_S1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF4/UU4_S2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF5/UU5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU3/FF5/UU5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU4_Sdata_out/FF1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU4_Sdata_out/FF2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UU5/LL2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:03:45 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:104]
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:54]
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:54]
INFO: [Synth 8-5546] ROM "wr_en_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_2_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_2_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'ddr3_rw'
INFO: [Synth 8-5544] ROM "app_cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/ddr3_rw.v:181]
INFO: [Synth 8-5546] ROM "store_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg_rep was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:55]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:55]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:73]
INFO: [Synth 8-4471] merging register 'buff_flag_reg' into 'out_en_reg' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:77]
WARNING: [Synth 8-6014] Unused sequential element buff_flag_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:77]
INFO: [Synth 8-5546] ROM "out_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg_rep was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:49]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:49]
INFO: [Synth 8-802] inferred FSM for state register 'compare_en_reg' in module 'compare'
INFO: [Synth 8-5546] ROM "rd_en_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_2_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "charisk_out_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "charisk_out_2_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_rx.v:131]
INFO: [Synth 8-5546] ROM "bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_tx.v:105]
INFO: [Synth 8-5546] ROM "cnt_num" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:225]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/ddr3_rw.v:98]
WARNING: [Synth 8-5402] Detected an instance with large pin count 4202506 [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:118]
WARNING: [Synth 8-5402] Detected an instance with large pin count 4218922 [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'compare_en_reg' using encoding 'sequential' in module 'compare'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:27 ; elapsed = 00:04:27 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |GTH_support__GC0 |           1|       229|
|2     |DDR3_CTRL__GB0   |           1|     31896|
|3     |DDR3_CTRL__GB1   |           1|     16763|
|4     |GTH_exdes__GC0   |           1|     26620|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_out_reg [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:88]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 3     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             8208 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               33 Bit    Registers := 8     
	               28 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 44    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input   8208 Bit        Muxes := 1     
	   5 Input    512 Bit        Muxes := 2     
	 641 Input     80 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   4 Input     33 Bit        Muxes := 2     
	   5 Input     28 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_out_reg [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:88]
Hierarchical RTL Component report 
Module GTH_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ddr3_rw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input    512 Bit        Muxes := 2     
	   5 Input     28 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
Module data_buff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	             8208 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   8208 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Output_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cos_S1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 641 Input     80 Bit        Muxes := 1     
Module cos_S2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 641 Input     80 Bit        Muxes := 1     
Module FIFO_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module FFT_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module FFT_modul_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
Module compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module compare 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module compare_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module arctan_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
Module phase_cal 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signal_cor 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module FIFO_ctrl2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module uart_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element common_reset_i/COMMON_RESET_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:116]
INFO: [Synth 8-5546] ROM "common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element common_reset_i/init_wait_count_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/imports/example_design/support/gth_common_reset.v:104]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/ddr3_rw.v:181]
INFO: [Synth 8-5546] ROM "out_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/data_buff.v:49]
INFO: [Synth 8-5546] ROM "store_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:55]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/Output_wave.v:73]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S1.v:54]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/cos_S2.v:54]
INFO: [Synth 8-5546] ROM "rd_en_2_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rx_inst1/bit_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_inst/bit_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uart_rx_inst1/bit_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_rx.v:131]
WARNING: [Synth 8-6014] Unused sequential element uart_tx_inst/bit_cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_tx.v:105]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.srcs/sources_1/new/uart_top.v:225]
INFO: [Synth 8-3917] design GTH_exdes has port TRACK_DATA_OUT driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/data_buff1/\tmp_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UU2/i_0/u_ddr3_rw/\app_wdf_data_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (app_addr_reg[1]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_addr_reg[0]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[511]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[510]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[509]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[508]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[507]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[506]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[505]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[504]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[503]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[502]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[501]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[500]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[499]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[498]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[497]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[496]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[495]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[494]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[493]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[492]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[491]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[490]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[489]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[488]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[487]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[486]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[485]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[484]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[483]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[482]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[481]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[480]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[479]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[478]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[477]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[476]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[475]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[474]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[473]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[472]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[471]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[470]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[469]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[468]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[467]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[466]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[465]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[464]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[463]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[462]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[461]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[460]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[459]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[458]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[457]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[456]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[455]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[454]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[453]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[452]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[451]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[450]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[449]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[448]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[447]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[446]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[445]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[444]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[443]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[442]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[441]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[440]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[439]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[438]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[437]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[436]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[435]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[434]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[433]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[432]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[431]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[430]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[429]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[428]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[427]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[426]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[425]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[424]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[423]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[422]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[421]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[420]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[419]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[418]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[417]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[416]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[415]) is unused and will be removed from module ddr3_rw.
WARNING: [Synth 8-3332] Sequential element (app_wdf_data_reg[414]) is unused and will be removed from module ddr3_rw.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[0]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[1]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[2]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[3]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[4]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[5]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[6]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[7]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[10]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[11]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[12]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[13]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[14]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[15]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[32]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[33]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[34]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[35]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[36]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[37]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[38]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[39]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[40]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[41]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[42]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[43]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[44]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[45]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[46]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[47]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[48]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[49]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[50]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[51]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[52]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[53]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[54]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[55]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[56]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[57]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[58]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[59]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[60]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[61]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[62]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[63]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[64]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[65]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[66]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[67]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[68]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[69]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[70]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[71]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[72]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[73]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[74]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[75]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[76]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[77]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[78]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[79]' (FD) to 'i_1/S2/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[24]' (FD) to 'i_1/S2/tx_data_ram_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[28]' (FD) to 'i_1/S2/tx_data_ram_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[29]' (FD) to 'i_1/S2/tx_data_ram_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_1/S2/tx_data_ram_r_reg[30]' (FD) to 'i_1/S2/tx_data_ram_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[0]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[1]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[2]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[3]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[4]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[5]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[6]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[7]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[10]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[11]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[12]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[13]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[14]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[15]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[32]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[33]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[34]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[35]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[36]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[37]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[38]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[39]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[40]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[41]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[42]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[43]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[44]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[45]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[46]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[47]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[48]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[49]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[50]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1/S1/tx_data_ram_r_reg[51]' (FD) to 'i_1/S1/tx_data_ram_r_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:48 ; elapsed = 00:07:48 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|Output_wave | cnt_reg_rep | 1024x8192     | Block RAM      | 
|data_buff   | cnt_reg_rep | 1024x8208     | Block RAM      | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |GTH_support__GC0 |           1|       177|
|2     |DDR3_CTRL__GB0   |           1|     34256|
|3     |DDR3_CTRL__GB1   |           1|     24935|
|4     |GTH_exdes__GC0   |           1|     22011|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt0_rxoutclkfabric_out' to pin 'GTH_init_i/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt0_txoutclk_out' to pin 'GTH_init_i/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt0_txoutclkfabric_out' to pin 'GTH_init_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt1_rxoutclkfabric_out' to pin 'GTH_init_i/bbstub_gt1_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt1_txoutclk_out' to pin 'GTH_init_i/bbstub_gt1_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'GTH_init_i/gt1_txoutclkfabric_out' to pin 'GTH_init_i/bbstub_gt1_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'UU1_Sdata_in/TT0/clk_in1' to pin 'GTH_support_i/gt_usrclk_source/txoutclk_bufg0_i/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'UU1_Sdata_in/TT0/clk_out1' to pin 'UU1_Sdata_in/TT0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'UU1_Sdata_in/TT0/clk_in1' to 'UU4_Sdata_out/rd_en_1_reg_reg/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'UU1_Sdata_in/TT0/clk_out2' to pin 'UU1_Sdata_in/TT0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'UU1_Sdata_in/TT0/clk_in1' to 'UU4_Sdata_out/rd_en_1_reg_reg/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_v2/ui_clk' to pin 'u_ddr3_v2/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:59 ; elapsed = 00:08:00 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:04 ; elapsed = 00:08:04 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |GTH_support__GC0 |           1|       177|
|2     |DDR3_CTRL__GB0   |           1|     34256|
|3     |DDR3_CTRL__GB1   |           1|     24935|
|4     |GTH_exdes__GC0   |           1|     22011|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_32 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_33 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_35 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_36 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_37 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_38 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_39 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_40 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_41 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_42 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_43 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_44 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_45 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_46 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_47 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_48 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_49 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_50 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_51 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_52 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_53 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_54 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_55 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_56 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_57 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_58 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_59 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_60 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_61 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_62 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_63 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_64 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_65 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_66 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_67 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_68 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_69 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_70 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_71 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_72 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_73 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_74 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_75 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_76 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_77 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_78 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_79 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_80 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_81 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_82 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_83 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_84 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_85 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_86 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_87 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_88 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_89 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_90 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_91 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_92 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_93 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_94 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_95 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_96 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_97 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_98 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance UU2/data_buff1/cnt_reg_rep_99 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:23 ; elapsed = 00:08:24 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:27 ; elapsed = 00:08:28 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:28 ; elapsed = 00:08:28 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:31 ; elapsed = 00:08:32 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:32 ; elapsed = 00:08:32 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:17 ; elapsed = 00:11:17 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:17 ; elapsed = 00:11:17 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_0 |         1|
|2     |CLK_RD        |         1|
|3     |FIFO          |         4|
|4     |FFT           |         2|
|5     |multiplier    |         4|
|6     |arctan        |         2|
|7     |mult_gen_0    |         1|
|8     |phase_number  |         1|
|9     |ila_1         |         1|
|10    |ila_0         |         1|
|11    |GTH           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CLK_RD        |     1|
|2     |FFT           |     1|
|3     |FFT__1        |     1|
|4     |FIFO          |     1|
|5     |FIFO__1       |     1|
|6     |FIFO__2       |     1|
|7     |FIFO__3       |     1|
|8     |GTH           |     1|
|9     |arctan        |     1|
|10    |arctan__1     |     1|
|11    |ila_0         |     1|
|12    |ila_1         |     1|
|13    |mig_7series_0 |     1|
|14    |mult_gen_0    |     1|
|15    |multiplier    |     1|
|16    |multiplier__1 |     1|
|17    |multiplier__2 |     1|
|18    |multiplier__3 |     1|
|19    |phase_number  |     1|
|20    |BUFG          |     2|
|21    |CARRY4        |   102|
|22    |GTHE2_COMMON  |     1|
|23    |LUT1          |    23|
|24    |LUT2          |   272|
|25    |LUT3          |  8383|
|26    |LUT4          |  8478|
|27    |LUT5          |   325|
|28    |LUT6          |  7109|
|29    |MUXF7         |  3341|
|30    |MUXF8         |  1557|
|31    |RAMB36E1      |     2|
|32    |RAMB36E1_1    |     2|
|33    |RAMB36E1_10   |     2|
|34    |RAMB36E1_100  |     2|
|35    |RAMB36E1_101  |     2|
|36    |RAMB36E1_102  |     2|
|37    |RAMB36E1_103  |     2|
|38    |RAMB36E1_104  |     2|
|39    |RAMB36E1_105  |     2|
|40    |RAMB36E1_106  |     2|
|41    |RAMB36E1_107  |     2|
|42    |RAMB36E1_108  |     2|
|43    |RAMB36E1_109  |     2|
|44    |RAMB36E1_11   |     2|
|45    |RAMB36E1_110  |     2|
|46    |RAMB36E1_111  |     2|
|47    |RAMB36E1_112  |     2|
|48    |RAMB36E1_113  |     2|
|49    |RAMB36E1_114  |     2|
|50    |RAMB36E1_115  |     2|
|51    |RAMB36E1_116  |     2|
|52    |RAMB36E1_117  |     2|
|53    |RAMB36E1_118  |     2|
|54    |RAMB36E1_119  |     2|
|55    |RAMB36E1_12   |     2|
|56    |RAMB36E1_120  |     2|
|57    |RAMB36E1_121  |     2|
|58    |RAMB36E1_122  |     2|
|59    |RAMB36E1_123  |     2|
|60    |RAMB36E1_124  |     2|
|61    |RAMB36E1_125  |     2|
|62    |RAMB36E1_126  |     2|
|63    |RAMB36E1_127  |     2|
|64    |RAMB36E1_128  |     2|
|65    |RAMB36E1_129  |     2|
|66    |RAMB36E1_13   |     2|
|67    |RAMB36E1_130  |     2|
|68    |RAMB36E1_131  |     2|
|69    |RAMB36E1_132  |     2|
|70    |RAMB36E1_133  |     2|
|71    |RAMB36E1_134  |     2|
|72    |RAMB36E1_135  |     2|
|73    |RAMB36E1_136  |     2|
|74    |RAMB36E1_137  |     2|
|75    |RAMB36E1_138  |     2|
|76    |RAMB36E1_139  |     2|
|77    |RAMB36E1_14   |     2|
|78    |RAMB36E1_140  |     2|
|79    |RAMB36E1_141  |     2|
|80    |RAMB36E1_142  |     2|
|81    |RAMB36E1_143  |     2|
|82    |RAMB36E1_144  |     2|
|83    |RAMB36E1_145  |     2|
|84    |RAMB36E1_146  |     2|
|85    |RAMB36E1_147  |     2|
|86    |RAMB36E1_148  |     2|
|87    |RAMB36E1_149  |     2|
|88    |RAMB36E1_15   |     2|
|89    |RAMB36E1_150  |     2|
|90    |RAMB36E1_151  |     2|
|91    |RAMB36E1_152  |     2|
|92    |RAMB36E1_153  |     2|
|93    |RAMB36E1_154  |     2|
|94    |RAMB36E1_155  |     2|
|95    |RAMB36E1_156  |     2|
|96    |RAMB36E1_157  |     2|
|97    |RAMB36E1_158  |     2|
|98    |RAMB36E1_159  |     2|
|99    |RAMB36E1_16   |     2|
|100   |RAMB36E1_160  |     2|
|101   |RAMB36E1_161  |     2|
|102   |RAMB36E1_162  |     2|
|103   |RAMB36E1_163  |     2|
|104   |RAMB36E1_164  |     2|
|105   |RAMB36E1_165  |     2|
|106   |RAMB36E1_166  |     2|
|107   |RAMB36E1_167  |     2|
|108   |RAMB36E1_168  |     2|
|109   |RAMB36E1_169  |     2|
|110   |RAMB36E1_17   |     2|
|111   |RAMB36E1_170  |     2|
|112   |RAMB36E1_171  |     2|
|113   |RAMB36E1_172  |     2|
|114   |RAMB36E1_173  |     2|
|115   |RAMB36E1_174  |     2|
|116   |RAMB36E1_175  |     2|
|117   |RAMB36E1_176  |     2|
|118   |RAMB36E1_177  |     2|
|119   |RAMB36E1_178  |     2|
|120   |RAMB36E1_179  |     2|
|121   |RAMB36E1_18   |     2|
|122   |RAMB36E1_180  |     2|
|123   |RAMB36E1_181  |     2|
|124   |RAMB36E1_182  |     2|
|125   |RAMB36E1_183  |     2|
|126   |RAMB36E1_184  |     2|
|127   |RAMB36E1_185  |     2|
|128   |RAMB36E1_186  |     2|
|129   |RAMB36E1_187  |     2|
|130   |RAMB36E1_188  |     2|
|131   |RAMB36E1_189  |     2|
|132   |RAMB36E1_19   |     2|
|133   |RAMB36E1_190  |     2|
|134   |RAMB36E1_191  |     2|
|135   |RAMB36E1_192  |     2|
|136   |RAMB36E1_193  |     2|
|137   |RAMB36E1_194  |     2|
|138   |RAMB36E1_195  |     2|
|139   |RAMB36E1_196  |     2|
|140   |RAMB36E1_197  |     2|
|141   |RAMB36E1_198  |     2|
|142   |RAMB36E1_199  |     2|
|143   |RAMB36E1_2    |     2|
|144   |RAMB36E1_20   |     2|
|145   |RAMB36E1_200  |     2|
|146   |RAMB36E1_201  |     2|
|147   |RAMB36E1_202  |     2|
|148   |RAMB36E1_203  |     2|
|149   |RAMB36E1_204  |     2|
|150   |RAMB36E1_205  |     2|
|151   |RAMB36E1_206  |     2|
|152   |RAMB36E1_207  |     2|
|153   |RAMB36E1_208  |     2|
|154   |RAMB36E1_209  |     2|
|155   |RAMB36E1_21   |     2|
|156   |RAMB36E1_210  |     2|
|157   |RAMB36E1_211  |     2|
|158   |RAMB36E1_212  |     2|
|159   |RAMB36E1_213  |     2|
|160   |RAMB36E1_214  |     2|
|161   |RAMB36E1_215  |     2|
|162   |RAMB36E1_216  |     2|
|163   |RAMB36E1_217  |     2|
|164   |RAMB36E1_218  |     2|
|165   |RAMB36E1_219  |     2|
|166   |RAMB36E1_22   |     2|
|167   |RAMB36E1_220  |     2|
|168   |RAMB36E1_221  |     2|
|169   |RAMB36E1_222  |     2|
|170   |RAMB36E1_223  |     2|
|171   |RAMB36E1_224  |     2|
|172   |RAMB36E1_225  |     2|
|173   |RAMB36E1_226  |     2|
|174   |RAMB36E1_227  |     1|
|175   |RAMB36E1_228  |     1|
|176   |RAMB36E1_23   |     2|
|177   |RAMB36E1_24   |     2|
|178   |RAMB36E1_25   |     2|
|179   |RAMB36E1_26   |     2|
|180   |RAMB36E1_27   |     2|
|181   |RAMB36E1_28   |     2|
|182   |RAMB36E1_29   |     2|
|183   |RAMB36E1_3    |     2|
|184   |RAMB36E1_30   |     2|
|185   |RAMB36E1_31   |     2|
|186   |RAMB36E1_32   |     2|
|187   |RAMB36E1_33   |     2|
|188   |RAMB36E1_34   |     2|
|189   |RAMB36E1_35   |     2|
|190   |RAMB36E1_36   |     2|
|191   |RAMB36E1_37   |     2|
|192   |RAMB36E1_38   |     2|
|193   |RAMB36E1_39   |     2|
|194   |RAMB36E1_4    |     2|
|195   |RAMB36E1_40   |     2|
|196   |RAMB36E1_41   |     2|
|197   |RAMB36E1_42   |     2|
|198   |RAMB36E1_43   |     2|
|199   |RAMB36E1_44   |     2|
|200   |RAMB36E1_45   |     2|
|201   |RAMB36E1_46   |     2|
|202   |RAMB36E1_47   |     2|
|203   |RAMB36E1_48   |     2|
|204   |RAMB36E1_49   |     2|
|205   |RAMB36E1_5    |     2|
|206   |RAMB36E1_50   |     2|
|207   |RAMB36E1_51   |     2|
|208   |RAMB36E1_52   |     2|
|209   |RAMB36E1_53   |     2|
|210   |RAMB36E1_54   |     2|
|211   |RAMB36E1_55   |     2|
|212   |RAMB36E1_56   |     2|
|213   |RAMB36E1_57   |     2|
|214   |RAMB36E1_58   |     2|
|215   |RAMB36E1_59   |     2|
|216   |RAMB36E1_6    |     2|
|217   |RAMB36E1_60   |     2|
|218   |RAMB36E1_61   |     2|
|219   |RAMB36E1_62   |     2|
|220   |RAMB36E1_63   |     2|
|221   |RAMB36E1_64   |     2|
|222   |RAMB36E1_65   |     2|
|223   |RAMB36E1_66   |     2|
|224   |RAMB36E1_67   |     2|
|225   |RAMB36E1_68   |     2|
|226   |RAMB36E1_69   |     2|
|227   |RAMB36E1_7    |     2|
|228   |RAMB36E1_70   |     2|
|229   |RAMB36E1_71   |     2|
|230   |RAMB36E1_72   |     2|
|231   |RAMB36E1_73   |     2|
|232   |RAMB36E1_74   |     2|
|233   |RAMB36E1_75   |     2|
|234   |RAMB36E1_76   |     2|
|235   |RAMB36E1_77   |     2|
|236   |RAMB36E1_78   |     2|
|237   |RAMB36E1_79   |     2|
|238   |RAMB36E1_8    |     2|
|239   |RAMB36E1_80   |     2|
|240   |RAMB36E1_81   |     2|
|241   |RAMB36E1_82   |     2|
|242   |RAMB36E1_83   |     2|
|243   |RAMB36E1_84   |     2|
|244   |RAMB36E1_85   |     2|
|245   |RAMB36E1_86   |     2|
|246   |RAMB36E1_87   |     2|
|247   |RAMB36E1_88   |     2|
|248   |RAMB36E1_89   |     2|
|249   |RAMB36E1_9    |     2|
|250   |RAMB36E1_90   |     2|
|251   |RAMB36E1_91   |     2|
|252   |RAMB36E1_92   |     2|
|253   |RAMB36E1_93   |     2|
|254   |RAMB36E1_94   |     2|
|255   |RAMB36E1_95   |     2|
|256   |RAMB36E1_96   |     2|
|257   |RAMB36E1_97   |     2|
|258   |RAMB36E1_98   |     2|
|259   |RAMB36E1_99   |     2|
|260   |FDCE          |   211|
|261   |FDPE          |     3|
|262   |FDRE          | 25298|
|263   |FDSE          |     8|
|264   |LDC           |     3|
|265   |LDP           |     1|
|266   |IBUF          |     8|
|267   |IBUFDS        |     1|
|268   |OBUF          |     6|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     | 56828|
|2     |  UU2                |DDR3_CTRL            | 42100|
|3     |    data_buff1       |data_buff            | 20597|
|4     |    u_Output_wave    |Output_wave          | 20637|
|5     |    u_ddr3_rw        |ddr3_rw              |   296|
|6     |  UU1_Sdata_in       |FIFO_ctrl            |   117|
|7     |  UU3                |phase_top            | 13458|
|8     |    FF1              |FFT_cal              |   199|
|9     |    FF2              |FFT_modul_cal        |   424|
|10    |    FF3              |compare_cal          |   510|
|11    |      UU3_S1         |compare              |   168|
|12    |      UU3_S2         |compare_0            |   168|
|13    |    FF4              |arctan_cal           |   125|
|14    |    FF5              |phase_cal            |   167|
|15    |    FF6              |signal_cor           | 12033|
|16    |  UU4_Sdata_out      |FIFO_ctrl2           |   186|
|17    |  UU5                |uart_top             |   272|
|18    |    uart_rx_inst1    |uart_rx              |    78|
|19    |    uart_tx_inst     |uart_tx              |    56|
|20    |  GTH_support_i      |GTH_support          |   179|
|21    |    common0_i        |GTH_common           |     1|
|22    |    gt_usrclk_source |GTH_GT_USRCLK_SOURCE |     2|
|23    |  S1                 |cos_S1               |   258|
|24    |  S2                 |cos_S2               |   241|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:17 ; elapsed = 00:11:17 . Memory (MB): peak = 7148.863 ; gain = 6769.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 571 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:38 ; elapsed = 00:07:58 . Memory (MB): peak = 7148.863 ; gain = 2028.695
Synthesis Optimization Complete : Time (s): cpu = 00:11:17 ; elapsed = 00:11:18 . Memory (MB): peak = 7148.863 ; gain = 6769.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 3 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
466 Infos, 249 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:32 ; elapsed = 00:11:35 . Memory (MB): peak = 7148.863 ; gain = 6771.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/loser/Desktop/gth_phase_2G_DDR_youhua/GTH_ex.runs/synth_1/GTH_exdes.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7148.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file GTH_exdes_utilization_synth.rpt -pb GTH_exdes_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.728 . Memory (MB): peak = 7148.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 13:48:09 2022...
